
<EDKSYSTEM EDKVERSION="14.7" EDWVERSION="1.2" TIMESTAMP="Mon Oct 31 15:55:36 2016">

  <SYSTEMINFO ARCH="virtex5" DEVICE="xc5vfx70t" PACKAGE="ff1136" PART="xc5vfx70tff1136-2" SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/system.xmp" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" MHS_INDEX="0" NAME="CLK_BPM_125_INT_P" SIGIS="CLK" SIGNAME="CLK_BPM_125_INT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_125MHz_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" MHS_INDEX="1" NAME="CLK_BPM_125_INT_N" SIGIS="CLK" SIGNAME="CLK_BPM_125_INT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_125MHz_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" MHS_INDEX="2" NAME="CLK_BPM_200_IDL_P" SIGIS="CLK" SIGNAME="CLK_BPM_200_IDL_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_200MHz_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" MHS_INDEX="3" NAME="CLK_BPM_200_IDL_N" SIGIS="CLK" SIGNAME="CLK_BPM_200_IDL_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_200MHz_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" MHS_INDEX="4" NAME="CLK_BPM_250_INT_P" SIGIS="CLK" SIGNAME="CLK_BPM_250_INT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_250MHz_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" MHS_INDEX="5" NAME="CLK_BPM_250_INT_N" SIGIS="CLK" SIGNAME="CLK_BPM_250_INT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_250MHz_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="6" MSB="3" NAME="BPM_FP_LED" RIGHT="0" SIGIS="RST" SIGNAME="BPM_CFG_COM_3_DEV_READY &amp; fp_led[2] &amp; fp_led[1] &amp; fp_led[0]">
      <SIGNALS>
        <SIGNAL NAME="BPM_CFG_COM_3_DEV_READY"/>
        <SIGNAL NAME="fp_led[2]"/>
        <SIGNAL NAME="fp_led[1]"/>
        <SIGNAL NAME="fp_led[0]"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cfg_com_3_dev_ready &amp; fp_led[2] &amp; fp_led[1] &amp; fp_led[0]"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MHS_INDEX="7" MSB="3" NAME="BPM_JMP" RIGHT="0" SIGNAME="intc_irq &amp; jmp[1] &amp; jmp[0] &amp; BUNCH_TRAIN_DONE">
      <SIGNALS>
        <SIGNAL NAME="intc_irq"/>
        <SIGNAL NAME="jmp[1]"/>
        <SIGNAL NAME="jmp[0]"/>
        <SIGNAL NAME="BUNCH_TRAIN_DONE"/>
      </SIGNALS>
      <CONNECTIONS>
        <CONNECTION INSTANCE="intc_irq &amp; jmp[1] &amp; jmp[0] &amp; bunch_train_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="8" NAME="BPM_CFG_COM_0_UART_TX" SIGNAME="BPM_CFG_COM_0_UART_TX">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[uart_0]" INSTANCE="uart_inst" PORT="TX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="9" NAME="BPM_CFG_COM_1_UART_RX" SIGNAME="BPM_CFG_COM_1_UART_RX">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[uart_0]" INSTANCE="uart_inst" PORT="RX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="10" NAME="BPM_CFG_COM_2_DEV_READY" SIGNAME="BPM_CFG_COM_2_DEV_READY">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="I" MHS_INDEX="11" NAME="BPM_CFG_COM_3_DEV_READY" SIGIS="RST" SIGNAME="BPM_CFG_COM_3_DEV_READY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External Ports" PORT="BPM_FP_LED"/>
        <CONNECTION INSTANCE="reset_ppc_inst" PORT="Ext_Reset_In"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="12" NAME="BPM_CFG_COM_4_GA" SIGNAME="BPM_CFG_COM_4_GA">
      <CONNECTIONS/>
    </PORT>
    <PORT DIR="O" MHS_INDEX="13" NAME="FL_CLK_P" SIGNAME="FL_CLK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="o_fl_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="14" NAME="FL_CLK_N" SIGNAME="FL_CLK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="o_fl_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="15" NAME="FL_IDLE_P" SIGNAME="FL_IDLE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="i_fl_idle_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="16" NAME="FL_IDLE_N" SIGNAME="FL_IDLE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="i_fl_idle_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="17" NAME="FL_SDO_P" SIGNAME="FL_SDO_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="o_fl_sdo_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="18" NAME="FL_SDO_N" SIGNAME="FL_SDO_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="o_fl_sdo_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="19" NAME="FL_SDI_P" SIGNAME="FL_SDI_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="i_fl_sdi_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="20" NAME="FL_SDI_N" SIGNAME="FL_SDI_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="i_fl_sdi_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="21" NAME="ADC_HCK_P" SIGNAME="ADC_HCK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_HCK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="22" NAME="ADC_HCK_N" SIGNAME="ADC_HCK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_HCK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="23" NAME="ADC_TRIG_PB_P" SIGNAME="ADC_TRIG_PB_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_TRIG_PB_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="24" NAME="ADC_TRIG_PB_N" SIGNAME="ADC_TRIG_PB_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_TRIG_PB_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="25" NAME="ADC_TRIG_BP_P" SIGNAME="ADC_TRIG_BP_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_TRIG_BP_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="26" NAME="ADC_TRIG_BP_N" SIGNAME="ADC_TRIG_BP_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_TRIG_BP_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="27" NAME="ADC_TRIG_SYS_P" SIGNAME="ADC_TRIG_SYS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_TRIG_SYS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="28" NAME="ADC_TRIG_SYS_N" SIGNAME="ADC_TRIG_SYS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_TRIG_SYS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="29" NAME="ADC_0_CK_P" SIGNAME="ADC_0_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_0_CK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="30" NAME="ADC_0_CK_N" SIGNAME="ADC_0_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_0_CK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="31" MSB="15" NAME="ADC_0_D_P" RIGHT="0" SIGNAME="ADC_0_D_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_0_D_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="32" MSB="15" NAME="ADC_0_D_N" RIGHT="0" SIGNAME="ADC_0_D_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_0_D_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="33" NAME="ADC_1_CK_P" SIGNAME="ADC_1_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_1_CK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="34" NAME="ADC_1_CK_N" SIGNAME="ADC_1_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_1_CK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="35" MSB="15" NAME="ADC_1_D_P" RIGHT="0" SIGNAME="ADC_1_D_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_1_D_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="36" MSB="15" NAME="ADC_1_D_N" RIGHT="0" SIGNAME="ADC_1_D_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_1_D_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="37" NAME="ADC_2_CK_P" SIGNAME="ADC_2_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_2_CK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="38" NAME="ADC_2_CK_N" SIGNAME="ADC_2_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_2_CK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="39" MSB="15" NAME="ADC_2_D_P" RIGHT="0" SIGNAME="ADC_2_D_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_2_D_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="40" MSB="15" NAME="ADC_2_D_N" RIGHT="0" SIGNAME="ADC_2_D_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_2_D_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="41" NAME="ADC_3_CK_P" SIGNAME="ADC_3_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_3_CK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="42" NAME="ADC_3_CK_N" SIGNAME="ADC_3_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_3_CK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="43" MSB="15" NAME="ADC_3_D_P" RIGHT="0" SIGNAME="ADC_3_D_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_3_D_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="44" MSB="15" NAME="ADC_3_D_N" RIGHT="0" SIGNAME="ADC_3_D_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_3_D_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="45" NAME="ADC_4_CK_P" SIGNAME="ADC_4_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_4_CK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="46" NAME="ADC_4_CK_N" SIGNAME="ADC_4_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_4_CK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="47" MSB="15" NAME="ADC_4_D_P" RIGHT="0" SIGNAME="ADC_4_D_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_4_D_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="48" MSB="15" NAME="ADC_4_D_N" RIGHT="0" SIGNAME="ADC_4_D_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_4_D_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="49" NAME="ADC_5_CK_P" SIGNAME="ADC_5_CK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_5_CK_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="50" NAME="ADC_5_CK_N" SIGNAME="ADC_5_CK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_5_CK_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="51" MSB="15" NAME="ADC_5_D_P" RIGHT="0" SIGNAME="ADC_5_D_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_5_D_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MHS_INDEX="52" MSB="15" NAME="ADC_5_D_N" RIGHT="0" SIGNAME="ADC_5_D_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="ADC_5_D_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" MHS_INDEX="53" NAME="CLK_BPM_125_MGT_18_P" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_18_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_125MHz_mgt_18_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" MHS_INDEX="54" NAME="CLK_BPM_125_MGT_18_N" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_18_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_125MHz_mgt_18_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" MHS_INDEX="55" NAME="CLK_BPM_125_MGT_9F_P" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_9F_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_125MHz_mgt_9f_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" MHS_INDEX="56" NAME="CLK_BPM_125_MGT_9F_N" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_9F_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_125MHz_mgt_9f_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="150000000" DIR="I" MHS_INDEX="57" NAME="CLK_BPM_150_MGT_P" SIGIS="CLK" SIGNAME="CLK_BPM_150_MGT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_150MHz_mgt_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="150000000" DIR="I" MHS_INDEX="58" NAME="CLK_BPM_150_MGT_N" SIGIS="CLK" SIGNAME="CLK_BPM_150_MGT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_inst" PORT="i_clk_150MHz_mgt_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="59" NAME="SYS_BPM_1MGT_P" SIGNAME="SYS_BPM_1MGT_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX0_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="I_GTX0_RX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="60" NAME="SYS_BPM_1MGT_N" SIGNAME="SYS_BPM_1MGT_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX0_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="I_GTX0_RX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="61" NAME="BPM_SYS_1MGT_P" SIGNAME="BPM_SYS_1MGT_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX0_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="O_GTX0_TX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="62" NAME="BPM_SYS_1MGT_N" SIGNAME="BPM_SYS_1MGT_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX0_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="O_GTX0_TX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="63" NAME="BPM2_BPM1_1MGT_P" SIGNAME="BPM2_BPM1_1MGT_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX1_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="I_GTX1_RX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="64" NAME="BPM2_BPM1_1MGT_N" SIGNAME="BPM2_BPM1_1MGT_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX1_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="I_GTX1_RX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="65" NAME="BPM1_BPM2_1MGT_P" SIGNAME="BPM1_BPM2_1MGT_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX1_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="O_GTX1_TX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="66" NAME="BPM1_BPM2_1MGT_N" SIGNAME="BPM1_BPM2_1MGT_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[GTX1_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="O_GTX1_TX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="67" NAME="BP_BPM_I2C_SCL" SIGNAME="BP_BPM_I2C_SCL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_iic_mmap_inst" PORT="i_i2c_scl_rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="68" NAME="BPM_BP_I2C_SCL" SIGNAME="BPM_BP_I2C_SCL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_iic_mmap_inst" PORT="o_i2c_scl_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="69" NAME="BP_BPM_I2C_SDA" SIGNAME="BP_BPM_I2C_SDA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_iic_mmap_inst" PORT="i_i2c_sda_rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="70" NAME="BPM_BP_I2C_SDA" SIGNAME="BPM_BP_I2C_SDA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="plb46_to_iic_mmap_inst" PORT="o_i2c_sda_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="71" NAME="BPM_BP_MSP_B" SIGNAME="BPM_BP_MSP_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_mps_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="72" NAME="P0_2MGT_RX0_P" SIGNAME="P0_2MGT_RX0_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="73" NAME="P0_2MGT_RX0_N" SIGNAME="P0_2MGT_RX0_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="74" NAME="P0_2MGT_TX0_P" SIGNAME="P0_2MGT_TX0_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="75" NAME="P0_2MGT_TX0_N" SIGNAME="P0_2MGT_TX0_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="76" NAME="P0_2MGT_RX1_P" SIGNAME="P0_2MGT_RX1_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="77" NAME="P0_2MGT_RX1_N" SIGNAME="P0_2MGT_RX1_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="78" NAME="P0_2MGT_TX1_P" SIGNAME="P0_2MGT_TX1_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="79" NAME="P0_2MGT_TX1_N" SIGNAME="P0_2MGT_TX1_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="80" NAME="BPM_BPM_RX_MGT0_P" SIGNAME="BPM_BPM_RX_MGT0_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="81" NAME="BPM_BPM_RX_MGT1_P" SIGNAME="BPM_BPM_RX_MGT1_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="82" NAME="BPM_BPM_RX_MGT0_N" SIGNAME="BPM_BPM_RX_MGT0_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="83" NAME="BPM_BPM_RX_MGT1_N" SIGNAME="BPM_BPM_RX_MGT1_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_RX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="84" NAME="BPM_BPM_TX_MGT0_P" SIGNAME="BPM_BPM_TX_MGT0_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="85" NAME="BPM_BPM_TX_MGT1_P" SIGNAME="BPM_BPM_TX_MGT1_P">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="86" NAME="BPM_BPM_TX_MGT0_N" SIGNAME="BPM_BPM_TX_MGT0_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="87" NAME="BPM_BPM_TX_MGT1_N" SIGNAME="BPM_BPM_TX_MGT1_N">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_GTX_TX_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="88" NAME="BPM_EEPROM_WP" SIGNAME="BPM_EEPROM_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpac_eeprom_0" PORT="BPM_EEPROM_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" MHS_INDEX="89" NAME="BPM_EEPROM_SCL" SIGNAME="BPM_EEPROM_SCL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpac_eeprom_0" PORT="BPM_EEPROM_SCL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" MHS_INDEX="90" NAME="BPM_EEPROM_SDA" SIGNAME="BPM_EEPROM_SDA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpac_eeprom_0" PORT="BPM_EEPROM_SDA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE HWVERSION="1.00.a" INSTANCE="clock_inst" IPTYPE="PERIPHERAL" MHS_INDEX="0" MODCLASS="IP" MODTYPE="clock">
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/pcores/clock_v1_00_a/doc/clock.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS/>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="i_clk_125MHz_p" SIGIS="CLK" SIGNAME="CLK_BPM_125_INT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_125_INT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="i_clk_125MHz_n" SIGIS="CLK" SIGNAME="CLK_BPM_125_INT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_125_INT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="i_clk_200MHz_p" SIGIS="CLK" SIGNAME="CLK_BPM_200_IDL_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_200_IDL_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="i_clk_200MHz_n" SIGIS="CLK" SIGNAME="CLK_BPM_200_IDL_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_200_IDL_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="i_clk_250MHz_p" SIGIS="CLK" SIGNAME="CLK_BPM_250_INT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_250_INT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="i_clk_250MHz_n" SIGIS="CLK" SIGNAME="CLK_BPM_250_INT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_250_INT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="6" NAME="i_clk_125MHz_mgt_18_p" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_18_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_125_MGT_18_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="7" NAME="i_clk_125MHz_mgt_18_n" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_18_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_125_MGT_18_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="8" NAME="i_clk_125MHz_mgt_9f_p" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_9F_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_125_MGT_9F_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="9" NAME="i_clk_125MHz_mgt_9f_n" SIGIS="CLK" SIGNAME="CLK_BPM_125_MGT_9F_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_125_MGT_9F_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="10" NAME="i_clk_150MHz_mgt_p" SIGIS="CLK" SIGNAME="CLK_BPM_150_MGT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_150_MGT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="11" NAME="i_clk_150MHz_mgt_n" SIGIS="CLK" SIGNAME="CLK_BPM_150_MGT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="CLK_BPM_150_MGT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="13" NAME="clk_ppc" SIGIS="CLK" SIGNAME="clk_ppc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ppc440_inst" PORT="CPMC440CLK"/>
            <CONNECTION INSTANCE="ppc440_inst" PORT="CPMINTERCONNECTCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="12" NAME="rst_125MHz" SIGIS="RST" SIGNAME="rst_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sys_inst" PORT="Aux_Reset_In"/>
            <CONNECTION INSTANCE="fcb" PORT="SYS_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="14" NAME="clk_125MHz" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sys_inst" PORT="Slowest_sync_clk"/>
            <CONNECTION INSTANCE="reset_ppc_inst" PORT="Slowest_sync_clk"/>
            <CONNECTION INSTANCE="ppc440_inst" PORT="CPMDCRCLK"/>
            <CONNECTION BUSINTERFACE="[MFCB]" INSTANCE="ppc440_inst" PORT="CPMFCMCLK"/>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="CPMPPCMPLBCLK"/>
            <CONNECTION BUSINTERFACE="[SPLB0]" INSTANCE="ppc440_inst" PORT="CPMPPCS0PLBCLK"/>
            <CONNECTION BUSINTERFACE="[SPLB1]" INSTANCE="ppc440_inst" PORT="CPMPPCS1PLBCLK"/>
            <CONNECTION INSTANCE="fcb" PORT="FCB_CLK"/>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCB_CLK"/>
            <CONNECTION INSTANCE="plb" PORT="PLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aMPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="SPLB_Clk"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="SPLB_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="28" NAME="clk_125MHz_mgt_9f" SIGIS="CLK" SIGNAME="clk_bpm_125_mgt_9f">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpac_plbovergtx_inst" PORT="I_GTX_CLK"/>
            <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_REFCLK1_IN"/>
            <CONNECTION BUSINTERFACE="[MGT_IF]" INSTANCE="ibfb_bpm_router_0" PORT="I_GTX_REFCLK2_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="15" NAME="clk_125MHz_90" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="16" NAME="clk_125MHz_180" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="17" NAME="clk_125MHz_div2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="18" NAME="rst_200MHz" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="clk_200MHz" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="20" NAME="clk_200MHz_div2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="rst_250MHz" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="clk_250MHz_ppc" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="23" NAME="clk_250MHz" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="24" NAME="clk_250MHz_90" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="25" NAME="clk_250MHz_180" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="26" NAME="clk_250MHz_div2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="27" NAME="clk_125MHz_mgt_18" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="29" NAME="clk_150MHz_mgt" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="30" NAME="idelay_ctrl_rdy" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="3.00.a" INSTANCE="reset_sys_inst" IPTYPE="PERIPHERAL" MHS_INDEX="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sys_reset.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_SUBFAMILY" TYPE="string" VALUE="fx">
          <DESCRIPTION>Device Subfamily</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_EXT_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_AUX_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_AUX_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_NUM_BUS_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_NUM_PERP_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_NUM_INTERCONNECT_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Interconnect Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_PERP_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_FAMILY" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="18" NAME="Bus_Struct_Reset" SIGIS="RST" SIGNAME="sys_bus_reset" VECFORMULA="[0:C_NUM_BUS_RST-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_ppc_inst" PORT="Aux_Reset_In"/>
            <CONNECTION INSTANCE="plb" PORT="SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="Aux_Reset_In" SIGIS="RST" SIGNAME="rst_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="rst_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="10" NAME="Dcm_locked" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="1" NAME="Ext_Reset_In" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="MB_Debug_Sys_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="Core_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="Chip_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="6" NAME="System_Reset_Req_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="Core_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="Chip_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="System_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="11" NAME="RstcPPCresetcore_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="12" NAME="RstcPPCresetchip_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="13" NAME="RstcPPCresetsys_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="RstcPPCresetcore_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="RstcPPCresetchip_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="RstcPPCresetsys_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="17" NAME="MB_Reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="Peripheral_Reset" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_RST-1]"/>
        <PORT DIR="O" MPD_INDEX="20" NAME="Interconnect_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_INTERCONNECT_ARESETN-1]"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="Peripheral_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_ARESETN-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" MPD_INDEX="0" NAME="RESETPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" MPD_INDEX="1" NAME="RESETPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="3.00.a" INSTANCE="reset_ppc_inst" IPTYPE="PERIPHERAL" MHS_INDEX="2" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sys_reset.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_SUBFAMILY" TYPE="string" VALUE="fx">
          <DESCRIPTION>Device Subfamily</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_EXT_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_AUX_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="std_logic" VALUE="0">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_AUX_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_NUM_BUS_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_NUM_PERP_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_NUM_INTERCONNECT_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Interconnect Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_NUM_PERP_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_FAMILY" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Ext_Reset_In" SIGIS="RST" SIGNAME="BPM_CFG_COM_3_DEV_READY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_CFG_COM_3_DEV_READY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="Aux_Reset_In" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sys_inst" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="10" NAME="Dcm_locked" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="3" NAME="MB_Debug_Sys_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="reset_ppc_Core_Reset_Req" DIR="I" MPD_INDEX="4" NAME="Core_Reset_Req_0" SIGIS="RST" SIGNAME="reset_ppc_Core_Reset_Req">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC]" INSTANCE="ppc440_inst" PORT="C440RSTCORERESETREQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="reset_ppc_Chip_Reset_Req" DIR="I" MPD_INDEX="5" NAME="Chip_Reset_Req_0" SIGIS="RST" SIGNAME="reset_ppc_Chip_Reset_Req">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC]" INSTANCE="ppc440_inst" PORT="C440RSTCHIPRESETREQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="reset_ppc_System_Reset_Req" DIR="I" MPD_INDEX="6" NAME="System_Reset_Req_0" SIGIS="RST" SIGNAME="reset_ppc_System_Reset_Req">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC]" INSTANCE="ppc440_inst" PORT="C440RSTSYSTEMRESETREQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="Core_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="Chip_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="System_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="reset_ppc_RstcPPCresetcore" DIR="O" MPD_INDEX="11" NAME="RstcPPCresetcore_0" SIGIS="RST" SIGNAME="reset_ppc_RstcPPCresetcore">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC]" INSTANCE="ppc440_inst" PORT="RSTC440RESETCORE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="reset_ppc_RstsPPCresetchip" DIR="O" MPD_INDEX="12" NAME="RstcPPCresetchip_0" SIGIS="RST" SIGNAME="reset_ppc_RstsPPCresetchip">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC]" INSTANCE="ppc440_inst" PORT="RSTC440RESETCHIP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="reset_ppc_RstcPPCresetsys" DIR="O" MPD_INDEX="13" NAME="RstcPPCresetsys_0" SIGIS="RST" SIGNAME="reset_ppc_RstcPPCresetsys">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC]" INSTANCE="ppc440_inst" PORT="RSTC440RESETSYSTEM"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="RstcPPCresetcore_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="RstcPPCresetchip_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="RstcPPCresetsys_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="17" NAME="MB_Reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="18" NAME="Bus_Struct_Reset" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_BUS_RST-1]"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="Peripheral_Reset" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_RST-1]"/>
        <PORT DIR="O" MPD_INDEX="20" NAME="Interconnect_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_INTERCONNECT_ARESETN-1]"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="Peripheral_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_ARESETN-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="reset_ppc" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="RESETPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" MPD_INDEX="1" NAME="RESETPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.01.c" INSTANCE="jtagppc_cntlr_inst" IPTYPE="PERIPHERAL" MHS_INDEX="3" MODCLASS="PERIPHERAL" MODTYPE="jtagppc_cntlr">
      <DESCRIPTION TYPE="SHORT">PowerPC JTAG Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/doc/jtagppc_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_DEVICE" TYPE="string" VALUE="5vfx70t"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_NUM_PPC_USED" TYPE="integer" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" MPD_INDEX="0" NAME="TRSTNEG" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="HALTNEG0" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="2" NAME="DBGC405DEBUGHALT0" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="HALTNEG1" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="4" NAME="DBGC405DEBUGHALT1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="jtag_ppc_C405JTGTDO" DIR="I" MPD_INDEX="5" NAME="C405JTGTDO0" SIGNAME="jtag_ppc_C405JTGTDO">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC:cpudbg_0]" INSTANCE="ppc440_inst" PORT="C440JTGTDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="jtag_ppc_C405JTGTDOEN" DIR="I" MPD_INDEX="6" NAME="C405JTGTDOEN0" SIGNAME="jtag_ppc_C405JTGTDOEN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC]" INSTANCE="ppc440_inst" PORT="C440JTGTDOEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="jtag_ppc_JTGC405TCK" DIR="O" MPD_INDEX="7" NAME="JTGC405TCK0" SIGNAME="jtag_ppc_JTGC405TCK">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC:cpudbg_0]" INSTANCE="ppc440_inst" PORT="JTGC440TCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="jtag_ppc_JTGC405TDI" DIR="O" MPD_INDEX="8" NAME="JTGC405TDI0" SIGNAME="jtag_ppc_JTGC405TDI">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC:cpudbg_0]" INSTANCE="ppc440_inst" PORT="JTGC440TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="jtag_ppc_JTGC405TMS" DIR="O" MPD_INDEX="9" NAME="JTGC405TMS0" SIGNAME="jtag_ppc_JTGC405TMS">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC:cpudbg_0]" INSTANCE="ppc440_inst" PORT="JTGC440TMS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="jtag_ppc_JTGC405TRSTNEG" DIR="O" MPD_INDEX="10" NAME="JTGC405TRSTNEG0" SIGNAME="jtag_ppc_JTGC405TRSTNEG">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC:cpudbg_0]" INSTANCE="ppc440_inst" PORT="JTGC440TRSTNEG"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="C405JTGTDO1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="12" NAME="C405JTGTDOEN1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="13" NAME="JTGC405TCK1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="JTGC405TDI1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="JTGC405TMS1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="JTGC405TRSTNEG1" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jtag_ppc" BUSSTD="XIL" BUSSTD_PSF="XIL_JTAGPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="JTAGPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDO0"/>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDOEN0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TCK0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TDI0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TMS0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TRSTNEG0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_JTAGPPC" IS_VALID="FALSE" MPD_INDEX="1" NAME="JTAGPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDO1"/>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDOEN1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TCK1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TDI1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TMS1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TRSTNEG1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.01.a" INSTANCE="ppc440_inst" IPTYPE="PROCESSOR" MHS_INDEX="4" MODCLASS="PROCESSOR" MODTYPE="ppc440_virtex5" PROCTYPE="PPC440">
      <DESCRIPTION TYPE="SHORT">PowerPC 440 Virtex-5</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 440 Processor Block primitive</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ppc440_virtex5;v=v1_01_a;d=ppc440_virtex5.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="0" MSB="28" NAME="C_PIR" TYPE="std_logic_vector" VALUE="0b1111">
          <DESCRIPTION>Unique Processor ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_ENDIAN_RESET" TYPE="std_logic" VALUE="0">
          <DESCRIPTION>Reset Value for Endian Storage Byte Ordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="3" MPD_INDEX="2" MSB="0" NAME="C_USER_RESET" TYPE="std_logic_vector" VALUE="0b0000">
          <DESCRIPTION>Reset Value for User Defined Storage Attributes: Tattribute[4:7]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_INTERCONNECT_IMASK" TYPE="BIT_VECTOR" VALUE="0xffffffff">
          <DESCRIPTION>Interrupt Mask for Crossbar-related Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="4" MSB="0" NAME="C_ICU_RD_FETCH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Fetch Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="5" MSB="0" NAME="C_ICU_RD_SPEC_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all Speculative CPU Fetch Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="6" MSB="0" NAME="C_ICU_RD_TOUCH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Fetch Requests Initiated by ICBT Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="7" MSB="0" NAME="C_DCU_RD_LD_CACHE_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Cacheable Load Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="8" MSB="0" NAME="C_DCU_RD_NONCACHE_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for CPU Non-cacheable Load Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="9" MSB="0" NAME="C_DCU_RD_TOUCH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Load Requests Initiated by DCBT Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="10" MSB="0" NAME="C_DCU_RD_URGENT_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for an Urgent CPU Load Request</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="11" MSB="0" NAME="C_DCU_WR_FLUSH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for CPU Write Requests Initiated by flush Instruction</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="12" MSB="0" NAME="C_DCU_WR_STORE_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for CPU Write Requests Initiated by store Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="13" MSB="0" NAME="C_DCU_WR_URGENT_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for an Urgent CPU Write Request</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="14" MSB="0" NAME="C_DMA0_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="15" MSB="0" NAME="C_DMA1_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="16" MSB="0" NAME="C_DMA2_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="1" MPD_INDEX="17" MSB="0" NAME="C_DMA3_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="9" MHS_INDEX="2" MPD_INDEX="18" MSB="0" NAME="C_IDCR_BASEADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>Internal DCR Register Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="9" MHS_INDEX="3" MPD_INDEX="19" MSB="0" NAME="C_IDCR_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0011111111">
          <DESCRIPTION>Internal DCR Register High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="16" MHS_INDEX="6" MPD_INDEX="20" MSB="0" NAME="C_APU_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000000000001">
          <DESCRIPTION>APU Controller Configuration Register Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="21" MSB="0" NAME="C_APU_UDI_0" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 0 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="22" MSB="0" NAME="C_APU_UDI_1" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 1 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="23" MSB="0" NAME="C_APU_UDI_2" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 2 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="24" MSB="0" NAME="C_APU_UDI_3" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 3 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="25" MSB="0" NAME="C_APU_UDI_4" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 4 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="26" MSB="0" NAME="C_APU_UDI_5" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 5 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="27" MSB="0" NAME="C_APU_UDI_6" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 6 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="28" MSB="0" NAME="C_APU_UDI_7" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 7 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="29" MSB="0" NAME="C_APU_UDI_8" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 8 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="30" MSB="0" NAME="C_APU_UDI_9" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 9 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="31" MSB="0" NAME="C_APU_UDI_10" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 10 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="32" MSB="0" NAME="C_APU_UDI_11" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 11 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="33" MSB="0" NAME="C_APU_UDI_12" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 12 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="34" MSB="0" NAME="C_APU_UDI_13" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 13 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="35" MSB="0" NAME="C_APU_UDI_14" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 14 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="23" MPD_INDEX="36" MSB="0" NAME="C_APU_UDI_15" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 15 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="37" MSB="0" NAME="C_PPC440MC_ADDR_BASE" TYPE="std_logic_vector" VALUE="0xFFFFFFFF">
          <DESCRIPTION>Base Address of Memory</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" ENDIAN="BIG" LSB="31" MPD_INDEX="38" MSB="0" NAME="C_PPC440MC_ADDR_HIGH" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address of Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="39" MSB="0" NAME="C_PPC440MC_ROW_CONFLICT_MASK" TYPE="BIT_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Mask Used to Determine a Row Conflict</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="40" MSB="0" NAME="C_PPC440MC_BANK_CONFLICT_MASK" TYPE="BIT_VECTOR" VALUE="0x00000000">
          <DESCRIPTION>Mask Used to Determine a Bank Conflict</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="41" MSB="0" NAME="C_PPC440MC_CONTROL" TYPE="BIT_VECTOR" VALUE="0x0000008f">
          <DESCRIPTION>Control and Configuration for the MC Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_PPC440MC_PRIO_ICU" TYPE="integer" VALUE="4">
          <DESCRIPTION>Secondary Arbitration Priority for all Instruction Fetches from CPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_PPC440MC_PRIO_DCUW" TYPE="integer" VALUE="3">
          <DESCRIPTION>Secondary Arbitration Priority for all Data Writes from CPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_PPC440MC_PRIO_DCUR" TYPE="integer" VALUE="2">
          <DESCRIPTION>Secondary Arbitration Priority for all Data Reads from CPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_PPC440MC_PRIO_SPLB1" TYPE="integer" VALUE="0">
          <DESCRIPTION>Secondary Arbitration Priority for SPLB1, DMA2 and DMA3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_PPC440MC_PRIO_SPLB0" TYPE="integer" VALUE="1">
          <DESCRIPTION>Secondary Arbitration Priority for SPLB0, DMA0 and DMA1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_PPC440MC_ARB_MODE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Memory Control Interface Arbitration Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_PPC440MC_MAX_BURST" TYPE="integer" VALUE="8">
          <DESCRIPTION>Max Number of Quad-words per Burst thru Xbar to MC Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_MPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>C_MPLB_AWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="50" NAME="C_MPLB_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_MPLB_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="51" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_MPLB_NATIVE_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="52" MSB="0" NAME="C_MPLB_COUNTER" TYPE="BIT_VECTOR" VALUE="0x00000500">
          <DESCRIPTION>Watchdog Counter Threshold</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_MPLB_PRIO_ICU" TYPE="integer" VALUE="4">
          <DESCRIPTION>Secondary Arbitration Prio for Instr Fetches</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_MPLB_PRIO_DCUW" TYPE="integer" VALUE="3">
          <DESCRIPTION>Secondary Arbitration Prio for Data Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_MPLB_PRIO_DCUR" TYPE="integer" VALUE="2">
          <DESCRIPTION>Secondary Arbitration Prio for Data Reads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_MPLB_PRIO_SPLB1" TYPE="integer" VALUE="0">
          <DESCRIPTION>Secondary Arbitration Prio for SPLB1, DMA2, DMA3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_MPLB_PRIO_SPLB0" TYPE="integer" VALUE="1">
          <DESCRIPTION>Secondary Arbitration Prio for SPLB0, DMA0, DMA1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_MPLB_ARB_MODE" TYPE="integer" VALUE="0">
          <DESCRIPTION>MPLB Arbitration Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_MPLB_SYNC_TATTRIBUTE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Allow MBusy to Block MPLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_MPLB_MAX_BURST" TYPE="integer" VALUE="8">
          <DESCRIPTION>Max Num of Quad-words in Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_MPLB_ALLOW_LOCK_XFER" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Locked Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_MPLB_READ_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Read Addr Pipelining</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_MPLB_WRITE_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Write Addr Pipelining</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_MPLB_WRITE_POST_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Posted Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="65" NAME="C_MPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>C_MPLB_P2P</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_MPLB_WDOG_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Watchdog Timer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="67" NAME="C_SPLB0_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>C_SPLB0_AWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="68" NAME="C_SPLB0_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB0_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="69" NAME="C_SPLB0_NATIVE_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB0_NATIVE_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_SPLB0_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>SPLB Support Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_SPLB0_USE_MPLB_ADDR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Allow SPLB0 to Access MPLB Addr</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="72" NAME="C_SPLB0_NUM_MPLB_ADDR_RNG" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of MPLB Addr Ranges</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="73" MSB="0" NAME="C_SPLB0_RNG_MC_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Base Addr       </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="74" MSB="0" NAME="C_SPLB0_RNG_MC_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Addr </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="75" MSB="0" NAME="C_SPLB0_RNG0_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="76" MSB="0" NAME="C_SPLB0_RNG0_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="77" MSB="0" NAME="C_SPLB0_RNG1_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="78" MSB="0" NAME="C_SPLB0_RNG1_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="79" MSB="0" NAME="C_SPLB0_RNG2_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="80" MSB="0" NAME="C_SPLB0_RNG2_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="81" MSB="0" NAME="C_SPLB0_RNG3_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="82" MSB="0" NAME="C_SPLB0_RNG3_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="83" NAME="C_SPLB0_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="84" NAME="C_SPLB0_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Mid Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="85" NAME="C_SPLB0_ALLOW_LOCK_XFER" TYPE="integer" VALUE="1">
          <DESCRIPTION>SPLB Allow Locked Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="86" NAME="C_SPLB0_READ_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable SPLB Read Pipeline</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="87" NAME="C_SPLB0_PROPAGATE_MIRQ" TYPE="integer" VALUE="0">
          <DESCRIPTION>Propagate MIRQ Signals from Xbar onto SPLB           </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="88" NAME="C_SPLB0_P2P" TYPE="integer" VALUE="-1">
          <DESCRIPTION>Use P2P</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="89" NAME="C_SPLB1_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>C_SPLB1_AWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="90" NAME="C_SPLB1_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB1_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="91" NAME="C_SPLB1_NATIVE_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB1_NATIVE_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="92" NAME="C_SPLB1_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="93" NAME="C_SPLB1_USE_MPLB_ADDR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Allow SPLB1 to Access MPLB Addr</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="94" NAME="C_SPLB1_NUM_MPLB_ADDR_RNG" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of MPLB Address Ranges</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="95" MSB="0" NAME="C_SPLB1_RNG_MC_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Base Addr        </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="96" MSB="0" NAME="C_SPLB1_RNG_MC_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Addr</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="97" MSB="0" NAME="C_SPLB1_RNG0_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="98" MSB="0" NAME="C_SPLB1_RNG0_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="99" MSB="0" NAME="C_SPLB1_RNG1_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="100" MSB="0" NAME="C_SPLB1_RNG1_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="101" MSB="0" NAME="C_SPLB1_RNG2_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="102" MSB="0" NAME="C_SPLB1_RNG2_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="103" MSB="0" NAME="C_SPLB1_RNG3_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="104" MSB="0" NAME="C_SPLB1_RNG3_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="105" NAME="C_SPLB1_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="106" NAME="C_SPLB1_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Mid Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="107" NAME="C_SPLB1_ALLOW_LOCK_XFER" TYPE="integer" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="108" NAME="C_SPLB1_READ_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="109" NAME="C_SPLB1_PROPAGATE_MIRQ" TYPE="integer" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="110" NAME="C_SPLB1_P2P" TYPE="integer" VALUE="-1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="111" NAME="C_NUM_DMA" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of DMA Channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="112" MSB="0" NAME="C_DMA0_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="113" MSB="0" NAME="C_DMA0_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="7" MPD_INDEX="114" MSB="0" NAME="C_DMA0_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="115" MSB="0" NAME="C_DMA0_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="116" MSB="0" NAME="C_DMA0_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="117" MSB="0" NAME="C_DMA1_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="118" MSB="0" NAME="C_DMA1_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="7" MPD_INDEX="119" MSB="0" NAME="C_DMA1_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="120" MSB="0" NAME="C_DMA1_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="121" MSB="0" NAME="C_DMA1_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="122" MSB="0" NAME="C_DMA2_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="123" MSB="0" NAME="C_DMA2_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="7" MPD_INDEX="124" MSB="0" NAME="C_DMA2_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="125" MSB="0" NAME="C_DMA2_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="126" MSB="0" NAME="C_DMA2_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="127" MSB="0" NAME="C_DMA3_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="31" MPD_INDEX="128" MSB="0" NAME="C_DMA3_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="7" MPD_INDEX="129" MSB="0" NAME="C_DMA3_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="130" MSB="0" NAME="C_DMA3_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" ENDIAN="BIG" LSB="9" MPD_INDEX="131" MSB="0" NAME="C_DMA3_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="132" NAME="C_DCR_AUTOLOCK_ENABLE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable the Auto-lock Feature for the DCR Indirect Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="133" NAME="C_PPCDM_ASYNCMODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Synchronization Mode for the External MDCR Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="134" NAME="C_PPCDS_ASYNCMODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Synchronization Mode for the External SDCR Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="135" NAME="C_GENERATE_PLB_TIMESPECS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Timing Constraint to Resynchronize SPLB MBusy Outputs</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="CPMC440CLKEN" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="CPMC440CLK" SIGIS="CLK" SIGNAME="clk_ppc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_ppc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="CPMINTERCONNECTCLKEN" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="4" NAME="CPMINTERCONNECTCLKNTO1" SIGNAME="net_vcc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="net_vcc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="CPMINTERCONNECTCLK" SIGIS="CLK" SIGNAME="clk_ppc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_ppc"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="91" NAME="CPMPPCMPLBCLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" CLKFREQUENCY="125000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="127" NAME="CPMPPCS0PLBCLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB1" CLKFREQUENCY="125000000" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="168" NAME="CPMPPCS1PLBCLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="26" NAME="CPMDCRCLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="24" NAME="EICC440EXTIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intc_inst" PORT="Irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="5" NAME="CPMC440CORECLOCKINACTIVE" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="6" NAME="CPMC440TIMERCLOCK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="7" NAME="C440MACHINECHECK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="8" NAME="C440CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="9" NAME="C440CPMDECIRPTREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="10" NAME="C440CPMFITIRPTREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="11" NAME="C440CPMMSRCE" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="12" NAME="C440CPMMSREE" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="13" NAME="C440CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="14" NAME="C440CPMWDIRPTREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="15" NAME="PPCCPMINTERCONNECTBUSY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="cpudbg_0" MPD_INDEX="16" NAME="DBGC440DEBUGHALT" SIGNAME="__NOC__">
          <DESCRIPTION>JTAG HALT</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="cpudbg_0" MPD_INDEX="17" NAME="DBGC440DEBUGHALTNEG" SIGNAME="__NOC__">
          <DESCRIPTION>JTAG HALT INV</DESCRIPTION>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="18" MSB="0" NAME="DBGC440SYSTEMSTATUS" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT DIR="I" MPD_INDEX="19" NAME="DBGC440UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="20" MSB="0" NAME="C440DBGSYSTEMCONTROL" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="21" MSB="0" NAME="SPLB0_Error" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="22" MSB="0" NAME="SPLB1_Error" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="I" MPD_INDEX="23" NAME="EICC440CRITIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="25" NAME="PPCEICINTERCONNECTIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="27" NAME="DCRPPCDMACK" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="28" MSB="0" NAME="DCRPPCDMDBUSIN" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="DCRPPCDMTIMEOUTWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="30" NAME="PPCDMDCRREAD" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="31" NAME="PPCDMDCRWRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="32" MSB="0" NAME="PPCDMDCRABUS" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:9]"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="33" MSB="0" NAME="PPCDMDCRDBUSOUT" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="34" NAME="DCRPPCDSREAD" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="35" NAME="DCRPPCDSWRITE" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="36" MSB="0" NAME="DCRPPCDSABUS" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:9]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="37" MSB="0" NAME="DCRPPCDSDBUSOUT" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="38" NAME="PPCDSDCRACK" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="39" MSB="0" NAME="PPCDSDCRDBUSIN" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="40" NAME="PPCDSDCRTIMEOUTWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="MFCB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="41" NAME="CPMFCMCLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUCR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="42" MSB="0" NAME="FCMAPUCR" RIGHT="3" SIGNAME="fcb_FCMAPUCR" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_CR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUDONE" DIR="I" MPD_INDEX="43" NAME="FCMAPUDONE" SIGNAME="fcb_FCMAPUDONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUEXCEPTION" DIR="I" MPD_INDEX="44" NAME="FCMAPUEXCEPTION" SIGNAME="fcb_FCMAPUEXCEPTION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_EXCEPTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUFPSCRFEX" DIR="I" MPD_INDEX="45" NAME="FCMAPUFPSCRFEX" SIGNAME="fcb_FCMAPUFPSCRFEX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_FPSCRFEX"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPURESULT" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="FCMAPURESULT" RIGHT="31" SIGNAME="fcb_FCMAPURESULT" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_RESULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPURESULTVALID" DIR="I" MPD_INDEX="47" NAME="FCMAPURESULTVALID" SIGNAME="fcb_FCMAPURESULTVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_RESULTVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUSLEEPNOTREADY" DIR="I" MPD_INDEX="48" NAME="FCMAPUSLEEPNOTREADY" SIGNAME="fcb_FCMAPUSLEEPNOTREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_SLEEPNOTREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUCONFIRMINSTR" DIR="I" MPD_INDEX="49" NAME="FCMAPUCONFIRMINSTR" SIGNAME="fcb_FCMAPUCONFIRMINSTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_CONFIRMINSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_FCMAPUSTOREDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="50" MSB="0" NAME="FCMAPUSTOREDATA" RIGHT="127" SIGNAME="fcb_FCMAPUSTOREDATA" VECFORMULA="[0:127]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_STOREDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECNONAUTON" DIR="O" MPD_INDEX="51" NAME="APUFCMDECNONAUTON" SIGNAME="fcb_APUFCMDECNONAUTON">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECNONAUTON"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECFPUOP" DIR="O" MPD_INDEX="52" NAME="APUFCMDECFPUOP" SIGNAME="fcb_APUFCMDECFPUOP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECFPUOP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECLDSTXFERSIZE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="53" MSB="0" NAME="APUFCMDECLDSTXFERSIZE" RIGHT="2" SIGNAME="fcb_APUFCMDECLDSTXFERSIZE" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECLDSTXFERSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECLOAD" DIR="O" MPD_INDEX="54" NAME="APUFCMDECLOAD" SIGNAME="fcb_APUFCMDECLOAD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECLOAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMNEXTINSTRREADY" DIR="O" MPD_INDEX="55" NAME="APUFCMNEXTINSTRREADY" SIGNAME="fcb_APUFCMNEXTINSTRREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_NEXTINSTRREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECSTORE" DIR="O" MPD_INDEX="56" NAME="APUFCMDECSTORE" SIGNAME="fcb_APUFCMDECSTORE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECSTORE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECUDI" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="APUFCMDECUDI" RIGHT="3" SIGNAME="fcb_APUFCMDECUDI" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECUDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMDECUDIVALID" DIR="O" MPD_INDEX="58" NAME="APUFCMDECUDIVALID" SIGNAME="fcb_APUFCMDECUDIVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_DECUDIVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMENDIAN" DIR="O" MPD_INDEX="59" NAME="APUFCMENDIAN" SIGNAME="fcb_APUFCMENDIAN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_ENDIAN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMFLUSH" DIR="O" MPD_INDEX="60" NAME="APUFCMFLUSH" SIGNAME="fcb_APUFCMFLUSH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_FLUSH"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMINSTRUCTION" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="61" MSB="0" NAME="APUFCMINSTRUCTION" RIGHT="31" SIGNAME="fcb_APUFCMINSTRUCTION" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_INSTRUCTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMINSTRVALID" DIR="O" MPD_INDEX="62" NAME="APUFCMINSTRVALID" SIGNAME="fcb_APUFCMINSTRVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_INSTRVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMLOADBYTEADDR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="63" MSB="0" NAME="APUFCMLOADBYTEADDR" RIGHT="3" SIGNAME="fcb_APUFCMLOADBYTEADDR" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_LOADBYTEADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMLOADDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="64" MSB="0" NAME="APUFCMLOADDATA" RIGHT="127" SIGNAME="fcb_APUFCMLOADDATA" VECFORMULA="[0:127]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_LOADDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMLOADDVALID" DIR="O" MPD_INDEX="65" NAME="APUFCMLOADDVALID" SIGNAME="fcb_APUFCMLOADDVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_LOADDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMOPERANDVALID" DIR="O" MPD_INDEX="66" NAME="APUFCMOPERANDVALID" SIGNAME="fcb_APUFCMOPERANDVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_OPERANDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMRADATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="67" MSB="0" NAME="APUFCMRADATA" RIGHT="31" SIGNAME="fcb_APUFCMRADATA" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_RADATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMRBDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="68" MSB="0" NAME="APUFCMRBDATA" RIGHT="31" SIGNAME="fcb_APUFCMRBDATA" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_RBDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMWRITEBACKOK" DIR="O" MPD_INDEX="69" NAME="APUFCMWRITEBACKOK" SIGNAME="fcb_APUFCMWRITEBACKOK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_WRITEBACKOK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMMSRFE0" DIR="O" MPD_INDEX="70" NAME="APUFCMMSRFE0" SIGNAME="fcb_APUFCMMSRFE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_MSRFE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="fcb_APUFCMMSRFE1" DIR="O" MPD_INDEX="71" NAME="APUFCMMSRFE1" SIGNAME="fcb_APUFCMMSRFE1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="M_MSRFE1"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="jtag_ppc_JTGC405TCK" DIR="I" IOS="cpudbg_0" MPD_INDEX="72" NAME="JTGC440TCK" SIGNAME="jtag_ppc_JTGC405TCK">
          <DESCRIPTION>JTAG TCK</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC0]" INSTANCE="jtagppc_cntlr_inst" PORT="JTGC405TCK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="jtag_ppc_JTGC405TDI" DIR="I" IOS="cpudbg_0" MPD_INDEX="73" NAME="JTGC440TDI" SIGNAME="jtag_ppc_JTGC405TDI">
          <DESCRIPTION>JTAG TDI</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC0]" INSTANCE="jtagppc_cntlr_inst" PORT="JTGC405TDI0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="jtag_ppc_JTGC405TMS" DIR="I" IOS="cpudbg_0" MPD_INDEX="74" NAME="JTGC440TMS" SIGNAME="jtag_ppc_JTGC405TMS">
          <DESCRIPTION>JTAG TMS</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC0]" INSTANCE="jtagppc_cntlr_inst" PORT="JTGC405TMS0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="jtag_ppc_JTGC405TRSTNEG" DIR="I" IOS="cpudbg_0" MPD_INDEX="75" NAME="JTGC440TRSTNEG" SIGNAME="jtag_ppc_JTGC405TRSTNEG">
          <DESCRIPTION>JTAG TRST</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC0]" INSTANCE="jtagppc_cntlr_inst" PORT="JTGC405TRSTNEG0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="jtag_ppc_C405JTGTDO" DIR="O" IOS="cpudbg_0" MPD_INDEX="76" NAME="C440JTGTDO" SIGNAME="jtag_ppc_C405JTGTDO">
          <DESCRIPTION>JTAG TDO</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC0]" INSTANCE="jtagppc_cntlr_inst" PORT="C405JTGTDO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="jtag_ppc_C405JTGTDOEN" DIR="O" MPD_INDEX="77" NAME="C440JTGTDOEN" SIGNAME="jtag_ppc_C405JTGTDOEN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[JTAGPPC0]" INSTANCE="jtagppc_cntlr_inst" PORT="C405JTGTDOEN0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="78" NAME="CPMMCCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="79" MSB="0" NAME="MCMIREADDATA" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="80" NAME="MCMIREADDATAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="81" NAME="MCMIREADDATAERR" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="82" NAME="MCMIADDRREADYTOACCEPT" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="83" NAME="MIMCREADNOTWRITE" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="84" MSB="0" NAME="MIMCADDRESS" RIGHT="35" SIGNAME="__NOC__" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="85" NAME="MIMCADDRESSVALID" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="86" MSB="0" NAME="MIMCWRITEDATA" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="MIMCWRITEDATAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="88" MSB="0" NAME="MIMCBYTEENABLE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="89" NAME="MIMCBANKCONFLICT" SIGNAME="__NOC__"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="MIMCROWCONFLICT" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MBusy" DIR="I" MPD_INDEX="92" NAME="PLBPPCMMBUSY" SIGNAME="plb_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MIRQ" DIR="I" MPD_INDEX="93" NAME="PLBPPCMMIRQ" SIGNAME="plb_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MRdErr" DIR="I" MPD_INDEX="94" NAME="PLBPPCMMRDERR" SIGNAME="plb_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MWrErr" DIR="I" MPD_INDEX="95" NAME="PLBPPCMMWRERR" SIGNAME="plb_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MAddrAck" DIR="I" MPD_INDEX="96" NAME="PLBPPCMADDRACK" SIGNAME="plb_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MRdBTerm" DIR="I" MPD_INDEX="97" NAME="PLBPPCMRDBTERM" SIGNAME="plb_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MRdDAck" DIR="I" MPD_INDEX="98" NAME="PLBPPCMRDDACK" SIGNAME="plb_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="99" MSB="0" NAME="PLBPPCMRDDBUS" RIGHT="127" SIGNAME="plb_PLB_MRdDBus" VECFORMULA="[0:127]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="100" MSB="0" NAME="PLBPPCMRDWDADDR" RIGHT="3" SIGNAME="plb_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MRearbitrate" DIR="I" MPD_INDEX="101" NAME="PLBPPCMREARBITRATE" SIGNAME="plb_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="102" MSB="0" NAME="PLBPPCMSSIZE" RIGHT="1" SIGNAME="plb_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MTimeout" DIR="I" MPD_INDEX="103" NAME="PLBPPCMTIMEOUT" SIGNAME="plb_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MWrBTerm" DIR="I" MPD_INDEX="104" NAME="PLBPPCMWRBTERM" SIGNAME="plb_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_MWrDAck" DIR="I" MPD_INDEX="105" NAME="PLBPPCMWRDACK" SIGNAME="plb_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="106" MSB="0" NAME="PLBPPCMRDPENDPRI" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="107" NAME="PLBPPCMRDPENDREQ" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="108" MSB="0" NAME="PLBPPCMREQPRI" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="109" MSB="0" NAME="PLBPPCMWRPENDPRI" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="110" NAME="PLBPPCMWRPENDREQ" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_abort" DIR="O" MPD_INDEX="111" NAME="PPCMPLBABORT" SIGNAME="plb_M_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_abort"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="112" MSB="0" NAME="PPCMPLBABUS" RIGHT="31" SIGNAME="plb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="113" MSB="0" NAME="PPCMPLBBE" RIGHT="15" SIGNAME="plb_M_BE" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_BE"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_busLock" DIR="O" MPD_INDEX="114" NAME="PPCMPLBBUSLOCK" SIGNAME="plb_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_busLock"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_lockErr" DIR="O" MPD_INDEX="115" NAME="PPCMPLBLOCKERR" SIGNAME="plb_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_lockErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="116" MSB="0" NAME="PPCMPLBMSIZE" RIGHT="1" SIGNAME="plb_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_MSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_mSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="117" MSB="0" NAME="PPCMPLBPRIORITY" RIGHT="1" SIGNAME="plb_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_priority"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_rdBurst" DIR="O" MPD_INDEX="118" NAME="PPCMPLBRDBURST" SIGNAME="plb_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_rdBurst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_request" DIR="O" MPD_INDEX="119" NAME="PPCMPLBREQUEST" SIGNAME="plb_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_request"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_RNW" DIR="O" MPD_INDEX="120" NAME="PPCMPLBRNW" SIGNAME="plb_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_RNW"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="121" MSB="0" NAME="PPCMPLBSIZE" RIGHT="3" SIGNAME="plb_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_size"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="122" MSB="0" NAME="PPCMPLBTATTRIBUTE" RIGHT="15" SIGNAME="plb_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="123" MSB="0" NAME="PPCMPLBTYPE" RIGHT="2" SIGNAME="plb_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_type"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="124" MSB="0" NAME="PPCMPLBUABUS" RIGHT="31" SIGNAME="plb_M_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_wrBurst" DIR="O" MPD_INDEX="125" NAME="PPCMPLBWRBURST" SIGNAME="plb_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_wrBurst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="126" MSB="0" NAME="PPCMPLBWRDBUS" RIGHT="127" SIGNAME="plb_M_wrDBus" VECFORMULA="[0:127]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="128" NAME="PLBPPCS0MASTERID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="129" NAME="PLBPPCS0PAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="130" NAME="PLBPPCS0SAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="PLBPPCS0RDPENDREQ" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="132" NAME="PLBPPCS0WRPENDREQ" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="133" MSB="0" NAME="PLBPPCS0RDPENDPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="134" MSB="0" NAME="PLBPPCS0WRPENDPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="135" MSB="0" NAME="PLBPPCS0REQPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="136" NAME="PLBPPCS0RDPRIM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="137" NAME="PLBPPCS0WRPRIM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="138" NAME="PLBPPCS0BUSLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="139" NAME="PLBPPCS0ABORT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="140" NAME="PLBPPCS0RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="141" MSB="0" NAME="PLBPPCS0BE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="142" MSB="0" NAME="PLBPPCS0SIZE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="143" MSB="0" NAME="PLBPPCS0TYPE" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="144" MSB="0" NAME="PLBPPCS0TATTRIBUTE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="145" NAME="PLBPPCS0LOCKERR" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="146" MSB="0" NAME="PLBPPCS0MSIZE" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="147" MSB="0" NAME="PLBPPCS0UABUS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="148" MSB="0" NAME="PLBPPCS0ABUS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="149" MSB="0" NAME="PLBPPCS0WRDBUS" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="150" NAME="PLBPPCS0WRBURST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="151" NAME="PLBPPCS0RDBURST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="152" NAME="PPCS0PLBADDRACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="153" NAME="PPCS0PLBWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="154" NAME="PPCS0PLBREARBITRATE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="155" NAME="PPCS0PLBWRDACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="156" NAME="PPCS0PLBWRCOMP" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="157" MSB="0" NAME="PPCS0PLBRDDBUS" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="158" MSB="0" NAME="PPCS0PLBRDWDADDR" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="159" NAME="PPCS0PLBRDDACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="160" NAME="PPCS0PLBRDCOMP" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="161" NAME="PPCS0PLBRDBTERM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="162" NAME="PPCS0PLBWRBTERM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="163" NAME="PPCS0PLBMBUSY" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="164" NAME="PPCS0PLBMRDERR" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="165" NAME="PPCS0PLBMWRERR" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="166" NAME="PPCS0PLBMIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="167" MSB="0" NAME="PPCS0PLBSSIZE" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="169" NAME="PLBPPCS1MASTERID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="170" NAME="PLBPPCS1PAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="171" NAME="PLBPPCS1SAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="172" NAME="PLBPPCS1RDPENDREQ" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="173" NAME="PLBPPCS1WRPENDREQ" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="174" MSB="0" NAME="PLBPPCS1RDPENDPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="175" MSB="0" NAME="PLBPPCS1WRPENDPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="176" MSB="0" NAME="PLBPPCS1REQPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="177" NAME="PLBPPCS1RDPRIM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="178" NAME="PLBPPCS1WRPRIM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="179" NAME="PLBPPCS1BUSLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="180" NAME="PLBPPCS1ABORT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="181" NAME="PLBPPCS1RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="182" MSB="0" NAME="PLBPPCS1BE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="183" MSB="0" NAME="PLBPPCS1SIZE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="184" MSB="0" NAME="PLBPPCS1TYPE" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="185" MSB="0" NAME="PLBPPCS1TATTRIBUTE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="186" NAME="PLBPPCS1LOCKERR" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="187" MSB="0" NAME="PLBPPCS1MSIZE" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="188" MSB="0" NAME="PLBPPCS1UABUS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="189" MSB="0" NAME="PLBPPCS1ABUS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="190" MSB="0" NAME="PLBPPCS1WRDBUS" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="191" NAME="PLBPPCS1WRBURST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="192" NAME="PLBPPCS1RDBURST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="PPCS1PLBADDRACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="194" NAME="PPCS1PLBWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="195" NAME="PPCS1PLBREARBITRATE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="196" NAME="PPCS1PLBWRDACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="197" NAME="PPCS1PLBWRCOMP" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="198" MSB="0" NAME="PPCS1PLBRDDBUS" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="199" MSB="0" NAME="PPCS1PLBRDWDADDR" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="200" NAME="PPCS1PLBRDDACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="201" NAME="PPCS1PLBRDCOMP" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="PPCS1PLBRDBTERM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="203" NAME="PPCS1PLBWRBTERM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="204" NAME="PPCS1PLBMBUSY" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="205" NAME="PPCS1PLBMRDERR" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="206" NAME="PPCS1PLBMWRERR" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="207" NAME="PPCS1PLBMIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="208" MSB="0" NAME="PPCS1PLBSSIZE" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="209" NAME="CPMDMA0LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="210" NAME="LLDMA0TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="211" MSB="0" NAME="LLDMA0RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="212" MSB="0" NAME="LLDMA0RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="213" NAME="LLDMA0RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="214" NAME="LLDMA0RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="215" NAME="LLDMA0RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="216" NAME="LLDMA0RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="217" NAME="LLDMA0RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="218" NAME="LLDMA0RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="219" MSB="0" NAME="DMA0LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="220" MSB="0" NAME="DMA0LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="221" NAME="DMA0LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="DMA0LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="223" NAME="DMA0LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="DMA0LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="225" NAME="DMA0LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="226" NAME="DMA0LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="227" NAME="DMA0LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="228" NAME="DMA0TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="229" NAME="DMA0RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="230" NAME="CPMDMA1LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="231" NAME="LLDMA1TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="232" MSB="0" NAME="LLDMA1RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="233" MSB="0" NAME="LLDMA1RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="234" NAME="LLDMA1RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="235" NAME="LLDMA1RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="236" NAME="LLDMA1RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="237" NAME="LLDMA1RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="238" NAME="LLDMA1RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="239" NAME="LLDMA1RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="240" MSB="0" NAME="DMA1LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="241" MSB="0" NAME="DMA1LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="242" NAME="DMA1LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="243" NAME="DMA1LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="244" NAME="DMA1LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="245" NAME="DMA1LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="246" NAME="DMA1LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="247" NAME="DMA1LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="248" NAME="DMA1LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="249" NAME="DMA1TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="250" NAME="DMA1RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="251" NAME="CPMDMA2LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="252" NAME="LLDMA2TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="253" MSB="0" NAME="LLDMA2RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="254" MSB="0" NAME="LLDMA2RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="255" NAME="LLDMA2RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="256" NAME="LLDMA2RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="257" NAME="LLDMA2RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="258" NAME="LLDMA2RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="259" NAME="LLDMA2RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="260" NAME="LLDMA2RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="261" MSB="0" NAME="DMA2LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="262" MSB="0" NAME="DMA2LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="DMA2LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="264" NAME="DMA2LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="DMA2LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="266" NAME="DMA2LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="267" NAME="DMA2LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="268" NAME="DMA2LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="269" NAME="DMA2LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="270" NAME="DMA2TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="271" NAME="DMA2RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="272" NAME="CPMDMA3LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="273" NAME="LLDMA3TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="274" MSB="0" NAME="LLDMA3RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="275" MSB="0" NAME="LLDMA3RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="276" NAME="LLDMA3RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="277" NAME="LLDMA3RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="278" NAME="LLDMA3RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="279" NAME="LLDMA3RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="280" NAME="LLDMA3RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="281" NAME="LLDMA3RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="282" MSB="0" NAME="DMA3LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="283" MSB="0" NAME="DMA3LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="284" NAME="DMA3LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="DMA3LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="DMA3LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="DMA3LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="DMA3LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="289" NAME="DMA3LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="290" NAME="DMA3LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="291" NAME="DMA3TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="292" NAME="DMA3RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="reset_ppc_RstcPPCresetcore" DIR="I" MPD_INDEX="293" NAME="RSTC440RESETCORE" SIGIS="RST" SIGNAME="reset_ppc_RstcPPCresetcore">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC0]" INSTANCE="reset_ppc_inst" PORT="RstcPPCresetcore_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC" DEF_SIGNAME="reset_ppc_RstsPPCresetchip" DIR="I" MPD_INDEX="294" NAME="RSTC440RESETCHIP" SIGIS="RST" SIGNAME="reset_ppc_RstsPPCresetchip">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC0]" INSTANCE="reset_ppc_inst" PORT="RstcPPCresetchip_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC" DEF_SIGNAME="reset_ppc_RstcPPCresetsys" DIR="I" MPD_INDEX="295" NAME="RSTC440RESETSYSTEM" SIGIS="RST" SIGNAME="reset_ppc_RstcPPCresetsys">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC0]" INSTANCE="reset_ppc_inst" PORT="RstcPPCresetsys_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC" DEF_SIGNAME="reset_ppc_Core_Reset_Req" DIR="O" MPD_INDEX="296" NAME="C440RSTCORERESETREQ" SIGIS="RST" SIGNAME="reset_ppc_Core_Reset_Req">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC0]" INSTANCE="reset_ppc_inst" PORT="Core_Reset_Req_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC" DEF_SIGNAME="reset_ppc_Chip_Reset_Req" DIR="O" MPD_INDEX="297" NAME="C440RSTCHIPRESETREQ" SIGIS="RST" SIGNAME="reset_ppc_Chip_Reset_Req">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC0]" INSTANCE="reset_ppc_inst" PORT="Chip_Reset_Req_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="RESETPPC" DEF_SIGNAME="reset_ppc_System_Reset_Req" DIR="O" MPD_INDEX="298" NAME="C440RSTSYSTEMRESETREQ" SIGIS="RST" SIGNAME="reset_ppc_System_Reset_Req">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[RESETPPC0]" INSTANCE="reset_ppc_inst" PORT="System_Reset_Req_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="299" NAME="TRCC440TRACEDISABLE" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="trace_0" MPD_INDEX="300" NAME="TRCC440TRIGGEREVENTIN" SIGNAME="__NOC__">
          <DESCRIPTION>Trace Trigger Event In</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="trace_0" LEFT="0" LSB="2" MPD_INDEX="301" MSB="0" NAME="C440TRCBRANCHSTATUS" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]">
          <DESCRIPTION>Trace Branch Status</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="trace_0" MPD_INDEX="302" NAME="C440TRCCYCLE" SIGNAME="__NOC__">
          <DESCRIPTION>Trace Clock</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="trace_0" LEFT="0" LSB="4" MPD_INDEX="303" MSB="0" NAME="C440TRCEXECUTIONSTATUS" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]">
          <DESCRIPTION>Trace Execution Status</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="trace_0" LEFT="0" LSB="6" MPD_INDEX="304" MSB="0" NAME="C440TRCTRACESTATUS" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]">
          <DESCRIPTION>Trace Status</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="trace_0" MPD_INDEX="305" NAME="C440TRCTRIGGEREVENTOUT" SIGNAME="__NOC__">
          <DESCRIPTION>Trace Trigger Event Out</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="306" MSB="0" NAME="C440TRCTRIGGEREVENTTYPE" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:13]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMPPCMPLBCLK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMBUSY"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMRDERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMWRERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMADDRACK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDBTERM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDDACK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDDBUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDWDADDR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMREARBITRATE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMSSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMTIMEOUT"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRBTERM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRDACK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMREQPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRPENDREQ"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBABORT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBABUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBBE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBBUSLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBLOCKERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBMSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBPRIORITY"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBRDBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBREQUEST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBRNW"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBTATTRIBUTE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBTYPE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBUABUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBWRBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBWRDBUS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" MPD_INDEX="1" NAME="SPLB0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMPPCS0PLBCLK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0MASTERID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0PAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0SAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0REQPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0BUSLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0ABORT"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0SIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0TYPE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0TATTRIBUTE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0LOCKERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0MSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0UABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0ABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRDBUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRBURST"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBADDRACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWAIT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBREARBITRATE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWRDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWRCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDDBUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDWDADDR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWRBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMBUSY"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMRDERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMWRERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMIRQ"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBSSIZE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" MPD_INDEX="2" NAME="SPLB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMPPCS1PLBCLK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1MASTERID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1PAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1SAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1REQPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1BUSLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1ABORT"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1SIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1TYPE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1TATTRIBUTE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1LOCKERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1MSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1UABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1ABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRDBUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRBURST"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBADDRACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWAIT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBREARBITRATE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWRDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWRCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDDBUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDWDADDR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWRBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMBUSY"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMRDERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMWRERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMIRQ"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBSSIZE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" MPD_INDEX="8" NAME="MDCR" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDMACK"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDMDBUSIN"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDMTIMEOUTWAIT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRREAD"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRWRITE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRABUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRDBUSOUT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" MPD_INDEX="9" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSREAD"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSWRITE"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSABUS"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSDBUSOUT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDSDCRACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDSDCRDBUSIN"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDSDCRTIMEOUTWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fcb" BUSSTD="FCB" BUSSTD_PSF="FCB2" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="10" NAME="MFCB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMFCMCLK"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUDONE"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUEXCEPTION"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUFPSCRFEX"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULT"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULTVALID"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSLEEPNOTREADY"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCONFIRMINSTR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSTOREDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECNONAUTON"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECFPUOP"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLDSTXFERSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLOAD"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMNEXTINSTRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECSTORE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDI"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDIVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMENDIAN"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMFLUSH"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRUCTION"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADBYTEADDR"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMOPERANDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRADATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRBDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMWRITEBACKOK"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE0"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_FCM2" MPD_INDEX="11" NAME="MFCM" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUDONE"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUEXCEPTION"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUFPSCRFEX"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULT"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULTVALID"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSLEEPNOTREADY"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCONFIRMINSTR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSTOREDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECNONAUTON"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECFPUOP"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLDSTXFERSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLOAD"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMNEXTINSTRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECSTORE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDI"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDIVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMENDIAN"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMFLUSH"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRUCTION"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADBYTEADDR"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMOPERANDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRADATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRBDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMWRITEBACKOK"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE0"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jtag_ppc" BUSSTD="XIL" BUSSTD_PSF="XIL_JTAGPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="JTAGPPC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TCK"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TDI"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TMS"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TRSTNEG"/>
            <PORTMAP DIR="O" PHYSICAL="C440JTGTDO"/>
            <PORTMAP DIR="O" PHYSICAL="C440JTGTDOEN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MPD_INDEX="3" NAME="PPC440MC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCMIREADDATA"/>
            <PORTMAP DIR="I" PHYSICAL="MCMIREADDATAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="MCMIREADDATAERR"/>
            <PORTMAP DIR="I" PHYSICAL="MCMIADDRREADYTOACCEPT"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCREADNOTWRITE"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCADDRESS"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCADDRESSVALID"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCWRITEDATA"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCWRITEDATAVALID"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCBYTEENABLE"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCBANKCONFLICT"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCROWCONFLICT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="4" NAME="LLDMA0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="5" NAME="LLDMA1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="6" NAME="LLDMA2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="7" NAME="LLDMA3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="reset_ppc" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="RESETPPC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RSTC440RESETCORE"/>
            <PORTMAP DIR="I" PHYSICAL="RSTC440RESETCHIP"/>
            <PORTMAP DIR="I" PHYSICAL="RSTC440RESETSYSTEM"/>
            <PORTMAP DIR="O" PHYSICAL="C440RSTCORERESETREQ"/>
            <PORTMAP DIR="O" PHYSICAL="C440RSTCHIPRESETREQ"/>
            <PORTMAP DIR="O" PHYSICAL="C440RSTSYSTEMRESETREQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="cpudbg_0" TYPE="XIL_CPUDEBUG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DBGC440DEBUGHALT"/>
            <PORTMAP DIR="I" PHYSICAL="DBGC440DEBUGHALTNEG"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TCK"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TDI"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TMS"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TRSTNEG"/>
            <PORTMAP DIR="O" PHYSICAL="C440JTGTDO"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="trace_0" TYPE="XIL_TRACE_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="TRCC440TRIGGEREVENTIN"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCBRANCHSTATUS"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCCYCLE"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCEXECUTIONSTATUS"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCTRACESTATUS"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCTRIGGEREVENTOUT"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_IDCR_BASEADDR" BASEVALUE="0b0000000000" HIGHDECIMAL="255" HIGHNAME="C_IDCR_HIGHADDR" HIGHVALUE="0b0011111111" INSTANCE="ppc440_inst" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
            <SLAVE BUSINTERFACE="MDCR"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG_MC_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG_MC_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" MEMTYPE="REGISTER" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG0_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG0_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG1_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG1_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG2_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG2_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG3_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG3_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG_MC_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG_MC_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" MEMTYPE="REGISTER" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG0_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG0_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG1_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG1_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG2_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG2_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG3_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG3_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_inst" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1023" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000003FF" INSTANCE="version_date_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1024" SIZEABRV="1K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2172649472" BASENAME="C_BASEADDR" BASEVALUE="0x81800000" HIGHDECIMAL="2172715007" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8180ffff" INSTANCE="intc_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294901760" BASENAME="C_BASEADDR" BASEVALUE="0xffff0000" HIGHDECIMAL="4294967295" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xffffffff" INSTANCE="bram_cntlr_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2214592512" BASENAME="C_BASEADDR" BASEVALUE="0x84000000" HIGHDECIMAL="2214658047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8400ffff" INSTANCE="uart_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4096" BASENAME="C_BASEADDR" BASEVALUE="0x00001000" HIGHDECIMAL="5119" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000013FF" INSTANCE="led_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1024" SIZEABRV="1K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="5120" BASENAME="C_BASEADDR" BASEVALUE="0x00001400" HIGHDECIMAL="6143" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000017FF" INSTANCE="jmp_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1024" SIZEABRV="1K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="131072" BASENAME="C_BASEADDR" BASEVALUE="0x00020000" HIGHDECIMAL="147455" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00023FFF" INSTANCE="plb46_to_fastlink_mmap_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="16384" SIZEABRV="16K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="65536" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00010000" HIGHDECIMAL="131071" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x0001ffff" INSTANCE="plb46_to_fastlink_mmap_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="327680" BASENAME="C_BASEADDR" BASEVALUE="0x00050000" HIGHDECIMAL="393215" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0005ffff" INSTANCE="plb46_to_iic_mmap_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="262144" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00040000" HIGHDECIMAL="327679" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x0004ffff" INSTANCE="plb46_to_iic_mmap_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="196608" BASENAME="C_BASEADDR" BASEVALUE="0x00030000" HIGHDECIMAL="196863" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000300FF" INSTANCE="sys_init_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="229376" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00038000" HIGHDECIMAL="237567" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x00039FFF" INSTANCE="sys_init_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="8192" SIZEABRV="8K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="458752" BASENAME="C_BASEADDR" BASEVALUE="0x00070000" HIGHDECIMAL="524287" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0007FFFF" INSTANCE="meas_bram_cntlr_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="393216" BASENAME="C_BASEADDR" BASEVALUE="0x00060000" HIGHDECIMAL="458751" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0006FFFF" INSTANCE="bpm_cav_exfel_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1048576" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00100000" HIGHDECIMAL="2097151" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x001FFFFF" INSTANCE="bpm_cav_exfel_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1024" BASENAME="C_BASEADDR" BASEVALUE="0x00000400" HIGHDECIMAL="1279" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000004FF" INSTANCE="ibfb_bpm_router_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="16384" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00004000" HIGHDECIMAL="32767" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="ibfb_bpm_router_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="16384" SIZEABRV="16K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2048" BASENAME="C_BASEADDR" BASEVALUE="0x00000800" HIGHDECIMAL="2303" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000008FF" INSTANCE="gpac_eeprom_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_LOCKED="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="256" SIZEABRV="256">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="version_date_inst"/>
        <PERIPHERAL INSTANCE="intc_inst"/>
        <PERIPHERAL INSTANCE="bram_cntlr_inst"/>
        <PERIPHERAL INSTANCE="uart_inst"/>
        <PERIPHERAL INSTANCE="led_inst"/>
        <PERIPHERAL INSTANCE="jmp_inst"/>
        <PERIPHERAL INSTANCE="plb46_to_fastlink_mmap_inst"/>
        <PERIPHERAL INSTANCE="plb46_to_iic_mmap_inst"/>
        <PERIPHERAL INSTANCE="sys_init_inst"/>
        <PERIPHERAL INSTANCE="meas_bram_cntlr_inst"/>
        <PERIPHERAL INSTANCE="bpm_cav_exfel_inst"/>
        <PERIPHERAL INSTANCE="ibfb_bpm_router_0"/>
        <PERIPHERAL INSTANCE="gpac_eeprom_0"/>
        <PERIPHERAL INSTANCE="apu_fpu_inst"/>
      </PERIPHERALS>
      <INTERRUPTINFO TYPE="TARGET">
        <SOURCE INSTANCE="intc_inst" INTC_INDEX="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE BUSSTD="FCB" BUSSTD_PSF="FCB2" HWVERSION="1.00.a" INSTANCE="fcb" IPTYPE="BUS" MHS_INDEX="5" MODCLASS="BUS" MODTYPE="fcb_v20">
      <DESCRIPTION TYPE="SHORT">Fabric Co-processor Bus V2.0(FCB)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Fabric Co-processor Bus (FCB) connects one or more FPGA fabric accelerator slaves to the Auxiliary Processor Unit (APU) controller in a Virtex-4 PowerPC 405.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fcb_v20_v1_00_a/doc/fcb_v20.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="0" NAME="C_FCB2_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of FCB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="1" NAME="C_FCB2_NUM_SLAVES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of FCB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>FCB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Level of External Reset</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_DECUDI_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Width of UDI Decoder</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_LBA_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>LOADBYTEADDR Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_LDSDATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Load and Store Data Bus Width</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="SYS_RST" SIGIS="RST" SIGNAME="rst_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="rst_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="FCB_CLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_Rst" DIR="O" MPD_INDEX="2" NAME="FCB_RST" SIGIS="RST" SIGNAME="fcb_FCB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECUDI" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="M_DECUDI" RIGHT="3" SIGNAME="fcb_APUFCMDECUDI" VECFORMULA="[0:(C_DECUDI_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECUDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECUDIVALID" DIR="I" MPD_INDEX="4" NAME="M_DECUDIVALID" SIGNAME="fcb_APUFCMDECUDIVALID" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECUDIVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMENDIAN" DIR="I" MPD_INDEX="5" NAME="M_ENDIAN" SIGNAME="fcb_APUFCMENDIAN" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMENDIAN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMFLUSH" DIR="I" MPD_INDEX="6" NAME="M_FLUSH" SIGNAME="fcb_APUFCMFLUSH" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMFLUSH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMINSTRUCTION" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_INSTRUCTION" RIGHT="31" SIGNAME="fcb_APUFCMINSTRUCTION" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_MASTERS)-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMINSTRUCTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMINSTRVALID" DIR="I" MPD_INDEX="8" NAME="M_INSTRVALID" SIGNAME="fcb_APUFCMINSTRVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMINSTRVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMLOADBYTEADDR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="9" MSB="0" NAME="M_LOADBYTEADDR" RIGHT="3" SIGNAME="fcb_APUFCMLOADBYTEADDR" VECFORMULA="[0:(C_LBA_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMLOADBYTEADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMLOADDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="10" MSB="0" NAME="M_LOADDATA" RIGHT="127" SIGNAME="fcb_APUFCMLOADDATA" VECFORMULA="[0:(C_LDSDATA_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMLOADDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMLOADDVALID" DIR="I" MPD_INDEX="11" NAME="M_LOADDVALID" SIGNAME="fcb_APUFCMLOADDVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMLOADDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMOPERANDVALID" DIR="I" MPD_INDEX="12" NAME="M_OPERANDVALID" SIGNAME="fcb_APUFCMOPERANDVALID" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMOPERANDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMRADATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="M_RADATA" RIGHT="31" SIGNAME="fcb_APUFCMRADATA" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_MASTERS)-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMRADATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMRBDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="M_RBDATA" RIGHT="31" SIGNAME="fcb_APUFCMRBDATA" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_MASTERS)-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMRBDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMWRITEBACKOK" DIR="I" MPD_INDEX="15" NAME="M_WRITEBACKOK" SIGNAME="fcb_APUFCMWRITEBACKOK" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMWRITEBACKOK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECFPUOP" DIR="I" MPD_INDEX="16" NAME="M_DECFPUOP" SIGNAME="fcb_APUFCMDECFPUOP">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECFPUOP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECLOAD" DIR="I" MPD_INDEX="17" NAME="M_DECLOAD" SIGNAME="fcb_APUFCMDECLOAD">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECLOAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECSTORE" DIR="I" MPD_INDEX="18" NAME="M_DECSTORE" SIGNAME="fcb_APUFCMDECSTORE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECSTORE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECLDSTXFERSIZE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="19" MSB="0" NAME="M_DECLDSTXFERSIZE" RIGHT="2" SIGNAME="fcb_APUFCMDECLDSTXFERSIZE" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECLDSTXFERSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMDECNONAUTON" DIR="I" MPD_INDEX="20" NAME="M_DECNONAUTON" SIGNAME="fcb_APUFCMDECNONAUTON">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMDECNONAUTON"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMNEXTINSTRREADY" DIR="I" MPD_INDEX="21" NAME="M_NEXTINSTRREADY" SIGNAME="fcb_APUFCMNEXTINSTRREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMNEXTINSTRREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMMSRFE0" DIR="I" MPD_INDEX="22" NAME="M_MSRFE0" SIGNAME="fcb_APUFCMMSRFE0">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMMSRFE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_APUFCMMSRFE1" DIR="I" MPD_INDEX="23" NAME="M_MSRFE1" SIGNAME="fcb_APUFCMMSRFE1">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="APUFCMMSRFE1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUCR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="FCB_CR" RIGHT="3" SIGNAME="fcb_FCMAPUCR" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUCR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUDONE" DIR="O" MPD_INDEX="25" NAME="FCB_DONE" SIGNAME="fcb_FCMAPUDONE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUDONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUEXCEPTION" DIR="O" MPD_INDEX="26" NAME="FCB_EXCEPTION" SIGNAME="fcb_FCMAPUEXCEPTION">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUEXCEPTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPURESULT" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="27" MSB="0" NAME="FCB_RESULT" RIGHT="31" SIGNAME="fcb_FCMAPURESULT" VECFORMULA="[0:C_DATA_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPURESULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPURESULTVALID" DIR="O" MPD_INDEX="28" NAME="FCB_RESULTVALID" SIGNAME="fcb_FCMAPURESULTVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPURESULTVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUSLEEPNOTREADY" DIR="O" MPD_INDEX="29" NAME="FCB_SLEEPNOTREADY" SIGNAME="fcb_FCMAPUSLEEPNOTREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUSLEEPNOTREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUSTOREDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="30" MSB="0" NAME="FCB_STOREDATA" RIGHT="127" SIGNAME="fcb_FCMAPUSTOREDATA" VECFORMULA="[0:(C_LDSDATA_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUSTOREDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUCONFIRMINSTR" DIR="O" MPD_INDEX="31" NAME="FCB_CONFIRMINSTR" SIGNAME="fcb_FCMAPUCONFIRMINSTR">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUCONFIRMINSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCMAPUFPSCRFEX" DIR="O" MPD_INDEX="32" NAME="FCB_FPSCRFEX" SIGNAME="fcb_FCMAPUFPSCRFEX">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MFCM:MFCB]" INSTANCE="ppc440_inst" PORT="FCMAPUFPSCRFEX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECUDI" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="33" MSB="0" NAME="FCB_DECUDI" RIGHT="3" SIGNAME="fcb_FCB_DECUDI" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECUDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECUDIVALID" DIR="O" MPD_INDEX="34" NAME="FCB_DECUDIVALID" SIGNAME="fcb_FCB_DECUDIVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECUDIVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_ENDIAN" DIR="O" MPD_INDEX="35" NAME="FCB_ENDIAN" SIGNAME="fcb_FCB_ENDIAN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMENDIAN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_FLUSH" DIR="O" MPD_INDEX="36" NAME="FCB_FLUSH" SIGNAME="fcb_FCB_FLUSH">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMFLUSH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_INSTRUCTION" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="37" MSB="0" NAME="FCB_INSTRUCTION" RIGHT="31" SIGNAME="fcb_FCB_INSTRUCTION" VECFORMULA="[0:C_DATA_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMINSTRUCTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_INSTRVALID" DIR="O" MPD_INDEX="38" NAME="FCB_INSTRVALID" SIGNAME="fcb_FCB_INSTRVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMINSTRVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_LOADBYTEADDR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="FCB_LOADBYTEADDR" RIGHT="3" SIGNAME="fcb_FCB_LOADBYTEADDR" VECFORMULA="[0:C_DATA_WIDTH/8-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMLOADBYTEADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_LOADDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="40" MSB="0" NAME="FCB_LOADDATA" RIGHT="127" SIGNAME="fcb_FCB_LOADDATA" VECFORMULA="[0:C_LDSDATA_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMLOADDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_LOADDVALID" DIR="O" MPD_INDEX="41" NAME="FCB_LOADDVALID" SIGNAME="fcb_FCB_LOADDVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMLOADDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_OPERANDVALID" DIR="O" MPD_INDEX="42" NAME="FCB_OPERANDVALID" SIGNAME="fcb_FCB_OPERANDVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMOPERANDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_RADATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="43" MSB="0" NAME="FCB_RADATA" RIGHT="31" SIGNAME="fcb_FCB_RADATA" VECFORMULA="[0:C_DATA_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMRADATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_RBDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="FCB_RBDATA" RIGHT="31" SIGNAME="fcb_FCB_RBDATA" VECFORMULA="[0:C_DATA_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMRBDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_WRITEBACKOK" DIR="O" MPD_INDEX="45" NAME="FCB_WRITEBACKOK" SIGNAME="fcb_FCB_WRITEBACKOK">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMWRITEBACKOK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECFPUOP" DIR="O" MPD_INDEX="46" NAME="FCB_DECFPUOP" SIGNAME="fcb_FCB_DECFPUOP">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECFPUOP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECLOAD" DIR="O" MPD_INDEX="47" NAME="FCB_DECLOAD" SIGNAME="fcb_FCB_DECLOAD">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECLOAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECSTORE" DIR="O" MPD_INDEX="48" NAME="FCB_DECSTORE" SIGNAME="fcb_FCB_DECSTORE">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECSTORE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECLDSTXFERSIZE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="FCB_DECLDSTXFERSIZE" RIGHT="2" SIGNAME="fcb_FCB_DECLDSTXFERSIZE" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECLDSTXFERSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_DECNONAUTON" DIR="O" MPD_INDEX="50" NAME="FCB_DECNONAUTON" SIGNAME="fcb_FCB_DECNONAUTON">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMDECNONAUTON"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_NEXTINSTRREADY" DIR="O" MPD_INDEX="51" NAME="FCB_NEXTINSTRREADY" SIGNAME="fcb_FCB_NEXTINSTRREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMNEXTINSTRREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_MSRFE0" DIR="O" MPD_INDEX="52" NAME="FCB_MSRFE0" SIGNAME="fcb_FCB_MSRFE0">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMMSRFE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_FCB_MSRFE1" DIR="O" MPD_INDEX="53" NAME="FCB_MSRFE1" SIGNAME="fcb_FCB_MSRFE1">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="APUFCMMSRFE1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_CR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="54" MSB="0" NAME="Sl_CR" RIGHT="3" SIGNAME="fcb_Sl_CR" VECFORMULA="[0:((4*C_FCB2_NUM_SLAVES)-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUCR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_DONE" DIR="I" MPD_INDEX="55" NAME="Sl_DONE" SIGNAME="fcb_Sl_DONE" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUDONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_EXCEPTION" DIR="I" MPD_INDEX="56" NAME="Sl_EXCEPTION" SIGNAME="fcb_Sl_EXCEPTION" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUEXCEPTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_RESULT" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="57" MSB="0" NAME="Sl_RESULT" RIGHT="31" SIGNAME="fcb_Sl_RESULT" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_SLAVES)-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPURESULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_RESULTVALID" DIR="I" MPD_INDEX="58" NAME="Sl_RESULTVALID" SIGNAME="fcb_Sl_RESULTVALID" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPURESULTVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_SLEEPNOTREADY" DIR="I" MPD_INDEX="59" NAME="Sl_SLEEPNOTREADY" SIGNAME="fcb_Sl_SLEEPNOTREADY" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUSLEEPNOTREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_STOREDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="60" MSB="0" NAME="Sl_STOREDATA" RIGHT="127" SIGNAME="fcb_Sl_STOREDATA" VECFORMULA="[0:((C_LDSDATA_WIDTH*C_FCB2_NUM_SLAVES)-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUSTOREDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_CONFIRMINSTR" DIR="I" MPD_INDEX="61" NAME="Sl_CONFIRMINSTR" SIGNAME="fcb_Sl_CONFIRMINSTR" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUCONFIRMINSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="fcb_Sl_FPSCRFEX" DIR="I" MPD_INDEX="62" NAME="Sl_FPSCRFEX" SIGNAME="fcb_Sl_FPSCRFEX" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SFCB2]" INSTANCE="apu_fpu_inst" PORT="FCMAPUFPSCRFEX"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.01.a" INSTANCE="apu_fpu_inst" IPTYPE="PERIPHERAL" MHS_INDEX="6" MODCLASS="PERIPHERAL" MODTYPE="apu_fpu_virtex5">
      <DESCRIPTION TYPE="SHORT">V5 APU Floating Point Unit</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Floating Point Unit via Auxilary Processor Unit. for Virtex5</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=apu_fpu_virtex5;v=v1_01_a;d=apu_fpu_virtex5.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_USE_RLOCS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use pre-placed FPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_DOUBLE_PRECISION" TYPE="integer" VALUE="1">
          <DESCRIPTION>FPU Precision</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_LATENCY_CONF" TYPE="integer" VALUE="1">
          <DESCRIPTION>Configure FPU for high speed or low latency</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SFCB2" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="FCB_CLK" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_RST" DIR="I" MPD_INDEX="1" NAME="FCB_RST" SIGNAME="fcb_FCB_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_RESULT" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="FCMAPURESULT" RIGHT="31" SIGNAME="fcb_Sl_RESULT" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_RESULT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_DONE" DIR="O" MPD_INDEX="3" NAME="FCMAPUDONE" SIGNAME="fcb_Sl_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_SLEEPNOTREADY" DIR="O" MPD_INDEX="4" NAME="FCMAPUSLEEPNOTREADY" SIGNAME="fcb_Sl_SLEEPNOTREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_SLEEPNOTREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_RESULTVALID" DIR="O" MPD_INDEX="5" NAME="FCMAPURESULTVALID" SIGNAME="fcb_Sl_RESULTVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_RESULTVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_CR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="6" MSB="0" NAME="FCMAPUCR" RIGHT="3" SIGNAME="fcb_Sl_CR" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_CR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_EXCEPTION" DIR="O" MPD_INDEX="7" NAME="FCMAPUEXCEPTION" SIGNAME="fcb_Sl_EXCEPTION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_EXCEPTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_STOREDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="8" MSB="0" NAME="FCMAPUSTOREDATA" RIGHT="127" SIGNAME="fcb_Sl_STOREDATA" VECFORMULA="[0:127]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_STOREDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_CONFIRMINSTR" DIR="O" MPD_INDEX="9" NAME="FCMAPUCONFIRMINSTR" SIGNAME="fcb_Sl_CONFIRMINSTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_CONFIRMINSTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_Sl_FPSCRFEX" DIR="O" MPD_INDEX="10" NAME="FCMAPUFPSCRFEX" SIGNAME="fcb_Sl_FPSCRFEX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="Sl_FPSCRFEX"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_INSTRUCTION" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="APUFCMINSTRUCTION" RIGHT="31" SIGNAME="fcb_FCB_INSTRUCTION" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_INSTRUCTION"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_INSTRVALID" DIR="I" MPD_INDEX="12" NAME="APUFCMINSTRVALID" SIGNAME="fcb_FCB_INSTRVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_INSTRVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_RADATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="APUFCMRADATA" RIGHT="31" SIGNAME="fcb_FCB_RADATA" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_RADATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_RBDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="APUFCMRBDATA" RIGHT="31" SIGNAME="fcb_FCB_RBDATA" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_RBDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_OPERANDVALID" DIR="I" MPD_INDEX="15" NAME="APUFCMOPERANDVALID" SIGNAME="fcb_FCB_OPERANDVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_OPERANDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_FLUSH" DIR="I" MPD_INDEX="16" NAME="APUFCMFLUSH" SIGNAME="fcb_FCB_FLUSH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_FLUSH"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_WRITEBACKOK" DIR="I" MPD_INDEX="17" NAME="APUFCMWRITEBACKOK" SIGNAME="fcb_FCB_WRITEBACKOK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_WRITEBACKOK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_LOADDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="18" MSB="0" NAME="APUFCMLOADDATA" RIGHT="127" SIGNAME="fcb_FCB_LOADDATA" VECFORMULA="[0:127]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_LOADDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_LOADDVALID" DIR="I" MPD_INDEX="19" NAME="APUFCMLOADDVALID" SIGNAME="fcb_FCB_LOADDVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_LOADDVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_LOADBYTEADDR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="20" MSB="0" NAME="APUFCMLOADBYTEADDR" RIGHT="3" SIGNAME="fcb_FCB_LOADBYTEADDR" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_LOADBYTEADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_ENDIAN" DIR="I" MPD_INDEX="21" NAME="APUFCMENDIAN" SIGNAME="fcb_FCB_ENDIAN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_ENDIAN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECUDI" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="22" MSB="0" NAME="APUFCMDECUDI" RIGHT="3" SIGNAME="fcb_FCB_DECUDI" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECUDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECUDIVALID" DIR="I" MPD_INDEX="23" NAME="APUFCMDECUDIVALID" SIGNAME="fcb_FCB_DECUDIVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECUDIVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECFPUOP" DIR="I" MPD_INDEX="24" NAME="APUFCMDECFPUOP" SIGNAME="fcb_FCB_DECFPUOP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECFPUOP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECLOAD" DIR="I" MPD_INDEX="25" NAME="APUFCMDECLOAD" SIGNAME="fcb_FCB_DECLOAD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECLOAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECSTORE" DIR="I" MPD_INDEX="26" NAME="APUFCMDECSTORE" SIGNAME="fcb_FCB_DECSTORE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECSTORE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECLDSTXFERSIZE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="27" MSB="0" NAME="APUFCMDECLDSTXFERSIZE" RIGHT="2" SIGNAME="fcb_FCB_DECLDSTXFERSIZE" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECLDSTXFERSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_DECNONAUTON" DIR="I" MPD_INDEX="28" NAME="APUFCMDECNONAUTON" SIGNAME="fcb_FCB_DECNONAUTON">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_DECNONAUTON"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_NEXTINSTRREADY" DIR="I" MPD_INDEX="29" NAME="APUFCMNEXTINSTRREADY" SIGNAME="fcb_FCB_NEXTINSTRREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_NEXTINSTRREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_MSRFE0" DIR="I" MPD_INDEX="30" NAME="APUFCMMSRFE0" SIGNAME="fcb_FCB_MSRFE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_MSRFE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SFCB2" DEF_SIGNAME="fcb_FCB_MSRFE1" DIR="I" MPD_INDEX="31" NAME="APUFCMMSRFE1" SIGNAME="fcb_FCB_MSRFE1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcb" PORT="FCB_MSRFE1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fcb" BUSSTD="FCB" BUSSTD_PSF="FCB2" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SFCB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FCB_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="FCB_RST"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPURESULT"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUDONE"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUSLEEPNOTREADY"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPURESULTVALID"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUCR"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUEXCEPTION"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUSTOREDATA"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUCONFIRMINSTR"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUFPSCRFEX"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMINSTRUCTION"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMINSTRVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMRADATA"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMRBDATA"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMOPERANDVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMFLUSH"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMWRITEBACKOK"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMLOADDATA"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMLOADDVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMLOADBYTEADDR"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMENDIAN"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECUDI"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECUDIVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECFPUOP"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECLOAD"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECSTORE"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECLDSTXFERSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECNONAUTON"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMNEXTINSTRREADY"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMMSRFE0"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMMSRFE1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" HWVERSION="1.05.a" INSTANCE="plb" IPTYPE="BUS" MHS_INDEX="7" MODCLASS="BUS" MODTYPE="plb_v46">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 4.6</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_PLBV46_NUM_MASTERS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PLBV46_NUM_SLAVES" TYPE="integer" VALUE="13">
          <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PLBV46_MID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_PLBV46_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_PLBV46_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="5" NAME="C_DCR_INTFCE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Include DCR Interface and Error Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0b1111111111">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_DCR_AWIDTH" TYPE="integer" VALUE="10">
          <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_DCR_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>IRQ Active State </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_NUM_CLK_PLB2OPB_REARB" TYPE="integer" VALUE="5">
          <DESCRIPTION>&lt;qt&gt;Number of PLB Clock Periods a PLB Master that Received a Rearbitrate from an OPB2PLB Bridge on a Read Operation is Denied Grant on the PLB Bus&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_ADDR_PIPELINING_TYPE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Address Pipelining Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="15" NAME="C_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>Optimize PLB for Point-to-point Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_ARB_TYPE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Selects the Arbitration Scheme</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_sys_inst" PORT="Bus_Struct_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_Rst" DIR="O" MPD_INDEX="2" NAME="PLB_Rst" SIGIS="RST" SIGNAME="plb_PLB_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aMPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_SPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="3" MSB="0" NAME="SPLB_Rst" RIGHT="12" SIGIS="RST" SIGNAME="plb_SPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="SPLB_Rst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_MPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="4" MSB="0" NAME="MPLB_Rst" RIGHT="1" SIGIS="RST" SIGNAME="plb_MPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="5" NAME="PLB_dcrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="PLB_dcrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="7" MSB="0" NAME="DCR_ABus" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_AWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="DCR_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="DCR_Read" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="DCR_Write" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="plb_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="11" MSB="0" NAME="M_ABus" RIGHT="63" SIGNAME="plb_M_ABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBABUS"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="12" MSB="0" NAME="M_UABus" RIGHT="63" SIGNAME="plb_M_UABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBUABUS"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="M_BE" RIGHT="31" SIGNAME="plb_M_BE" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*(C_PLBV46_DWIDTH/8))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBBE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_RNW" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="14" MSB="0" NAME="M_RNW" RIGHT="1" SIGNAME="plb_M_RNW" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBRNW"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_abort" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="15" MSB="0" NAME="M_abort" RIGHT="1" SIGNAME="plb_M_abort" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBABORT"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_busLock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="16" MSB="0" NAME="M_busLock" RIGHT="1" SIGNAME="plb_M_busLock" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBBUSLOCK"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_buslock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="M_TAttribute" RIGHT="31" SIGNAME="plb_M_TAttribute" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*16)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBTATTRIBUTE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_lockErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="18" MSB="0" NAME="M_lockErr" RIGHT="1" SIGNAME="plb_M_lockErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBLOCKERR"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="19" MSB="0" NAME="M_MSize" RIGHT="3" SIGNAME="plb_M_MSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBMSIZE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_msize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_priority" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="20" MSB="0" NAME="M_priority" RIGHT="3" SIGNAME="plb_M_priority" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBPRIORITY"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_rdBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="21" MSB="0" NAME="M_rdBurst" RIGHT="1" SIGNAME="plb_M_rdBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBRDBURST"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_request" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="M_request" RIGHT="1" SIGNAME="plb_M_request" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBREQUEST"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="23" MSB="0" NAME="M_size" RIGHT="7" SIGNAME="plb_M_size" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBSIZE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="24" MSB="0" NAME="M_type" RIGHT="5" SIGNAME="plb_M_type" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*3)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBTYPE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_wrBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="25" MSB="0" NAME="M_wrBurst" RIGHT="1" SIGNAME="plb_M_wrBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBWRBURST"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_M_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="255" MPD_INDEX="26" MSB="0" NAME="M_wrDBus" RIGHT="255" SIGNAME="plb_M_wrDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBWRDBUS"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_addrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="27" MSB="0" NAME="Sl_addrAck" RIGHT="12" SIGNAME="plb_Sl_addrAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="28" MSB="0" NAME="Sl_MRdErr" RIGHT="25" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="29" MSB="0" NAME="Sl_MWrErr" RIGHT="25" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="30" MSB="0" NAME="Sl_MBusy" RIGHT="25" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS - 1 ]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_rdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="31" MSB="0" NAME="Sl_rdBTerm" RIGHT="12" SIGNAME="plb_Sl_rdBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_rdComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="32" MSB="0" NAME="Sl_rdComp" RIGHT="12" SIGNAME="plb_Sl_rdComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_rdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="33" MSB="0" NAME="Sl_rdDAck" RIGHT="12" SIGNAME="plb_Sl_rdDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_rdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1663" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="1663" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="51" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="51" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*4-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_rearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="36" MSB="0" NAME="Sl_rearbitrate" RIGHT="12" SIGNAME="plb_Sl_rearbitrate" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_SSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="37" MSB="0" NAME="Sl_SSize" RIGHT="25" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*2-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_wait" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="38" MSB="0" NAME="Sl_wait" RIGHT="12" SIGNAME="plb_Sl_wait" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_wrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="39" MSB="0" NAME="Sl_wrBTerm" RIGHT="12" SIGNAME="plb_Sl_wrBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_wrComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="40" MSB="0" NAME="Sl_wrComp" RIGHT="12" SIGNAME="plb_Sl_wrComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_wrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="41" MSB="0" NAME="Sl_wrDAck" RIGHT="12" SIGNAME="plb_Sl_wrDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_Sl_MIRQ" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="25" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MIRQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="43" MSB="0" NAME="PLB_MIRQ" RIGHT="1" SIGNAME="plb_PLB_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMMIRQ"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MIRQ"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_ABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="45" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_UABus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="46" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:(C_PLBV46_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_BE"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MAddrAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="PLB_MAddrAck" RIGHT="1" SIGNAME="plb_PLB_MAddrAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMADDRACK"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MAddrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MTimeout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="48" MSB="0" NAME="PLB_MTimeout" RIGHT="1" SIGNAME="plb_PLB_MTimeout" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMTIMEOUT"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MTimeout"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="49" MSB="0" NAME="PLB_MBusy" RIGHT="1" SIGNAME="plb_PLB_MBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMMBUSY"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="PLB_MRdErr" RIGHT="1" SIGNAME="plb_PLB_MRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMMRDERR"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="51" MSB="0" NAME="PLB_MWrErr" RIGHT="1" SIGNAME="plb_PLB_MWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMMWRERR"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MRdBTerm" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="52" MSB="0" NAME="PLB_MRdBTerm" RIGHT="1" SIGNAME="plb_PLB_MRdBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMRDBTERM"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MRdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MRdDAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="53" MSB="0" NAME="PLB_MRdDAck" RIGHT="1" SIGNAME="plb_PLB_MRdDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMRDDACK"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MRdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MRdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="255" MPD_INDEX="54" MSB="0" NAME="PLB_MRdDBus" RIGHT="255" SIGNAME="plb_PLB_MRdDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMRDDBUS"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MRdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="55" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="7" SIGNAME="plb_PLB_MRdWdAddr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMRDWDADDR"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MRearbitrate" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="56" MSB="0" NAME="PLB_MRearbitrate" RIGHT="1" SIGNAME="plb_PLB_MRearbitrate" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMREARBITRATE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MRearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MWrBTerm" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="57" MSB="0" NAME="PLB_MWrBTerm" RIGHT="1" SIGNAME="plb_PLB_MWrBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMWRBTERM"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MWrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MWrDAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="58" MSB="0" NAME="PLB_MWrDAck" RIGHT="1" SIGNAME="plb_PLB_MWrDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMWRDACK"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MWrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MSSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="59" MSB="0" NAME="PLB_MSSize" RIGHT="3" SIGNAME="plb_PLB_MSSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMSSIZE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="aPLB_MSsize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_PAValid" DIR="O" MPD_INDEX="60" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_PAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_RNW" DIR="O" MPD_INDEX="61" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_RNW"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SAValid" DIR="O" MPD_INDEX="62" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_SAValid"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_abort" DIR="O" MPD_INDEX="63" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_abort"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_busLock" DIR="O" MPD_INDEX="64" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_busLock"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="65" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_TAttribute"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_lockErr" DIR="O" MPD_INDEX="66" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_lockErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_masterID" DIR="O" MPD_INDEX="67" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:C_PLBV46_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_masterID"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_MSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_rdPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMRDPENDPRI"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_rdPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_wrPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="70" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMWRPENDPRI"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_wrPendPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_rdPendReq" DIR="O" MPD_INDEX="71" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMRDPENDREQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_rdPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_wrPendReq" DIR="O" MPD_INDEX="72" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMWRPENDREQ"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_wrPendReq"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_rdBurst" DIR="O" MPD_INDEX="73" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_rdBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_rdPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="74" MSB="0" NAME="PLB_rdPrim" RIGHT="12" SIGNAME="plb_PLB_rdPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_rdPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_reqPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="75" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PLBPPCMREQPRI"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_reqPri"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="76" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_size"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="77" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_type"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_wrBurst" DIR="O" MPD_INDEX="78" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_wrBurst"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="79" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_wrDBus"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_wrPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="80" MSB="0" NAME="PLB_wrPrim" RIGHT="12" SIGNAME="plb_PLB_wrPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="PLB_wrPrim"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SaddrAck" DIR="O" MPD_INDEX="81" NAME="PLB_SaddrAck" SIGNAME="plb_PLB_SaddrAck">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SaddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SMRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="82" MSB="0" NAME="PLB_SMRdErr" RIGHT="1" SIGNAME="plb_PLB_SMRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SMWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="83" MSB="0" NAME="PLB_SMWrErr" RIGHT="1" SIGNAME="plb_PLB_SMWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SMBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="84" MSB="0" NAME="PLB_SMBusy" RIGHT="1" SIGNAME="plb_PLB_SMBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SrdBTerm" DIR="O" MPD_INDEX="85" NAME="PLB_SrdBTerm" SIGNAME="plb_PLB_SrdBTerm">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SrdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SrdComp" DIR="O" MPD_INDEX="86" NAME="PLB_SrdComp" SIGNAME="plb_PLB_SrdComp">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SrdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SrdDAck" DIR="O" MPD_INDEX="87" NAME="PLB_SrdDAck" SIGNAME="plb_PLB_SrdDAck">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SrdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SrdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="88" MSB="0" NAME="PLB_SrdDBus" RIGHT="127" SIGNAME="plb_PLB_SrdDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SrdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SrdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="89" MSB="0" NAME="PLB_SrdWdAddr" RIGHT="3" SIGNAME="plb_PLB_SrdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_Srearbitrate" DIR="O" MPD_INDEX="90" NAME="PLB_Srearbitrate" SIGNAME="plb_PLB_Srearbitrate">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_Srearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_Sssize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="91" MSB="0" NAME="PLB_Sssize" RIGHT="1" SIGNAME="plb_PLB_Sssize" VECFORMULA="[0:1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_Swait" DIR="O" MPD_INDEX="92" NAME="PLB_Swait" SIGNAME="plb_PLB_Swait">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_Swait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SwrBTerm" DIR="O" MPD_INDEX="93" NAME="PLB_SwrBTerm" SIGNAME="plb_PLB_SwrBTerm">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SwrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SwrComp" DIR="O" MPD_INDEX="94" NAME="PLB_SwrComp" SIGNAME="plb_PLB_SwrComp">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SwrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="plb_PLB_SwrDAck" DIR="O" MPD_INDEX="95" NAME="PLB_SwrDAck" SIGNAME="plb_PLB_SwrDAck">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="PLB_SwrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="96" NAME="Bus_Error_Det" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" IS_VALID="FALSE" MPD_INDEX="0" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrAck"/>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_DBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Read"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1023" BASENAME="C_BASEADDR" BASEVALUE="0b1111111111" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0b0000000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="version_date_inst" IPTYPE="PERIPHERAL" MHS_INDEX="8" MODCLASS="PERIPHERAL" MODTYPE="version_date">
      <DESCRIPTION TYPE="SHORT">VERSION_DATE</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Lib/EDK_Lib/pcores/version_date_v2_00_a/doc/version_date.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x000003FF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="C_VERSION" TYPE="std_logic_vector" VALUE="0x01000000">
          <DESCRIPTION>Version number for the firmware</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="14" NAME="C_VERSION_MAJOR" TYPE="STRING" VALUE="CBPM">
          <DESCRIPTION>Name of the project</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="15" NAME="C_VERSION_MINOR" TYPE="STRING" VALUE="EXFEL">
          <DESCRIPTION>Name of the facility</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_DATE_YEAR" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_DATE_MONTH" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_DATE_DAY" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_DATE_HOUR" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_DATE_MINUTE" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1023" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000003FF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="1024" SIZEABRV="1K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.01.a" INSTANCE="intc_inst" IPTYPE="PERIPHERAL" MHS_INDEX="9" MODCLASS="INTERRUPT_CNTLR" MODTYPE="xps_intc">
      <DESCRIPTION TYPE="SHORT">XPS Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="1" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81800000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="2" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8180ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_NUM_INTR_INPUTS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of Interrupt Inputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_KIND_OF_INTR" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111101">
          <DESCRIPTION>Type of Interrupt for Each Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_KIND_OF_EDGE" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Each Edge Senstive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_KIND_OF_LVL" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Each Level Sensitive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_HAS_IPR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IPR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="15" NAME="C_HAS_SIE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Support SIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="16" NAME="C_HAS_CIE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Support CIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="17" NAME="C_HAS_IVR" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Support IVR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="18" NAME="C_IRQ_IS_LEVEL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>IRQ Output Use Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>The Sense of IRQ Output </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="43" NAME="Irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_JMP"/>
            <CONNECTION INSTANCE="ppc440_inst" PORT="EICC440EXTIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="2" LSB="0" MHS_INDEX="1" MPD_INDEX="42" MSB="2" NAME="Intr" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="uart_irq &amp; sys_init_inst_o_int &amp; BUNCH_TRAIN_DONE" VECFORMULA="[(C_NUM_INTR_INPUTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="uart_irq"/>
            <SIGNAL NAME="sys_init_inst_o_int"/>
            <SIGNAL NAME="BUNCH_TRAIN_DONE"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_irq &amp; sys_init_inst_o_int &amp; bunch_train_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="3" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="4" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="5" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="6" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="8" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="9" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="10" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="11" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="12" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="13" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="14" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="15" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="16" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="32" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="33" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="34" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="35" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="37" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="40" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2172649472" BASENAME="C_BASEADDR" BASEVALUE="0x81800000" HIGHDECIMAL="2172715007" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8180ffff" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x20" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <SOURCE INSTANCE="uart_inst" PRIORITY="0" SIGNAME="uart_irq"/>
        <SOURCE INSTANCE="sys_init_inst" PRIORITY="1" SIGNAME="sys_init_inst_o_int"/>
        <SOURCE INSTANCE="bpm_cav_exfel_inst" PRIORITY="2" SIGNAME="BUNCH_TRAIN_DONE"/>
        <TARGET INSTANCE="ppc440_inst"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="bram_cntlr_inst" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">XPS BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_bram_if_cntlr;v=v1_00_b;d=xps_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xffff0000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_SPLB_NUM_MASTERS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="integer" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:C_SPLB_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:(C_SPLB_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Rst" DIR="O" MPD_INDEX="42" NAME="BRAM_Rst" SIGNAME="bram1_port_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="125000000" DEF_SIGNAME="bram1_port_BRAM_Clk" DIR="O" MPD_INDEX="43" NAME="BRAM_Clk" SIGNAME="bram1_port_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_EN" DIR="O" MPD_INDEX="44" NAME="BRAM_EN" SIGNAME="bram1_port_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="45" MSB="0" NAME="BRAM_WEN" RIGHT="7" SIGNAME="bram1_port_BRAM_WEN" VECFORMULA="[0:(C_SPLB_NATIVE_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="BRAM_Addr" RIGHT="31" SIGNAME="bram1_port_BRAM_Addr" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="47" MSB="0" NAME="BRAM_Din" RIGHT="63" SIGNAME="bram1_port_BRAM_Din" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="48" MSB="0" NAME="BRAM_Dout" RIGHT="63" SIGNAME="bram1_port_BRAM_Dout" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_inst" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="bram1_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294901760" BASENAME="C_BASEADDR" BASEVALUE="0xffff0000" HIGHDECIMAL="4294967295" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xffffffff" IS_CACHEABLE="TRUE" IS_LOCKED="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="bram_inst" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x10000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="8">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="bram1_port_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="125000000" DEF_SIGNAME="bram1_port_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="bram1_port_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="bram1_port_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="7" SIGNAME="bram1_port_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_WEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="bram1_port_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="63" SIGNAME="bram1_port_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="bram1_port_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="63" SIGNAME="bram1_port_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="bram_cntlr_inst" PORT="BRAM_Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_WE-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_AWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="bram1_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="uart_inst" IPTYPE="PERIPHERAL" MHS_INDEX="12" MODCLASS="PERIPHERAL" MODTYPE="xps_uartlite">
      <DESCRIPTION TYPE="SHORT">XPS UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/pcores/xps_uartlite_v1_02_a/doc/xps_uartlite.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_SPLB_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="125000000">
          <DESCRIPTION>Clock Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="2" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x84000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="3" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8400ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="11" NAME="C_BAUDRATE" TYPE="INTEGER" VALUE="115200">
          <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
          <DESCRIPTION>Baud Rate</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_DATA_BITS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
          <DESCRIPTION>Data Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="13" NAME="C_USE_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Parity </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_ODD_PARITY" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Parity Type </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="43" NAME="TX" SIGNAME="BPM_CFG_COM_0_UART_TX">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_CFG_COM_0_UART_TX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="42" NAME="RX" SIGNAME="BPM_CFG_COM_1_UART_RX">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_CFG_COM_1_UART_RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="44" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="uart_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intc_inst" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="3" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="4" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="5" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="6" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="8" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="9" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="10" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="11" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="12" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="13" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="14" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="15" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="16" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="32" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="33" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="34" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="35" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="37" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="40" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="uart_0" TYPE="XIL_UART_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TX"/>
            <PORTMAP DIR="I" PHYSICAL="RX"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2214592512" BASENAME="C_BASEADDR" BASEVALUE="0x84000000" HIGHDECIMAL="2214658047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8400ffff" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x10" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="intc_inst" INTC_INDEX="0" PRIORITY="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.03.a" INSTANCE="gpac_plbovergtx_inst" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="MEMORY_CNTLR" MODTYPE="psi_plbovergtx">
      <DESCRIPTION TYPE="SHORT">PLB over GTX</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Bridge for PLB to PLB communication through GTX link</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Lib/EDK_Lib/pcores/psi_plbovergtx_v2_03_a/doc/psi_plbovergtx.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_GTX_TILE_REFCLK_FREQ" TYPE="integer" VALUE="125">
          <DESCRIPTION>GTX Reference Clock [MHz]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="C_GTX_125_BAUD_RATE" TYPE="integer" VALUE="5000000">
          <DESCRIPTION>GTX Baud Rate [Mb/s]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_GTX_150_BAUD_RATE" TYPE="integer" VALUE="3000000">
          <DESCRIPTION>GTX Baud Rate [Mb/s]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="C_GTX0_ENA" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Channel 0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_GTX0_CRC_ENA" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable CRC32</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="5" NAME="C_GTX0_TYPE" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Access Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" ENDIAN="BIG" LSB="31" MPD_INDEX="6" MSB="0" NAME="C_SPLB0_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Local SPLB0 Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" ENDIAN="BIG" LSB="31" MPD_INDEX="7" MSB="0" NAME="C_SPLB0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Local SPLB0 High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB0_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="9" NAME="C_SPLB0_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_SPLB0_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="11" NAME="C_SPLB0_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="12" NAME="C_MPLB0_DWIDTH" TYPE="integer" VALUE="128"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_MPLB0_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_GTX1_ENA" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable Channel 1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_GTX1_CRC_ENA" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable CRC32</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_GTX1_TYPE" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Access Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" ENDIAN="BIG" LSB="31" MPD_INDEX="17" MSB="0" NAME="C_SPLB1_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Local SPLB1 Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" ENDIAN="BIG" LSB="31" MPD_INDEX="18" MSB="0" NAME="C_SPLB1_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Local SPLB1 High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_SPLB1_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="20" NAME="C_SPLB1_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="21" NAME="C_SPLB1_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_SPLB1_NUM_MASTERS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_MPLB1_DWIDTH" TYPE="integer" VALUE="128"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_MPLB1_NATIVE_DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="148" NAME="I_GTX_CLK" SIGNAME="clk_bpm_125_mgt_9f">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz_mgt_9f"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="GTX0_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="149" NAME="I_GTX0_RX_P" SIGNAME="SYS_BPM_1MGT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="SYS_BPM_1MGT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="GTX0_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="150" NAME="I_GTX0_RX_N" SIGNAME="SYS_BPM_1MGT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="SYS_BPM_1MGT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="GTX0_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="151" NAME="O_GTX0_TX_P" SIGNAME="BPM_SYS_1MGT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_SYS_1MGT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="GTX0_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="152" NAME="O_GTX0_TX_N" SIGNAME="BPM_SYS_1MGT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_SYS_1MGT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="GTX1_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="153" NAME="I_GTX1_RX_P" SIGNAME="BPM2_BPM1_1MGT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM2_BPM1_1MGT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="GTX1_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="154" NAME="I_GTX1_RX_N" SIGNAME="BPM2_BPM1_1MGT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM2_BPM1_1MGT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="GTX1_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="155" NAME="O_GTX1_TX_P" SIGNAME="BPM1_BPM2_1MGT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM1_BPM2_1MGT_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="GTX1_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="156" NAME="O_GTX1_TX_N" SIGNAME="BPM1_BPM2_1MGT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM1_BPM2_1MGT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="INT_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="157" NAME="I_GTX0_INT" SIGNAME="BUNCH_TRAIN_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="BUNCH_TRAIN_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="0" NAME="aSPLB_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1" NAME="aSPLB_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="aPLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="aPLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="4" NAME="aPLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="aPLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="6" NAME="aPLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="aPLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="aPLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="aPLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="aPLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="aPLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="12" MSB="0" NAME="aPLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB0_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="aPLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="aPLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="aPLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="16" NAME="aPLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="17" MSB="0" NAME="aPLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_DWIDTH-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="18" NAME="aPLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="19" NAME="aPLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="20" NAME="aPLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="21" NAME="aPLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="aPLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="aPLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="aPLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="aPLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="26" NAME="Sla_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sla_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="28" NAME="Sla_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="29" NAME="Sla_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="30" NAME="Sla_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="31" NAME="Sla_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="32" NAME="Sla_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="33" MSB="0" NAME="Sla_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_DWIDTH-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sla_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="35" NAME="Sla_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="36" NAME="Sla_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="37" NAME="Sla_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="38" NAME="Sla_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="39" NAME="Sla_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="40" NAME="Sla_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="41" NAME="Sla_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="bSPLB_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="bSPLB_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="bPLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="45" MSB="0" NAME="bPLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="46" NAME="bPLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="47" NAME="bPLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="48" NAME="bPLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="49" NAME="bPLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="50" NAME="bPLB_masterID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="51" NAME="bPLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="52" NAME="bPLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="53" NAME="bPLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="54" MSB="0" NAME="bPLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB1_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="55" MSB="0" NAME="bPLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="56" MSB="0" NAME="bPLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="57" MSB="0" NAME="bPLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="58" NAME="bPLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="59" MSB="0" NAME="bPLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_DWIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="60" NAME="bPLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="61" NAME="bPLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="62" NAME="bPLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="63" NAME="bPLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="64" MSB="0" NAME="bPLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="65" MSB="0" NAME="bPLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="66" MSB="0" NAME="bPLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="67" MSB="0" NAME="bPLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="68" NAME="Slb_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="Slb_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="70" NAME="Slb_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="Slb_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="Slb_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="Slb_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="Slb_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="75" MSB="0" NAME="Slb_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_DWIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="76" MSB="0" NAME="Slb_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="77" NAME="Slb_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="Slb_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="79" NAME="Slb_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="Slb_MBusy" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="81" NAME="Slb_MWrErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="82" NAME="Slb_MRdErr" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="83" NAME="Slb_MIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="MPLB0" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="84" NAME="aMPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_Rst" DIR="I" MPD_INDEX="85" NAME="aMPLB_Rst" SIGIS="RST" SIGNAME="plb_PLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MAddrAck" DIR="I" MPD_INDEX="86" NAME="aPLB_MAddrAck" SIGNAME="plb_PLB_MAddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="87" MSB="0" NAME="aPLB_MSsize" RIGHT="1" SIGNAME="plb_PLB_MSSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MRearbitrate" DIR="I" MPD_INDEX="88" NAME="aPLB_MRearbitrate" SIGNAME="plb_PLB_MRearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MTimeout" DIR="I" MPD_INDEX="89" NAME="aPLB_MTimeout" SIGNAME="plb_PLB_MTimeout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MBusy" DIR="I" MPD_INDEX="90" NAME="aPLB_MBusy" SIGNAME="plb_PLB_MBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MRdErr" DIR="I" MPD_INDEX="91" NAME="aPLB_MRdErr" SIGNAME="plb_PLB_MRdErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MWrErr" DIR="I" MPD_INDEX="92" NAME="aPLB_MWrErr" SIGNAME="plb_PLB_MWrErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MIRQ" DIR="I" MPD_INDEX="93" NAME="aPLB_MIRQ" SIGNAME="plb_PLB_MIRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MWrDAck" DIR="I" MPD_INDEX="94" NAME="aPLB_MWrDAck" SIGNAME="plb_PLB_MWrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="95" MSB="0" NAME="aPLB_MRdDBus" RIGHT="127" SIGNAME="plb_PLB_MRdDBus" VECFORMULA="[0:(C_MPLB0_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="96" MSB="0" NAME="aPLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_PLB_MRdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MRdDAck" DIR="I" MPD_INDEX="97" NAME="aPLB_MRdDAck" SIGNAME="plb_PLB_MRdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MRdBTerm" DIR="I" MPD_INDEX="98" NAME="aPLB_MRdBTerm" SIGNAME="plb_PLB_MRdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_PLB_MWrBTerm" DIR="I" MPD_INDEX="99" NAME="aPLB_MWrBTerm" SIGNAME="plb_PLB_MWrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_request" DIR="O" MPD_INDEX="100" NAME="Ma_request" SIGNAME="plb_M_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_request"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="101" MSB="0" NAME="Ma_priority" RIGHT="1" SIGNAME="plb_M_priority" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_priority"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_busLock" DIR="O" MPD_INDEX="102" NAME="Ma_buslock" SIGNAME="plb_M_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_busLock"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_RNW" DIR="O" MPD_INDEX="103" NAME="Ma_RNW" SIGNAME="plb_M_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_RNW"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="104" MSB="0" NAME="Ma_BE" RIGHT="15" SIGNAME="plb_M_BE" VECFORMULA="[0:((C_MPLB0_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_BE"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="105" MSB="0" NAME="Ma_msize" RIGHT="1" SIGNAME="plb_M_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_MSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_mSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="106" MSB="0" NAME="Ma_size" RIGHT="3" SIGNAME="plb_M_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_size"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="107" MSB="0" NAME="Ma_type" RIGHT="2" SIGNAME="plb_M_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_type"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="108" MSB="0" NAME="Ma_TAttribute" RIGHT="15" SIGNAME="plb_M_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_lockErr" DIR="O" MPD_INDEX="109" NAME="Ma_lockErr" SIGNAME="plb_M_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_lockErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_abort" DIR="O" MPD_INDEX="110" NAME="Ma_abort" SIGNAME="plb_M_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_abort"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="111" MSB="0" NAME="Ma_UABus" RIGHT="31" SIGNAME="plb_M_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="112" MSB="0" NAME="Ma_ABus" RIGHT="31" SIGNAME="plb_M_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="113" MSB="0" NAME="Ma_wrDBus" RIGHT="127" SIGNAME="plb_M_wrDBus" VECFORMULA="[0:(C_MPLB0_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_wrBurst" DIR="O" MPD_INDEX="114" NAME="Ma_wrBurst" SIGNAME="plb_M_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_wrBurst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB0" DEF_SIGNAME="plb_M_rdBurst" DIR="O" MPD_INDEX="115" NAME="Ma_rdBurst" SIGNAME="plb_M_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="M_rdBurst"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="M_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="116" NAME="bMPLB_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="117" NAME="bMPLB_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="118" NAME="bPLB_MAddrAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="119" MSB="0" NAME="bPLB_MSsize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="120" NAME="bPLB_MRearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="121" NAME="bPLB_MTimeout" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="122" NAME="bPLB_MBusy" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="123" NAME="bPLB_MRdErr" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="124" NAME="bPLB_MWrErr" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="125" NAME="bPLB_MIRQ" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="126" NAME="bPLB_MWrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="127" MSB="0" NAME="bPLB_MRdDBus" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPLB1_DWIDTH-1)]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="128" MSB="0" NAME="bPLB_MRdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="129" NAME="bPLB_MRdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="130" NAME="bPLB_MRdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="bPLB_MWrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="132" NAME="Mb_request" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="133" MSB="0" NAME="Mb_priority" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="134" NAME="Mb_buslock" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="135" NAME="Mb_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="136" MSB="0" NAME="Mb_BE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:((C_MPLB1_DWIDTH/8)-1)]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="137" MSB="0" NAME="Mb_msize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="138" MSB="0" NAME="Mb_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="139" MSB="0" NAME="Mb_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="140" MSB="0" NAME="Mb_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="Mb_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="Mb_abort" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="143" MSB="0" NAME="Mb_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="144" MSB="0" NAME="Mb_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="145" MSB="0" NAME="Mb_wrDBus" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:(C_MPLB1_DWIDTH-1)]"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="146" NAME="Mb_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="147" NAME="Mb_rdBurst" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="INT_IF" MPD_INDEX="158" NAME="I_GTX1_INT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="INT_IF" MPD_INDEX="159" NAME="O_GTX0_INT" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="INT_IF" MPD_INDEX="160" NAME="O_GTX1_INT" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="CONF_IF" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="O_GTX_TILE_STATUS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="CONF_IF" LEFT="31" LSB="0" MPD_INDEX="162" MSB="31" NAME="I_GTX_TILE_CONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="CONF_IF" LEFT="0" LSB="31" MPD_INDEX="163" MSB="0" NAME="Sla_remote_base_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="CONF_IF" LEFT="0" LSB="31" MPD_INDEX="164" MSB="0" NAME="Slb_remote_base_addr" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="TEST_IF" LEFT="63" LSB="0" MPD_INDEX="165" MSB="63" NAME="o_csp1_tx_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="O" IOS="TEST_IF" MPD_INDEX="166" NAME="o_csp1_tx_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="TEST_IF" LEFT="63" LSB="0" MPD_INDEX="167" MSB="63" NAME="o_csp1_rx_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="O" IOS="TEST_IF" MPD_INDEX="168" NAME="o_csp1_rx_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="TEST_IF" LEFT="63" LSB="0" MPD_INDEX="169" MSB="63" NAME="o_csp2_tx_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="O" IOS="TEST_IF" MPD_INDEX="170" NAME="o_csp2_tx_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="TEST_IF" LEFT="63" LSB="0" MPD_INDEX="171" MSB="63" NAME="o_csp2_rx_data" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT DIR="O" IOS="TEST_IF" MPD_INDEX="172" NAME="o_csp2_rx_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" MPD_INDEX="0" NAME="SPLB0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="aSPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="aSPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sla_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" MPD_INDEX="1" NAME="SPLB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="bSPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="bSPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Slb_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="MPLB0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="aMPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="aMPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MSsize"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="aPLB_MWrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_request"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_priority"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_buslock"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_msize"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_size"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_type"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_abort"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="Ma_rdBurst"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" MPD_INDEX="3" NAME="MPLB1" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="bMPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="bMPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MSsize"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="bPLB_MWrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_request"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_priority"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_buslock"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_BE"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_msize"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_size"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_type"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_abort"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="Mb_rdBurst"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="GTX0_IF">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="I_GTX0_RX_P"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX0_RX_N"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX0_TX_P"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX0_TX_N"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="GTX1_IF">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="I_GTX1_RX_P"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX1_RX_N"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX1_TX_P"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX1_TX_N"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="INT_IF">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="I_GTX0_INT"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX1_INT"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX0_INT"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX1_INT"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="3" NAME="CONF_IF">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="O_GTX_TILE_STATUS"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX_TILE_CONTROL"/>
            <PORTMAP DIR="I" PHYSICAL="Sla_remote_base_addr"/>
            <PORTMAP DIR="I" PHYSICAL="Slb_remote_base_addr"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="4" NAME="TEST_IF">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="o_csp1_tx_data"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp1_tx_clk"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp1_rx_data"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp1_rx_clk"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp2_tx_data"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp2_tx_clk"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp2_rx_data"/>
            <PORTMAP DIR="O" PHYSICAL="o_csp2_rx_clk"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="MEMORY" MINSIZE="0x200" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="MEMORY" MINSIZE="0x200" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="led_inst" IPTYPE="PERIPHERAL" MHS_INDEX="14" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00001000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x000013FF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="0" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="3" SIGNAME="fp_led" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="3" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="3" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="0" LSB="3" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="3" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4096" BASENAME="C_BASEADDR" BASEVALUE="0x00001000" HIGHDECIMAL="5119" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000013FF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="1024" SIZEABRV="1K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="jmp_inst" IPTYPE="PERIPHERAL" MHS_INDEX="15" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00001400">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x000017FF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" LEFT="0" LSB="2" MHS_INDEX="0" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="2" SIGNAME="jmp" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="2" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="2" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="2" SIGNAME="__NOC__" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="5120" BASENAME="C_BASEADDR" BASEVALUE="0x00001400" HIGHDECIMAL="6143" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000017FF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="1024" SIZEABRV="1K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="plb46_to_fastlink_mmap_inst" IPTYPE="PERIPHERAL" MHS_INDEX="16" MODCLASS="PERIPHERAL" MODTYPE="plb46_to_fastlink_mmap">
      <DESCRIPTION TYPE="SHORT">PLB46_TO_FASTLINK_MMAP</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/pcores/plb46_to_fastlink_mmap_v1_00_a/doc/plb46_to_fastlink_mmap.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00020000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00023FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="C_MEM0_BASEADDR" TYPE="std_logic_vector" VALUE="0x00010000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="14" NAME="C_MEM0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0001ffff"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="44" NAME="i_update" SIGNAME="BUNCH_TRAIN_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="BUNCH_TRAIN_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="45" NAME="o_fl_clk_p" SIGNAME="FL_CLK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_CLK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="46" NAME="o_fl_clk_n" SIGNAME="FL_CLK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_CLK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="47" NAME="i_fl_idle_p" SIGNAME="FL_IDLE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_IDLE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="48" NAME="i_fl_idle_n" SIGNAME="FL_IDLE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_IDLE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="49" NAME="o_fl_sdo_p" SIGNAME="FL_SDO_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_SDO_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="50" NAME="o_fl_sdo_n" SIGNAME="FL_SDO_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_SDO_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="51" NAME="i_fl_sdi_p" SIGNAME="FL_SDI_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_SDI_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="52" NAME="i_fl_sdi_n" SIGNAME="FL_SDI_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="FL_SDI_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="42" MSB="127" NAME="debug" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[127:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="43" MSB="3" NAME="o_int" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="131072" BASENAME="C_BASEADDR" BASEVALUE="0x00020000" HIGHDECIMAL="147455" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00023FFF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="16384" SIZEABRV="16K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="65536" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00010000" HIGHDECIMAL="131071" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x0001ffff" IS_LOCKED="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="plb46_to_iic_mmap_inst" IPTYPE="PERIPHERAL" MHS_INDEX="17" MODCLASS="PERIPHERAL" MODTYPE="plb46_to_iic_mmap">
      <DESCRIPTION TYPE="SHORT">PLB46_TO_IIC_MMAP</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/pcores/plb46_to_iic_mmap_v1_00_a/doc/plb46_to_iic_mmap.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00050000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0005ffff"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="13" NAME="C_MEM0_BASEADDR" TYPE="std_logic_vector" VALUE="0x00040000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="14" NAME="C_MEM0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0004ffff"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="45" NAME="o_i2c_scl_tx" SIGNAME="BPM_BP_I2C_SCL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_BP_I2C_SCL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="47" NAME="o_i2c_sda_tx" SIGNAME="BPM_BP_I2C_SDA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_BP_I2C_SDA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="48" NAME="i_i2c_sda_rx" SIGNAME="BP_BPM_I2C_SDA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BP_BPM_I2C_SDA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="46" NAME="i_i2c_scl_rx" SIGNAME="BP_BPM_I2C_SCL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BP_BPM_I2C_SCL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="44" NAME="i_update" SIGNAME="BUNCH_TRAIN_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="BUNCH_TRAIN_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="42" MSB="127" NAME="debug" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[127:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="43" MSB="3" NAME="o_int" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="327680" BASENAME="C_BASEADDR" BASEVALUE="0x00050000" HIGHDECIMAL="393215" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0005ffff" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="262144" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00040000" HIGHDECIMAL="327679" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x0004ffff" IS_LOCKED="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="sys_init_inst" IPTYPE="PERIPHERAL" MHS_INDEX="18" MODCLASS="PERIPHERAL" MODTYPE="sys_init">
      <DESCRIPTION TYPE="SHORT">sys_init</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/pcores/sys_init_v1_00_a/doc/sys_init.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00030000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x000300FF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="13" NAME="C_MEM0_BASEADDR" TYPE="std_logic_vector" VALUE="0x00038000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="14" NAME="C_MEM0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00039FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="43" NAME="o_int" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="sys_init_inst_o_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intc_inst" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="42" MSB="127" NAME="debug" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[127:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="196608" BASENAME="C_BASEADDR" BASEVALUE="0x00030000" HIGHDECIMAL="196863" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000300FF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="229376" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00038000" HIGHDECIMAL="237567" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x00039FFF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" SIZE="8192" SIZEABRV="8K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="intc_inst" INTC_INDEX="0" PRIORITY="1"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="meas_bram_inst" IPTYPE="PERIPHERAL" MHS_INDEX="19" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x10000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="meas_inst_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="125000000" DEF_SIGNAME="meas_inst_PORTA_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="meas_inst_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="meas_inst_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="3" SIGNAME="meas_inst_PORTA_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_WEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="meas_inst_PORTA_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="31" SIGNAME="meas_inst_PORTA_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="31" SIGNAME="meas_inst_PORTA_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_cntlr_inst" PORT="BRAM_Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_WE-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_AWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="meas_inst_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="meas_bram_cntlr_inst" IPTYPE="PERIPHERAL" MHS_INDEX="20" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">XPS BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_bram_if_cntlr;v=v1_00_b;d=xps_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00070000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0007FFFF">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="REQUIRE" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_SPLB_NUM_MASTERS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="integer" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:C_SPLB_MID_WIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:(C_SPLB_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Rst" DIR="O" MPD_INDEX="42" NAME="BRAM_Rst" SIGNAME="meas_inst_PORTA_BRAM_Rst">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" CLKFREQUENCY="125000000" DEF_SIGNAME="meas_inst_PORTA_BRAM_Clk" DIR="O" MPD_INDEX="43" NAME="BRAM_Clk" SIGNAME="meas_inst_PORTA_BRAM_Clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_EN" DIR="O" MPD_INDEX="44" NAME="BRAM_EN" SIGNAME="meas_inst_PORTA_BRAM_EN">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="45" MSB="0" NAME="BRAM_WEN" RIGHT="3" SIGNAME="meas_inst_PORTA_BRAM_WEN" VECFORMULA="[0:(C_SPLB_NATIVE_DWIDTH/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="BRAM_Addr" RIGHT="31" SIGNAME="meas_inst_PORTA_BRAM_Addr" VECFORMULA="[0:C_SPLB_AWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="BRAM_Din" RIGHT="31" SIGNAME="meas_inst_PORTA_BRAM_Din" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="PORTA" DEF_SIGNAME="meas_inst_PORTA_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="BRAM_Dout" RIGHT="31" SIGNAME="meas_inst_PORTA_BRAM_Dout" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[PORTA]" INSTANCE="meas_bram_inst" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="meas_inst_PORTA" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="458752" BASENAME="C_BASEADDR" BASEVALUE="0x00070000" HIGHDECIMAL="524287" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0007FFFF" IS_CACHEABLE="TRUE" IS_LOCKED="TRUE" MEMTYPE="MEMORY" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="bpm_cav_exfel_inst" IPTYPE="PERIPHERAL" MHS_INDEX="21" MODCLASS="PERIPHERAL" MODTYPE="bpm_cav_exfel">
      <DESCRIPTION TYPE="SHORT">bpm_cav_exfel</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">6 ADC channels each 16 bit wide used for position calculation</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/GPAC/Board/GPAC2_1/BPM_FPGA/EXFEL_IBFB_CAV/pcores/bpm_cav_exfel_v1_00_a/doc/bpm_cav_exfel.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00060000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0006FFFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="13" NAME="C_MEM0_BASEADDR" TYPE="std_logic_vector" VALUE="0x00100000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="14" NAME="C_MEM0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x001FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="42" NAME="ADC_HCK_P" SIGNAME="ADC_HCK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_HCK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="43" NAME="ADC_HCK_N" SIGNAME="ADC_HCK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_HCK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="44" NAME="ADC_TRIG_BP_P" SIGNAME="ADC_TRIG_BP_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_TRIG_BP_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="45" NAME="ADC_TRIG_BP_N" SIGNAME="ADC_TRIG_BP_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_TRIG_BP_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="46" NAME="ADC_TRIG_PB_P" SIGNAME="ADC_TRIG_PB_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_TRIG_PB_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="47" NAME="ADC_TRIG_PB_N" SIGNAME="ADC_TRIG_PB_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_TRIG_PB_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="48" NAME="ADC_TRIG_SYS_P" SIGNAME="ADC_TRIG_SYS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_TRIG_SYS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="49" NAME="ADC_TRIG_SYS_N" SIGNAME="ADC_TRIG_SYS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_TRIG_SYS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="50" NAME="ADC_0_CK_P" SIGNAME="ADC_0_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_0_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="51" NAME="ADC_0_CK_N" SIGNAME="ADC_0_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_0_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="10" MPD_INDEX="52" MSB="15" NAME="ADC_0_D_P" RIGHT="0" SIGNAME="ADC_0_D_P" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_0_D_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="11" MPD_INDEX="53" MSB="15" NAME="ADC_0_D_N" RIGHT="0" SIGNAME="ADC_0_D_N" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_0_D_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="54" NAME="ADC_1_CK_P" SIGNAME="ADC_1_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_1_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="55" NAME="ADC_1_CK_N" SIGNAME="ADC_1_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_1_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="14" MPD_INDEX="56" MSB="15" NAME="ADC_1_D_P" RIGHT="0" SIGNAME="ADC_1_D_P" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_1_D_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="15" MPD_INDEX="57" MSB="15" NAME="ADC_1_D_N" RIGHT="0" SIGNAME="ADC_1_D_N" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_1_D_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="58" NAME="ADC_2_CK_P" SIGNAME="ADC_2_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_2_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="59" NAME="ADC_2_CK_N" SIGNAME="ADC_2_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_2_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="18" MPD_INDEX="60" MSB="15" NAME="ADC_2_D_P" RIGHT="0" SIGNAME="ADC_2_D_P" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_2_D_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="19" MPD_INDEX="61" MSB="15" NAME="ADC_2_D_N" RIGHT="0" SIGNAME="ADC_2_D_N" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_2_D_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="62" NAME="ADC_3_CK_P" SIGNAME="ADC_3_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_3_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="63" NAME="ADC_3_CK_N" SIGNAME="ADC_3_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_3_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="22" MPD_INDEX="64" MSB="15" NAME="ADC_3_D_P" RIGHT="0" SIGNAME="ADC_3_D_P" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_3_D_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="23" MPD_INDEX="65" MSB="15" NAME="ADC_3_D_N" RIGHT="0" SIGNAME="ADC_3_D_N" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_3_D_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="66" NAME="ADC_4_CK_P" SIGNAME="ADC_4_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_4_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="67" NAME="ADC_4_CK_N" SIGNAME="ADC_4_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_4_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="26" MPD_INDEX="68" MSB="15" NAME="ADC_4_D_P" RIGHT="0" SIGNAME="ADC_4_D_P" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_4_D_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="27" MPD_INDEX="69" MSB="15" NAME="ADC_4_D_N" RIGHT="0" SIGNAME="ADC_4_D_N" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_4_D_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="70" NAME="ADC_5_CK_P" SIGNAME="ADC_5_CK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_5_CK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="71" NAME="ADC_5_CK_N" SIGNAME="ADC_5_CK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_5_CK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="30" MPD_INDEX="72" MSB="15" NAME="ADC_5_D_P" RIGHT="0" SIGNAME="ADC_5_D_P" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_5_D_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="15" LSB="0" MHS_INDEX="31" MPD_INDEX="73" MSB="15" NAME="ADC_5_D_N" RIGHT="0" SIGNAME="ADC_5_D_N" VECFORMULA="[15:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="ADC_5_D_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="32" MPD_INDEX="76" NAME="o_adc_rst" SIGNAME="adc_rst">
          <CONNECTIONS/>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="33" MPD_INDEX="77" NAME="o_adc_clk" SIGNAME="adc_clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="34" MPD_INDEX="78" NAME="o_adc_bunch_train_trig" SIGNAME="adc_bunch_train_trig">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_bunch_train_trig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="35" MPD_INDEX="79" NAME="o_adc_q_new" SIGNAME="adc_q_new">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="36" MPD_INDEX="80" NAME="o_adc_q_valid" SIGNAME="adc_q_valid">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="37" MPD_INDEX="81" MSB="31" NAME="o_adc_q" RIGHT="0" SIGNAME="adc_q" VECFORMULA="[31:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="38" MPD_INDEX="82" NAME="o_adc_x_new" SIGNAME="adc_x_new">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_x_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="39" MPD_INDEX="83" NAME="o_adc_x_valid" SIGNAME="adc_x_valid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_x_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="40" MPD_INDEX="84" MSB="31" NAME="o_adc_x" RIGHT="0" SIGNAME="adc_x" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="41" MPD_INDEX="85" NAME="o_adc_y_new" SIGNAME="adc_y_new">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_y_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="42" MPD_INDEX="86" NAME="o_adc_y_valid" SIGNAME="adc_y_valid">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_y_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="43" MPD_INDEX="87" MSB="31" NAME="o_adc_y" RIGHT="0" SIGNAME="adc_y" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CAV_BPM]" INSTANCE="ibfb_bpm_router_0" PORT="i_adc_y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="44" MPD_INDEX="74" NAME="BUNCH_TRAIN_DONE" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="BUNCH_TRAIN_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_JMP"/>
            <CONNECTION INSTANCE="intc_inst" PORT="Intr"/>
            <CONNECTION BUSINTERFACE="[INT_IF]" INSTANCE="gpac_plbovergtx_inst" PORT="I_GTX0_INT"/>
            <CONNECTION INSTANCE="plb46_to_fastlink_mmap_inst" PORT="i_update"/>
            <CONNECTION INSTANCE="plb46_to_iic_mmap_inst" PORT="i_update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="45" MPD_INDEX="75" NAME="o_adc_mps_b" SIGNAME="BPM_BP_MSP_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_BP_MSP_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="46" MPD_INDEX="88" NAME="debug_clk" SIGNAME="debug_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_ila_inst" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="127" LSB="0" MHS_INDEX="47" MPD_INDEX="89" MSB="127" NAME="debug" RIGHT="0" SIGNAME="debug" VECFORMULA="[127:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_ila_inst" PORT="TRIG0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="393216" BASENAME="C_BASEADDR" BASEVALUE="0x00060000" HIGHDECIMAL="458751" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0006FFFF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1048576" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00100000" HIGHDECIMAL="2097151" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x001FFFFF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" SIZE="1048576" SIZEABRV="1M">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="intc_inst" INTC_INDEX="0" PRIORITY="2"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="1.06.a" INSTANCE="chipscope_icon_inst" IPTYPE="PERIPHERAL" MHS_INDEX="22" MODCLASS="IP" MODTYPE="chipscope_icon">
      <DESCRIPTION TYPE="SHORT">Chipscope Integrated Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The Chipscope ICON core provides a communication path between the FPGA Boundary Scan port and the other Chipscope Cores OPB IBA, PLB IBA, VIO, and the ILA.'</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="string" VALUE="5vfx70t">
          <DESCRIPTION>Device Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="string" VALUE="ff1136">
          <DESCRIPTION>Package Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="string" VALUE="-2">
          <DESCRIPTION>Speed Grade Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="C_NUM_CONTROL_PORTS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of Control Ports </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_SYSTEM_CONTAINS_MDM" TYPE="integer" VALUE="0">
          <DESCRIPTION>System Contains MDM Peripheral or Not </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_FORCE_BSCAN_USER_PORT" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use a specific BSCAN user port</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="35" LSB="0" MHS_INDEX="0" MPD_INDEX="0" MSB="35" NAME="control0" RIGHT="0" SIGNAME="chipscope_icon_inst_control0" VECFORMULA="[35:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_iba_inst" PORT="chipscope_icon_control"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="35" LSB="0" MHS_INDEX="1" MPD_INDEX="1" MSB="35" NAME="control1" RIGHT="0" SIGNAME="chipscope_icon_inst_control1" VECFORMULA="[35:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_ila_inst" PORT="CHIPSCOPE_ILA_CONTROL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="35" LSB="0" MHS_INDEX="2" MPD_INDEX="2" MSB="35" NAME="control2" RIGHT="0" SIGNAME="chipscope_icon_inst_control2" VECFORMULA="[35:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_ila_bpmr" PORT="CHIPSCOPE_ILA_CONTROL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="3" MSB="35" NAME="control3" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="4" MSB="35" NAME="control4" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="5" MSB="35" NAME="control5" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="6" MSB="35" NAME="control6" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="7" MSB="35" NAME="control7" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="8" MSB="35" NAME="control8" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="9" MSB="35" NAME="control9" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="10" MSB="35" NAME="control10" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="11" MSB="35" NAME="control11" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="12" MSB="35" NAME="control12" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="13" MSB="35" NAME="control13" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="14" MSB="35" NAME="control14" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="35" LSB="0" MPD_INDEX="15" MSB="35" NAME="control15" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[35:0]"/>
        <PORT DEF_SIGNAME="bscan_tdi" DIR="I" MPD_INDEX="16" NAME="tdi_in" SIGNAME="bscan_tdi">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_reset" DIR="I" MPD_INDEX="17" NAME="reset_in" SIGNAME="bscan_reset">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_shift" DIR="I" MPD_INDEX="18" NAME="shift_in" SIGNAME="bscan_shift">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_update" DIR="I" MPD_INDEX="19" NAME="update_in" SIGNAME="bscan_update">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_sel1" DIR="I" MPD_INDEX="20" NAME="sel_in" SIGNAME="bscan_sel1">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_drck1" DIR="I" MPD_INDEX="21" NAME="drck_in" SIGNAME="bscan_drck1">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_capture" DIR="I" MPD_INDEX="22" NAME="capture_in" SIGNAME="bscan_capture">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="bscan_tdo1" DIR="O" MPD_INDEX="23" NAME="tdo_out" SIGNAME="bscan_tdo1">
          <CONNECTIONS/>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="chipscope_iba_inst" IPTYPE="PERIPHERAL" MHS_INDEX="23" MODCLASS="PERIPHERAL" MODTYPE="chipscope_plbv46_iba">
      <DESCRIPTION TYPE="SHORT">Chipscope PLBv46 Integrated Bus Analyzer (IBA)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Chipscope PLBv46 Bus Analyzer</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_iba_v1_03_a/doc/chipscope_plbv46_iba.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="string" VALUE="5vfx70t">
          <DESCRIPTION>Device Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="string" VALUE="ff1136">
          <DESCRIPTION>Package Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="string" VALUE="-2">
          <DESCRIPTION>Speed Grade Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_PLBV46_NUM_MASTERS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_PLBV46_NUM_SLAVES" TYPE="integer" VALUE="13">
          <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_PLBV46_MID_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_PLBV46_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_PLBV46_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_NUM_DATA_SAMPLES" TYPE="integer" VALUE="1024">
          <DESCRIPTION>State storage depth</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="10" NAME="C_MAX_SEQUENCER_LEVELS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Maximum sequence levels</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_ENABLE_STORAGE_QUALIFICATION" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable State storage qualification</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_ENABLE_TRIGGER_OUT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable driving port iba_trig_out</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="13" NAME="C_USE_MU_1A_RST_ERR_STAT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing system reset and system error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_USE_MU_1B_MSTR_RST_ERR_STAT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing master error, IRQ and timeout signals </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_USE_MU_1C_TRIG_IN" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable input trigger port</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_MU_1_TRIG_IN_WIDTH" TYPE="integer" VALUE="1">
          <DESCRIPTION>Trigger input port width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_MU_1_TYPE_TRIG_RST_ERR_STAT" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_MU_1_CNT_W_TRIG_RST_ERR_STAT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_MU_1_EN_STORE_TRIG_RST_ERR_STAT" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_USE_MU_2A_STD_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing bus status and control signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="21" NAME="C_USE_MU_2B_SIZE_BE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing size, type, byte enable and master ID signals </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="22" NAME="C_USE_MU_2C_TATTR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing the transfer attribute bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_MU_2_NUM_GRP_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of match units</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_MU_2_TYPE_GRP_CTL" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_MU_2_CNT_W_GRP_CTL" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_MU_2_EN_STORE_GRP_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal Storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_USE_MU_3A_ABUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing the PLB address bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_USE_MU_3B_UABUS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing the PLB upper address bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_MU_3_TYPE_ADDR" TYPE="string" VALUE="range with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_MU_3_CNT_W_ADDR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_MU_3_EN_STORE_ADDR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="32" NAME="C_USE_MU_4_WR_DBUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing the write data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_MU_4_TYPE_WR_DBUS" TYPE="string" VALUE="extended with edges">
          <DESCRIPTION>Match unit type for the write data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_MU_4_CNT_W_WR_DBUS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width for the write data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_MU_4_EN_STORE_WR_DBUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled for the write data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="36" NAME="C_USE_MU_5_RD_DBUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing the read data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_MU_5_TYPE_RD_DBUS" TYPE="string" VALUE="extended with edges">
          <DESCRIPTION>Match type for the read data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_MU_5_CNT_W_RD_DBUS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width for the read data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_MU_5_EN_STORE_RD_DBUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled for the read data bus</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="40" NAME="C_USE_MU_6A_SLV_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing the slave status and control signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="41" NAME="C_USE_MU_6B_SLV_SZ_WADDR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing the write word address and data bus size signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_MU_6_NUM_SLV_CTL_BUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of match units</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_MU_6_TYPE_SLV_CTL_BUS" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_MU_6_CNT_W_SLV_CTL_BUS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_MU_6_EN_STORE_SLV_CTL_BUS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal Storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_USE_MU_7_SLV_BSY" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing slave busy signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_MU_7_TYPE_SLV_BSY" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_MU_7_CNT_W_SLV_BSY" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_MU_7_EN_STORE_SLV_BSY" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal Storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_USE_MU_8_SLV_RD_ERR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing slave read error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_MU_8_TYPE_SLV_RD_ERR" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type for the slave read error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_MU_8_CNT_W_SLV_RD_ERR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width for the slave read error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_MU_8_EN_STORE_SLV_RD_ERR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled for the read error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_USE_MU_9_SLV_WR_ERR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing slave write error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_MU_9_TYPE_SLV_WR_ERR" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match type for the write error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_MU_9_CNT_W_SLV_WR_ERR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width for the write error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_MU_9_EN_STORE_SLV_WR_ERR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled for the write error signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_USE_MU_10_ARB_CTL" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing master arbitration signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_MU_10_TYPE_ARB_CTL" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_MU_10_CNT_W_ARB_CTL" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_MU_10_EN_STORE_ARB_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal Storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="62" NAME="C_USE_MU_11_MSTR_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable probing master status and control signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_MU_11_NUM_MSTR_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of match units</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_MU_11_TYPE_MSTR_CTL" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_MU_11_CNT_W_MSTR_CTL" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_MU_11_EN_STORE_MSTR_CTL" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_USE_MU_12_MSTR_SZ" TYPE="integer" VALUE="0">
          <DESCRIPTION>Probe signals size and type signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="68" NAME="C_MU_12_TYPE_MSTR_SZ" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_MU_12_CNT_W_MSTR_SZ" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_MU_12_EN_STORE_MSTR_SZ" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_USE_MU_13_MSTR_BE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable probing master byte enable signals</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_MU_13_TYPE_MSTR_BE" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match unit type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_MU_13_CNT_W_MSTR_BE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match occurance counter width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_MU_13_EN_STORE_MSTR_BE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Signal storing enabled</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="35" LSB="0" MHS_INDEX="0" MPD_INDEX="0" MSB="35" NAME="chipscope_icon_control" RIGHT="0" SIGNAME="chipscope_icon_inst_control0" VECFORMULA="[35:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_icon_inst" PORT="control0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="1" NAME="iba_trig_out" SIGNAME="__NOC__"/>
        <PORT BUS="MON_PLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="2" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="3" NAME="iba_trig_in" SIGNAME="__NOC__" VECFORMULA="[0:(C_MU_1_TRIG_IN_WIDTH)-1]"/>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_Rst" DIR="I" MPD_INDEX="4" NAME="PLB_Rst" SIGNAME="plb_PLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Bus_Error_Det" DIR="I" MPD_INDEX="5" NAME="Bus_Error_Det" SIGNAME="plb_Bus_Error_Det">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="6" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="7" MSB="0" NAME="PLB_MRdErr" RIGHT="1" SIGNAME="plb_PLB_MRdErr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_MWrErr" RIGHT="1" SIGNAME="plb_PLB_MWrErr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MIRQ" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="9" MSB="0" NAME="PLB_MIRQ" RIGHT="1" SIGNAME="plb_PLB_MIRQ" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MTimeout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="10" MSB="0" NAME="PLB_MTimeout" RIGHT="1" SIGNAME="plb_PLB_MTimeout" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MTimeout"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="11" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="12" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="13" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="14" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_Swait" DIR="I" MPD_INDEX="15" NAME="PLB_Swait" SIGNAME="plb_PLB_Swait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_Swait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SaddrAck" DIR="I" MPD_INDEX="16" NAME="PLB_SaddrAck" SIGNAME="plb_PLB_SaddrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SaddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_Srearbitrate" DIR="I" MPD_INDEX="17" NAME="PLB_Srearbitrate" SIGNAME="plb_PLB_Srearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_Srearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="18" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SwrDAck" DIR="I" MPD_INDEX="19" NAME="PLB_SwrDAck" SIGNAME="plb_PLB_SwrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SwrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SwrComp" DIR="I" MPD_INDEX="20" NAME="PLB_SwrComp" SIGNAME="plb_PLB_SwrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SwrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SwrBTerm" DIR="I" MPD_INDEX="21" NAME="PLB_SwrBTerm" SIGNAME="plb_PLB_SwrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SwrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="22" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SrdDAck" DIR="I" MPD_INDEX="23" NAME="PLB_SrdDAck" SIGNAME="plb_PLB_SrdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SrdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SrdComp" DIR="I" MPD_INDEX="24" NAME="PLB_SrdComp" SIGNAME="plb_PLB_SrdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SrdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SrdBTerm" DIR="I" MPD_INDEX="25" NAME="PLB_SrdBTerm" SIGNAME="plb_PLB_SrdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SrdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="26" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="27" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:4-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="28" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:3-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="29" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:2-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="30" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_PLBV46_MID_WIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="31" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_PLBV46_DWIDTH)/8)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="32" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:16-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="33" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:32-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="34" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:32-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="35" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_SrdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="36" MSB="0" NAME="PLB_SrdDBus" RIGHT="127" SIGNAME="plb_PLB_SrdDBus" VECFORMULA="[0:(C_PLBV46_DWIDTH)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SrdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="37" MSB="0" NAME="PLB_rdPrim" RIGHT="12" SIGNAME="plb_PLB_rdPrim" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="38" MSB="0" NAME="PLB_wrPrim" RIGHT="12" SIGNAME="plb_PLB_wrPrim" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_AddrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="39" MSB="0" NAME="Sl_AddrAck" RIGHT="12" SIGNAME="plb_Sl_AddrAck" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_addrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_Rearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="40" MSB="0" NAME="Sl_Rearbitrate" RIGHT="12" SIGNAME="plb_Sl_Rearbitrate" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_wait" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="41" MSB="0" NAME="Sl_wait" RIGHT="12" SIGNAME="plb_Sl_wait" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="42" MSB="0" NAME="Sl_rdBTerm" RIGHT="12" SIGNAME="plb_Sl_rdBTerm" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="43" MSB="0" NAME="Sl_rdComp" RIGHT="12" SIGNAME="plb_Sl_rdComp" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="44" MSB="0" NAME="Sl_rdDAck" RIGHT="12" SIGNAME="plb_Sl_rdDAck" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="45" MSB="0" NAME="Sl_wrBTerm" RIGHT="12" SIGNAME="plb_Sl_wrBTerm" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="46" MSB="0" NAME="Sl_wrComp" RIGHT="12" SIGNAME="plb_Sl_wrComp" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="12" MPD_INDEX="47" MSB="0" NAME="Sl_wrDAck" RIGHT="12" SIGNAME="plb_Sl_wrDAck" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="51" MPD_INDEX="48" MSB="0" NAME="Sl_rdWdAddr" RIGHT="51" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:((C_PLBV46_NUM_SLAVES)*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_SSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="49" MSB="0" NAME="Sl_SSize" RIGHT="25" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:((C_PLBV46_NUM_SLAVES)*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="50" MSB="0" NAME="Sl_MBusy" RIGHT="25" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:((C_PLBV46_NUM_SLAVES)*(C_PLBV46_NUM_MASTERS))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="51" MSB="0" NAME="Sl_MRdErr" RIGHT="25" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:((C_PLBV46_NUM_SLAVES)*(C_PLBV46_NUM_MASTERS))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="25" MPD_INDEX="52" MSB="0" NAME="Sl_MWrErr" RIGHT="25" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:((C_PLBV46_NUM_SLAVES)*(C_PLBV46_NUM_MASTERS))-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="version_date_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="intc_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bram_cntlr_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="uart_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="led_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="jmp_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_fastlink_mmap_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="plb46_to_iic_mmap_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="sys_init_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="meas_bram_cntlr_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="bpm_cav_exfel_inst" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="ibfb_bpm_router_0" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[SPLB]" INSTANCE="gpac_eeprom_0" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_request" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="53" MSB="0" NAME="M_request" RIGHT="1" SIGNAME="plb_M_request" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBREQUEST"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_priority" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="54" MSB="0" NAME="M_priority" RIGHT="3" SIGNAME="plb_M_priority" VECFORMULA="[0:((C_PLBV46_NUM_MASTERS)*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBPRIORITY"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_priority"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_busLock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="55" MSB="0" NAME="M_busLock" RIGHT="1" SIGNAME="plb_M_busLock" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBBUSLOCK"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_buslock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_abort" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="56" MSB="0" NAME="M_abort" RIGHT="1" SIGNAME="plb_M_abort" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBABORT"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="57" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:2-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_lockErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="58" MSB="0" NAME="M_lockErr" RIGHT="1" SIGNAME="plb_M_lockErr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBLOCKERR"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_rdBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="59" MSB="0" NAME="M_rdBurst" RIGHT="1" SIGNAME="plb_M_rdBurst" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBRDBURST"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_wrBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="60" MSB="0" NAME="M_wrBurst" RIGHT="1" SIGNAME="plb_M_wrBurst" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBWRBURST"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_RNW" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="61" MSB="0" NAME="M_RNW" RIGHT="1" SIGNAME="plb_M_RNW" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBRNW"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="62" MSB="0" NAME="PLB_MBusy" RIGHT="1" SIGNAME="plb_PLB_MBusy" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MAddrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="63" MSB="0" NAME="PLB_MAddrAck" RIGHT="1" SIGNAME="plb_PLB_MAddrAck" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MAddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MRdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="64" MSB="0" NAME="PLB_MRdBTerm" RIGHT="1" SIGNAME="plb_PLB_MRdBTerm" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MRdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="65" MSB="0" NAME="PLB_MRdDAck" RIGHT="1" SIGNAME="plb_PLB_MRdDAck" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MRearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="66" MSB="0" NAME="PLB_MRearbitrate" RIGHT="1" SIGNAME="plb_PLB_MRearbitrate" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MRearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MWrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="67" MSB="0" NAME="PLB_MWrBTerm" RIGHT="1" SIGNAME="plb_PLB_MWrBTerm" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MWrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_MWrDAck" RIGHT="1" SIGNAME="plb_PLB_MWrDAck" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MWrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_mSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="69" MSB="0" NAME="M_mSize" RIGHT="3" SIGNAME="plb_M_mSize" VECFORMULA="[0:((C_PLBV46_NUM_MASTERS)*2)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBMSIZE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_msize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="70" MSB="0" NAME="M_size" RIGHT="7" SIGNAME="plb_M_size" VECFORMULA="[0:((C_PLBV46_NUM_MASTERS)*4)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBSIZE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="71" MSB="0" NAME="PLB_MSSize" RIGHT="3" SIGNAME="plb_PLB_MSSize" VECFORMULA="[0:((C_PLBV46_NUM_MASTERS)*2)-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="72" MSB="0" NAME="M_type" RIGHT="5" SIGNAME="plb_M_type" VECFORMULA="[0:((C_PLBV46_NUM_MASTERS)*3)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBTYPE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MON_PLB" DEF_SIGNAME="plb_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="73" MSB="0" NAME="M_BE" RIGHT="31" SIGNAME="plb_M_BE" VECFORMULA="[0:((C_PLBV46_NUM_MASTERS)*(C_PLBV46_DWIDTH)/8)-1]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MPLB]" INSTANCE="ppc440_inst" PORT="PPCMPLBBE"/>
            <CONNECTION BUSINTERFACE="[MPLB0]" INSTANCE="gpac_plbovergtx_inst" PORT="Ma_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MON_PLB" TYPE="MONITOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="Bus_Error_Det"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_Swait"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SaddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_Srearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SwrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SwrComp"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SwrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SrdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SrdComp"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SrdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SrdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_AddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_Rearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="M_request"/>
            <PORTMAP DIR="I" PHYSICAL="M_priority"/>
            <PORTMAP DIR="I" PHYSICAL="M_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="M_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="M_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="M_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="M_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="M_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="M_mSize"/>
            <PORTMAP DIR="I" PHYSICAL="M_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="M_type"/>
            <PORTMAP DIR="I" PHYSICAL="M_BE"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.05.a" INSTANCE="chipscope_ila_inst" IPTYPE="PERIPHERAL" MHS_INDEX="24" MODCLASS="IP" MODTYPE="chipscope_ila">
      <DESCRIPTION TYPE="SHORT">Chipscope Integrated Logic Analyzer (ILA)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The Chipscope Integrated Logic Analyzer (ILA) core is used to monitor internal FPGA signals in real time.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="string" VALUE="5vfx70t">
          <DESCRIPTION>Device Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="string" VALUE="ff1136">
          <DESCRIPTION>Package Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="string" VALUE="-2">
          <DESCRIPTION>Speed Grade Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="C_NUM_DATA_SAMPLES" TYPE="integer" VALUE="1024">
          <DESCRIPTION>Number of Data Samples Captured Per Trigger Match </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_DATA_SAME_AS_TRIGGER" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use The ILA Trigger Signal As The ILA Data Signal </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DATA_IN_WIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Width of ILA Data Input Signal </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_ENABLE_TRIGGER_OUT" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable The Trigger Out Signal "trig_out" </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_DISABLE_RPM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Disable RPM Placement Infomation in Netlist </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_RISING_CLOCK_EDGE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Trigger on Rising Clock Edge </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_MAX_SEQUENCER_LEVELS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Maximum Number of Levels supported by the Trigger Sequencer </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_ENABLE_STORAGE_QUALIFICATION" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Storage Qualification for ILA storage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_TRIG0_UNITS" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="C_TRIG0_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_TRIG0_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_TRIG0_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_TRIG1_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_TRIG1_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_TRIG1_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_TRIG1_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_TRIG2_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_TRIG2_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="22" NAME="C_TRIG2_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_TRIG2_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_TRIG3_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_TRIG3_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_TRIG3_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_TRIG3_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_TRIG4_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_TRIG4_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_TRIG4_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_TRIG4_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_TRIG5_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_TRIG5_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_TRIG5_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_TRIG5_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="36" NAME="C_TRIG6_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_TRIG6_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_TRIG6_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_TRIG6_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_TRIG7_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_TRIG7_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_TRIG7_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_TRIG7_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_TRIG8_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_TRIG8_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_TRIG8_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_TRIG8_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_TRIG9_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_TRIG9_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_TRIG9_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_TRIG9_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_TRIG10_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_TRIG10_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_TRIG10_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_TRIG10_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_TRIG11_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_TRIG11_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_TRIG11_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_TRIG11_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_TRIG12_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_TRIG12_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_TRIG12_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_TRIG12_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_TRIG13_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_TRIG13_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_TRIG13_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_TRIG13_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="68" NAME="C_TRIG14_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_TRIG14_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_TRIG14_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_TRIG14_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_TRIG15_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_TRIG15_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_TRIG15_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_TRIG15_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="35" LSB="0" MHS_INDEX="0" MPD_INDEX="0" MSB="35" NAME="CHIPSCOPE_ILA_CONTROL" RIGHT="0" SIGNAME="chipscope_icon_inst_control1" VECFORMULA="[35:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_icon_inst" PORT="control1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLK" SIGIS="CLK" SIGNAME="debug_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="debug_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="127" LSB="0" MHS_INDEX="2" MPD_INDEX="3" MSB="127" NAME="TRIG0" RIGHT="0" SIGNAME="debug" VECFORMULA="[(C_TRIG0_TRIGGER_IN_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="debug"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="DATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_DATA_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="TRIG1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG1_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="5" MSB="7" NAME="TRIG2" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG2_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="TRIG3" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG3_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="7" MSB="7" NAME="TRIG4" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG4_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="TRIG5" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG5_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="9" MSB="7" NAME="TRIG6" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG6_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="10" MSB="7" NAME="TRIG7" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG7_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="11" MSB="7" NAME="TRIG8" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG8_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="12" MSB="7" NAME="TRIG9" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG9_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="13" MSB="7" NAME="TRIG10" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG10_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="14" MSB="7" NAME="TRIG11" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG11_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="15" MSB="7" NAME="TRIG12" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG12_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="16" MSB="7" NAME="TRIG13" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG13_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="17" MSB="7" NAME="TRIG14" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG14_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="18" MSB="7" NAME="TRIG15" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG15_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="TRIG_OUT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ibfb_bpm_router_0" IPTYPE="PERIPHERAL" MHS_INDEX="25" MODCLASS="PERIPHERAL" MODTYPE="ibfb_bpm_router">
      <DESCRIPTION TYPE="SHORT">IBFB CAVITY BPM router</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Gets data from a BPM and sends it throug GTX. Routes also packets from other BPMs</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/temp/G/XFEL/14_Firmware/22_Library/EDKLib/hw/PSI/pcores/ibfb_bpm_router_v1_00_a/doc/ibfb_bpm_router.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_development"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_K_SOP" TYPE="std_logic_vector" VALUE="0xFB"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_K_EOP" TYPE="std_logic_vector" VALUE="0xFD"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_GTX_REFCLK_SEL" TYPE="std_logic_vector" VALUE="0b011"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_P0_REFCLK_FREQ" TYPE="integer" VALUE="125"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="4" NAME="C_BPM_REFCLK_FREQ" TYPE="integer" VALUE="125"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_P0_BAUD_RATE" TYPE="integer" VALUE="3125000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_BPM_BAUD_RATE" TYPE="integer" VALUE="3125000"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="7" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000400"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x000004FF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="9" NAME="C_MEM0_BASEADDR" TYPE="std_logic_vector" VALUE="0x00004000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="10" NAME="C_MEM0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00007FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="11" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="12" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="18" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="19" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="20" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="MGT_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="42" NAME="I_GTX_REFCLK1_IN" SIGIS="CLK" SIGNAME="clk_bpm_125_mgt_9f">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz_mgt_9f"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="MGT_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="43" NAME="I_GTX_REFCLK2_IN" SIGIS="CLK" SIGNAME="clk_bpm_125_mgt_9f">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz_mgt_9f"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MGT_IF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="2" MPD_INDEX="46" MSB="3" NAME="I_GTX_RX_P" RIGHT="0" SIGNAME="BPM_BPM_RX_MGT1_P &amp; BPM_BPM_RX_MGT0_P &amp; P0_2MGT_RX1_P &amp; P0_2MGT_RX0_P" VECFORMULA="[2*2-1:0]">
          <SIGNALS>
            <SIGNAL NAME="BPM_BPM_RX_MGT1_P"/>
            <SIGNAL NAME="BPM_BPM_RX_MGT0_P"/>
            <SIGNAL NAME="P0_2MGT_RX1_P"/>
            <SIGNAL NAME="P0_2MGT_RX0_P"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_bpm_rx_mgt1_p &amp; bpm_bpm_rx_mgt0_p &amp; p0_2mgt_rx1_p &amp; p0_2mgt_rx0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="MGT_IF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="3" MPD_INDEX="45" MSB="3" NAME="I_GTX_RX_N" RIGHT="0" SIGNAME="BPM_BPM_RX_MGT1_N &amp; BPM_BPM_RX_MGT0_N &amp; P0_2MGT_RX1_N &amp; P0_2MGT_RX0_N" VECFORMULA="[2*2-1:0]">
          <SIGNALS>
            <SIGNAL NAME="BPM_BPM_RX_MGT1_N"/>
            <SIGNAL NAME="BPM_BPM_RX_MGT0_N"/>
            <SIGNAL NAME="P0_2MGT_RX1_N"/>
            <SIGNAL NAME="P0_2MGT_RX0_N"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_bpm_rx_mgt1_n &amp; bpm_bpm_rx_mgt0_n &amp; p0_2mgt_rx1_n &amp; p0_2mgt_rx0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="MGT_IF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="4" MPD_INDEX="48" MSB="3" NAME="O_GTX_TX_P" RIGHT="0" SIGNAME="BPM_BPM_TX_MGT1_P &amp; BPM_BPM_TX_MGT0_P &amp; P0_2MGT_TX1_P &amp; P0_2MGT_TX0_P" VECFORMULA="[2*2-1:0]">
          <SIGNALS>
            <SIGNAL NAME="BPM_BPM_TX_MGT1_P"/>
            <SIGNAL NAME="BPM_BPM_TX_MGT0_P"/>
            <SIGNAL NAME="P0_2MGT_TX1_P"/>
            <SIGNAL NAME="P0_2MGT_TX0_P"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_bpm_tx_mgt1_p &amp; bpm_bpm_tx_mgt0_p &amp; p0_2mgt_tx1_p &amp; p0_2mgt_tx0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="MGT_IF" IS_INSTANTIATED="TRUE" LEFT="3" LSB="0" MHS_INDEX="5" MPD_INDEX="47" MSB="3" NAME="O_GTX_TX_N" RIGHT="0" SIGNAME="BPM_BPM_TX_MGT1_N &amp; BPM_BPM_TX_MGT0_N &amp; P0_2MGT_TX1_N &amp; P0_2MGT_TX0_N" VECFORMULA="[2*2-1:0]">
          <SIGNALS>
            <SIGNAL NAME="BPM_BPM_TX_MGT1_N"/>
            <SIGNAL NAME="BPM_BPM_TX_MGT0_N"/>
            <SIGNAL NAME="P0_2MGT_TX1_N"/>
            <SIGNAL NAME="P0_2MGT_TX0_N"/>
          </SIGNALS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_bpm_tx_mgt1_n &amp; bpm_bpm_tx_mgt0_n &amp; p0_2mgt_tx1_n &amp; p0_2mgt_tx0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="49" NAME="i_adc_clk" SIGIS="CLK" SIGNAME="adc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="50" NAME="i_adc_bunch_train_trig" SIGNAME="adc_bunch_train_trig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_bunch_train_trig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="51" NAME="i_adc_x_new" SIGNAME="adc_x_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_x_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="52" NAME="i_adc_x_valid" SIGNAME="adc_x_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_x_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="10" MPD_INDEX="53" MSB="31" NAME="i_adc_x" RIGHT="0" SIGNAME="adc_x" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="54" NAME="i_adc_y_new" SIGNAME="adc_y_new">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_y_new"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="55" NAME="i_adc_y_valid" SIGNAME="adc_y_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_y_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="CAV_BPM" IS_INSTANTIATED="TRUE" LEFT="31" LSB="0" MHS_INDEX="13" MPD_INDEX="56" MSB="31" NAME="i_adc_y" RIGHT="0" SIGNAME="adc_y" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bpm_cav_exfel_inst" PORT="o_adc_y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="CSP_IF" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="57" NAME="O_CSP_CLK" SIGIS="CLK" SIGNAME="bpmr_csp_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_ila_bpmr" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="CSP_IF" IS_INSTANTIATED="TRUE" LEFT="127" LSB="0" MHS_INDEX="15" MPD_INDEX="58" MSB="127" NAME="O_CSP_DATA" RIGHT="0" SIGNAME="bpmr_csp_data" VECFORMULA="[127:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_ila_bpmr" PORT="TRIG0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="MGT_IF" MPD_INDEX="44" NAME="O_GTX_REFCLK_OUT" SIGIS="CLK" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="MGT_IF">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="I_GTX_REFCLK1_IN"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX_REFCLK2_IN"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX_RX_P"/>
            <PORTMAP DIR="I" PHYSICAL="I_GTX_RX_N"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX_TX_P"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX_TX_N"/>
            <PORTMAP DIR="O" PHYSICAL="O_GTX_REFCLK_OUT"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="CAV_BPM">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="i_adc_clk"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_bunch_train_trig"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_x_new"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_x_valid"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_x"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_y_new"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_y_valid"/>
            <PORTMAP DIR="I" PHYSICAL="i_adc_y"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="2" NAME="CSP_IF">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="O_CSP_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="O_CSP_DATA"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1024" BASENAME="C_BASEADDR" BASEVALUE="0x00000400" HIGHDECIMAL="1279" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000004FF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="16384" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x00004000" HIGHDECIMAL="32767" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x00007FFF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x4000" SIZE="16384" SIZEABRV="16K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.05.a" INSTANCE="chipscope_ila_bpmr" IPTYPE="PERIPHERAL" MHS_INDEX="26" MODCLASS="IP" MODTYPE="chipscope_ila">
      <DESCRIPTION TYPE="SHORT">Chipscope Integrated Logic Analyzer (ILA)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The Chipscope Integrated Logic Analyzer (ILA) core is used to monitor internal FPGA signals in real time.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="string" VALUE="5vfx70t">
          <DESCRIPTION>Device Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="string" VALUE="ff1136">
          <DESCRIPTION>Package Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="string" VALUE="-2">
          <DESCRIPTION>Speed Grade Name</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="C_NUM_DATA_SAMPLES" TYPE="integer" VALUE="1024">
          <DESCRIPTION>Number of Data Samples Captured Per Trigger Match </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_DATA_SAME_AS_TRIGGER" TYPE="integer" VALUE="1">
          <DESCRIPTION>Use The ILA Trigger Signal As The ILA Data Signal </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DATA_IN_WIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Width of ILA Data Input Signal </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="7" NAME="C_ENABLE_TRIGGER_OUT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Enable The Trigger Out Signal "trig_out" </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_DISABLE_RPM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Disable RPM Placement Infomation in Netlist </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_RISING_CLOCK_EDGE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Trigger on Rising Clock Edge </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="10" NAME="C_MAX_SEQUENCER_LEVELS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Maximum Number of Levels supported by the Trigger Sequencer </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_ENABLE_STORAGE_QUALIFICATION" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Storage Qualification for ILA storage </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="12" NAME="C_TRIG0_UNITS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="C_TRIG0_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_TRIG0_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="15" NAME="C_TRIG0_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic with edges">
          <DESCRIPTION>Match Type for Trigger Unit 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_TRIG1_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_TRIG1_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_TRIG1_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_TRIG1_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_TRIG2_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_TRIG2_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="22" NAME="C_TRIG2_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_TRIG2_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_TRIG3_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_TRIG3_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_TRIG3_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_TRIG3_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_TRIG4_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="29" NAME="C_TRIG4_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_TRIG4_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_TRIG4_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 4 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_TRIG5_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_TRIG5_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_TRIG5_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_TRIG5_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 5 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="36" NAME="C_TRIG6_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_TRIG6_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_TRIG6_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_TRIG6_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 6 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_TRIG7_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_TRIG7_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_TRIG7_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_TRIG7_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 7 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_TRIG8_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_TRIG8_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_TRIG8_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="C_TRIG8_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 8 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="48" NAME="C_TRIG9_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_TRIG9_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_TRIG9_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_TRIG9_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 9 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_TRIG10_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_TRIG10_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_TRIG10_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_TRIG10_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 10 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="56" NAME="C_TRIG11_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_TRIG11_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_TRIG11_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_TRIG11_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 11 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_TRIG12_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="61" NAME="C_TRIG12_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_TRIG12_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="63" NAME="C_TRIG12_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 12 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="64" NAME="C_TRIG13_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_TRIG13_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_TRIG13_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_TRIG13_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 13 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="68" NAME="C_TRIG14_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_TRIG14_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="70" NAME="C_TRIG14_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="71" NAME="C_TRIG14_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 14 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="72" NAME="C_TRIG15_UNITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Match Unit Enabled for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_TRIG15_TRIGGER_IN_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>Width of Trigger Input for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_TRIG15_UNIT_COUNTER_WIDTH" TYPE="integer" VALUE="0">
          <DESCRIPTION>Match Counter Width for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_TRIG15_UNIT_MATCH_TYPE" TYPE="string" VALUE="basic">
          <DESCRIPTION>Match Type for Trigger Unit 15 </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="35" LSB="0" MHS_INDEX="0" MPD_INDEX="0" MSB="35" NAME="CHIPSCOPE_ILA_CONTROL" RIGHT="0" SIGNAME="chipscope_icon_inst_control2" VECFORMULA="[35:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chipscope_icon_inst" PORT="control2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLK" SIGIS="CLK" SIGNAME="bpmr_csp_clk">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CSP_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_CSP_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="127" LSB="0" MHS_INDEX="2" MPD_INDEX="3" MSB="127" NAME="TRIG0" RIGHT="0" SIGNAME="bpmr_csp_data" VECFORMULA="[(C_TRIG0_TRIGGER_IN_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[CSP_IF]" INSTANCE="ibfb_bpm_router_0" PORT="O_CSP_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="2" MSB="31" NAME="DATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_DATA_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="4" MSB="7" NAME="TRIG1" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG1_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="5" MSB="7" NAME="TRIG2" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG2_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="6" MSB="7" NAME="TRIG3" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG3_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="7" MSB="7" NAME="TRIG4" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG4_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="8" MSB="7" NAME="TRIG5" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG5_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="9" MSB="7" NAME="TRIG6" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG6_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="10" MSB="7" NAME="TRIG7" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG7_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="11" MSB="7" NAME="TRIG8" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG8_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="12" MSB="7" NAME="TRIG9" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG9_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="13" MSB="7" NAME="TRIG10" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG10_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="14" MSB="7" NAME="TRIG11" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG11_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="15" MSB="7" NAME="TRIG12" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG12_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="16" MSB="7" NAME="TRIG13" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG13_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="17" MSB="7" NAME="TRIG14" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG14_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="18" MSB="7" NAME="TRIG15" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_TRIG15_TRIGGER_IN_WIDTH-1):0]"/>
        <PORT DIR="O" MPD_INDEX="19" NAME="TRIG_OUT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="gpac_eeprom_0" IPTYPE="PERIPHERAL" MHS_INDEX="27" MODCLASS="PERIPHERAL" MODTYPE="gpac_eeprom">
      <DESCRIPTION TYPE="SHORT">BPM FPGA EEPROM with SPLB IF</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">PLB46 to EEPROM for BPM FPGA</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000800"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x000008FF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="8000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="42" NAME="BPM_EEPROM_WP" SIGNAME="BPM_EEPROM_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_EEPROM_WP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="43" NAME="BPM_EEPROM_SCL" SIGNAME="BPM_EEPROM_SCL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_EEPROM_SCL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" MHS_INDEX="2" MPD_INDEX="44" NAME="BPM_EEPROM_SDA" SIGNAME="BPM_EEPROM_SDA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="BPM_EEPROM_SDA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="125000000" DEF_SIGNAME="clk_125MHz" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_125MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_inst" PORT="clk_125MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_SPLB_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="SPLB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_PLB_ABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_PLB_UABus" VECFORMULA="[0:31]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_UABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_PLB_PAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_PAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_PLB_SAValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_SAValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_PLB_rdPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_PLB_wrPrim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPrim"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_masterID" DIR="I" MPD_INDEX="8" NAME="PLB_masterID" SIGNAME="plb_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_masterID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_PLB_abort">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_abort"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_PLB_busLock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_busLock"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_PLB_RNW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_RNW"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_PLB_MSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_MSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_PLB_size" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_PLB_type" VECFORMULA="[0:2]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_PLB_lockErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_lockErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_PLB_wrBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_PLB_rdBurst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdBurst"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_PLB_wrPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_PLB_rdPendReq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendReq"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_PLB_wrPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_wrPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_PLB_rdPendPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_rdPendPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_PLB_reqPri" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_reqPri"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_PLB_TAttribute" VECFORMULA="[0:15]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="PLB_TAttribute"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_Sl_addrAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_addrAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_AddrAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_Sl_SSize" VECFORMULA="[0:1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_SSize"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_SSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_Sl_wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wait"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_Sl_rearbitrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rearbitrate"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_Rearbitrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_Sl_wrDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_Sl_wrComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_Sl_wrBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_wrBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_wrBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_Sl_rdWdAddr" VECFORMULA="[0:3]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdWdAddr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdWdAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_Sl_rdDAck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdDAck"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdDAck"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_Sl_rdComp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdComp"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdComp"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_Sl_rdBTerm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_rdBTerm"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_rdBTerm"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="1" SIGNAME="plb_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MBusy"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="1" SIGNAME="plb_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MWrErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MWrErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="1" SIGNAME="plb_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MRdErr"/>
            <CONNECTION BUSINTERFACE="[MON_PLB]" INSTANCE="chipscope_iba_inst" PORT="Sl_MRdErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="1" SIGNAME="plb_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="plb" PORT="Sl_MIRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="45" NAME="O_CSP_CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="46" MSB="31" NAME="O_CSP_DATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2048" BASENAME="C_BASEADDR" BASEVALUE="0x00000800" HIGHDECIMAL="2303" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000008FF" IS_LOCKED="TRUE" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
  </MODULES>

</EDKSYSTEM>