
Nexus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007724  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08007834  08007834  00008834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079c4  080079c4  00009090  2**0
                  CONTENTS
  4 .ARM          00000000  080079c4  080079c4  00009090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080079c4  080079c4  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079c4  080079c4  000089c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079c8  080079c8  000089c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  080079cc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000090  08007a5c  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08007a5c  00009410  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000114cf  00000000  00000000  000090b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e84  00000000  00000000  0001a588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  0001d410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c46  00000000  00000000  0001e3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cf1  00000000  00000000  0001f03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e33  00000000  00000000  00038d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d277  00000000  00000000  0004db62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dadd9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047d0  00000000  00000000  000dae1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000df5ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000090 	.word	0x20000090
 800012c:	00000000 	.word	0x00000000
 8000130:	0800781c 	.word	0x0800781c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000094 	.word	0x20000094
 800014c:	0800781c 	.word	0x0800781c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	@ 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_f2uiz>:
 8000ba8:	0042      	lsls	r2, r0, #1
 8000baa:	d20e      	bcs.n	8000bca <__aeabi_f2uiz+0x22>
 8000bac:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000bb0:	d30b      	bcc.n	8000bca <__aeabi_f2uiz+0x22>
 8000bb2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000bb6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bba:	d409      	bmi.n	8000bd0 <__aeabi_f2uiz+0x28>
 8000bbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc4:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc8:	4770      	bx	lr
 8000bca:	f04f 0000 	mov.w	r0, #0
 8000bce:	4770      	bx	lr
 8000bd0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000bd4:	d101      	bne.n	8000bda <__aeabi_f2uiz+0x32>
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	d102      	bne.n	8000be0 <__aeabi_f2uiz+0x38>
 8000bda:	f04f 30ff 	mov.w	r0, #4294967295
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <MPU_6050_init>:
#include <main.h>
#include <stdint.h>

extern I2C_HandleTypeDef hi2c1;

void MPU_6050_init(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af04      	add	r7, sp, #16

	//Inicializamos la configuracion del MPU6050
	 HAL_StatusTypeDef check_connection = HAL_I2C_IsDeviceReady(&hi2c1, (DEVICE_ADDRESS << 1) + 0 , 1, 100); //Status check from the MPU6050
 8000bee:	2364      	movs	r3, #100	@ 0x64
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	21d0      	movs	r1, #208	@ 0xd0
 8000bf4:	4846      	ldr	r0, [pc, #280]	@ (8000d10 <MPU_6050_init+0x128>)
 8000bf6:	f003 fa8b 	bl	8004110 <HAL_I2C_IsDeviceReady>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]

	if (check_connection == HAL_OK){
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d111      	bne.n	8000c28 <MPU_6050_init+0x40>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0a:	4842      	ldr	r0, [pc, #264]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000c0c:	f002 fdc2 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000c10:	2064      	movs	r0, #100	@ 0x64
 8000c12:	f001 fd97 	bl	8002744 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c1c:	483d      	ldr	r0, [pc, #244]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000c1e:	f002 fdb9 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000c22:	2064      	movs	r0, #100	@ 0x64
 8000c24:	f001 fd8e 	bl	8002744 <HAL_Delay>
	}
	uint8_t gyro_scale = FS_GYRO_500;
 8000c28:	2308      	movs	r3, #8
 8000c2a:	70fb      	strb	r3, [r7, #3]

	HAL_StatusTypeDef gyro_config = HAL_I2C_Mem_Write(&hi2c1, (DEVICE_ADDRESS << 1) + 0, REG_CONFIG_GYRO, 1, &gyro_scale, 1, 100); //Gyroscope scale configuration (MAX)
 8000c2c:	2364      	movs	r3, #100	@ 0x64
 8000c2e:	9302      	str	r3, [sp, #8]
 8000c30:	2301      	movs	r3, #1
 8000c32:	9301      	str	r3, [sp, #4]
 8000c34:	1cfb      	adds	r3, r7, #3
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	2301      	movs	r3, #1
 8000c3a:	221b      	movs	r2, #27
 8000c3c:	21d0      	movs	r1, #208	@ 0xd0
 8000c3e:	4834      	ldr	r0, [pc, #208]	@ (8000d10 <MPU_6050_init+0x128>)
 8000c40:	f002 ff04 	bl	8003a4c <HAL_I2C_Mem_Write>
 8000c44:	4603      	mov	r3, r0
 8000c46:	71bb      	strb	r3, [r7, #6]

	if (gyro_config == HAL_OK){
 8000c48:	79bb      	ldrb	r3, [r7, #6]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d111      	bne.n	8000c72 <MPU_6050_init+0x8a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c54:	482f      	ldr	r0, [pc, #188]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000c56:	f002 fd9d 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000c5a:	2064      	movs	r0, #100	@ 0x64
 8000c5c:	f001 fd72 	bl	8002744 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c66:	482b      	ldr	r0, [pc, #172]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000c68:	f002 fd94 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000c6c:	2064      	movs	r0, #100	@ 0x64
 8000c6e:	f001 fd69 	bl	8002744 <HAL_Delay>
	}

	uint8_t acc_scale = FS_ACC_4G;
 8000c72:	2308      	movs	r3, #8
 8000c74:	70bb      	strb	r3, [r7, #2]

	HAL_StatusTypeDef acc_config =  HAL_I2C_Mem_Write(&hi2c1, (DEVICE_ADDRESS << 1) + 0, REG_CONFIG_ACC, 1, &acc_scale, 1, 100); //Accelerometer scale set up (+-4G)
 8000c76:	2364      	movs	r3, #100	@ 0x64
 8000c78:	9302      	str	r3, [sp, #8]
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	9301      	str	r3, [sp, #4]
 8000c7e:	1cbb      	adds	r3, r7, #2
 8000c80:	9300      	str	r3, [sp, #0]
 8000c82:	2301      	movs	r3, #1
 8000c84:	221c      	movs	r2, #28
 8000c86:	21d0      	movs	r1, #208	@ 0xd0
 8000c88:	4821      	ldr	r0, [pc, #132]	@ (8000d10 <MPU_6050_init+0x128>)
 8000c8a:	f002 fedf 	bl	8003a4c <HAL_I2C_Mem_Write>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	717b      	strb	r3, [r7, #5]

	if (acc_config == HAL_OK){
 8000c92:	797b      	ldrb	r3, [r7, #5]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d111      	bne.n	8000cbc <MPU_6050_init+0xd4>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9e:	481d      	ldr	r0, [pc, #116]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000ca0:	f002 fd78 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000ca4:	2064      	movs	r0, #100	@ 0x64
 8000ca6:	f001 fd4d 	bl	8002744 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cb0:	4818      	ldr	r0, [pc, #96]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000cb2:	f002 fd6f 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000cb6:	2064      	movs	r0, #100	@ 0x64
 8000cb8:	f001 fd44 	bl	8002744 <HAL_Delay>
	}

	uint8_t temp_activation = FS_TEMP;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	707b      	strb	r3, [r7, #1]

	HAL_StatusTypeDef temp_config =  HAL_I2C_Mem_Write(&hi2c1, (DEVICE_ADDRESS << 1) + 0, REG_USER_CTRL, 1, &temp_activation, 1, 100); //Disable "Sleep Mode" and enable the internal temperature sensor
 8000cc0:	2364      	movs	r3, #100	@ 0x64
 8000cc2:	9302      	str	r3, [sp, #8]
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	9301      	str	r3, [sp, #4]
 8000cc8:	1c7b      	adds	r3, r7, #1
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	2301      	movs	r3, #1
 8000cce:	226b      	movs	r2, #107	@ 0x6b
 8000cd0:	21d0      	movs	r1, #208	@ 0xd0
 8000cd2:	480f      	ldr	r0, [pc, #60]	@ (8000d10 <MPU_6050_init+0x128>)
 8000cd4:	f002 feba 	bl	8003a4c <HAL_I2C_Mem_Write>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	713b      	strb	r3, [r7, #4]

	if (temp_config == HAL_OK){
 8000cdc:	793b      	ldrb	r3, [r7, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d111      	bne.n	8000d06 <MPU_6050_init+0x11e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ce8:	480a      	ldr	r0, [pc, #40]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000cea:	f002 fd53 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000cee:	2064      	movs	r0, #100	@ 0x64
 8000cf0:	f001 fd28 	bl	8002744 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cfa:	4806      	ldr	r0, [pc, #24]	@ (8000d14 <MPU_6050_init+0x12c>)
 8000cfc:	f002 fd4a 	bl	8003794 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000d00:	2064      	movs	r0, #100	@ 0x64
 8000d02:	f001 fd1f 	bl	8002744 <HAL_Delay>
	}
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000124 	.word	0x20000124
 8000d14:	40010800 	.word	0x40010800

08000d18 <MPU_6050_Get_Acc_X>:

signed short int MPU_6050_Get_Acc_X(){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af04      	add	r7, sp, #16
	uint8_t raw_acc_x[2];
	int16_t acc_x = 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	80fb      	strh	r3, [r7, #6]

	HAL_I2C_Mem_Read(&hi2c1, (DEVICE_ADDRESS << 1) + 1, REG_READ_ACC_X, 1, raw_acc_x, 2, 100); //Mandamos medir por I2C el registro asociado a las variables de memoria del dato de Aceleracion en X
 8000d22:	2364      	movs	r3, #100	@ 0x64
 8000d24:	9302      	str	r3, [sp, #8]
 8000d26:	2302      	movs	r3, #2
 8000d28:	9301      	str	r3, [sp, #4]
 8000d2a:	1d3b      	adds	r3, r7, #4
 8000d2c:	9300      	str	r3, [sp, #0]
 8000d2e:	2301      	movs	r3, #1
 8000d30:	223b      	movs	r2, #59	@ 0x3b
 8000d32:	21d1      	movs	r1, #209	@ 0xd1
 8000d34:	4807      	ldr	r0, [pc, #28]	@ (8000d54 <MPU_6050_Get_Acc_X+0x3c>)
 8000d36:	f002 ff83 	bl	8003c40 <HAL_I2C_Mem_Read>
	acc_x = (((int16_t) raw_acc_x[0] << 8) + raw_acc_x[1]);
 8000d3a:	793b      	ldrb	r3, [r7, #4]
 8000d3c:	021b      	lsls	r3, r3, #8
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	797a      	ldrb	r2, [r7, #5]
 8000d42:	4413      	add	r3, r2
 8000d44:	b29b      	uxth	r3, r3
 8000d46:	80fb      	strh	r3, [r7, #6]
    return acc_x;
 8000d48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000124 	.word	0x20000124

08000d58 <MPU_6050_Get_Acc_Y>:

signed short int MPU_6050_Get_Acc_Y(){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af04      	add	r7, sp, #16
	uint8_t raw_acc_y[2];
	int16_t acc_y = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	80fb      	strh	r3, [r7, #6]

	HAL_I2C_Mem_Read(&hi2c1, (DEVICE_ADDRESS << 1) + 1, REG_READ_ACC_Y, 1, raw_acc_y, 2, 100); //Mandamos medir por I2C el registro asociado a las variables de memoria del dato de Aceleracion en X
 8000d62:	2364      	movs	r3, #100	@ 0x64
 8000d64:	9302      	str	r3, [sp, #8]
 8000d66:	2302      	movs	r3, #2
 8000d68:	9301      	str	r3, [sp, #4]
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2301      	movs	r3, #1
 8000d70:	223d      	movs	r2, #61	@ 0x3d
 8000d72:	21d1      	movs	r1, #209	@ 0xd1
 8000d74:	4807      	ldr	r0, [pc, #28]	@ (8000d94 <MPU_6050_Get_Acc_Y+0x3c>)
 8000d76:	f002 ff63 	bl	8003c40 <HAL_I2C_Mem_Read>
	acc_y = (((int16_t) raw_acc_y[0] << 8) + raw_acc_y[1]);
 8000d7a:	793b      	ldrb	r3, [r7, #4]
 8000d7c:	021b      	lsls	r3, r3, #8
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	797a      	ldrb	r2, [r7, #5]
 8000d82:	4413      	add	r3, r2
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	80fb      	strh	r3, [r7, #6]
	return acc_y;
 8000d88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000124 	.word	0x20000124

08000d98 <MPU_6050_Get_Acc_Z>:

signed short int MPU_6050_Get_Acc_Z(){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af04      	add	r7, sp, #16
	uint8_t raw_acc_z[2];
	int16_t acc_z = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	80fb      	strh	r3, [r7, #6]

	HAL_I2C_Mem_Read(&hi2c1, (DEVICE_ADDRESS << 1) + 1, REG_READ_ACC_Z, 1, raw_acc_z, 2, 100); //Mandamos medir por I2C el registro asociado a las variables de memoria del dato de Aceleracion en X
 8000da2:	2364      	movs	r3, #100	@ 0x64
 8000da4:	9302      	str	r3, [sp, #8]
 8000da6:	2302      	movs	r3, #2
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2301      	movs	r3, #1
 8000db0:	223f      	movs	r2, #63	@ 0x3f
 8000db2:	21d1      	movs	r1, #209	@ 0xd1
 8000db4:	4807      	ldr	r0, [pc, #28]	@ (8000dd4 <MPU_6050_Get_Acc_Z+0x3c>)
 8000db6:	f002 ff43 	bl	8003c40 <HAL_I2C_Mem_Read>
	acc_z = (((int16_t) raw_acc_z[0] << 8) + raw_acc_z[1]);
 8000dba:	793b      	ldrb	r3, [r7, #4]
 8000dbc:	021b      	lsls	r3, r3, #8
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	797a      	ldrb	r2, [r7, #5]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	80fb      	strh	r3, [r7, #6]
	return acc_z;
 8000dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000124 	.word	0x20000124

08000dd8 <MPU_6050_Get_Temp>:

float MPU_6050_Get_Temp(){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b088      	sub	sp, #32
 8000ddc:	af04      	add	r7, sp, #16
	uint8_t temp_data[2];
	int16_t raw_temp = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	81fb      	strh	r3, [r7, #14]
	float temp = 0;
 8000de2:	f04f 0300 	mov.w	r3, #0
 8000de6:	60bb      	str	r3, [r7, #8]

	HAL_I2C_Mem_Read(&hi2c1, (DEVICE_ADDRESS << 1) + 1, REG_READ_TEMP, 1, temp_data, 2, 100);
 8000de8:	2364      	movs	r3, #100	@ 0x64
 8000dea:	9302      	str	r3, [sp, #8]
 8000dec:	2302      	movs	r3, #2
 8000dee:	9301      	str	r3, [sp, #4]
 8000df0:	1d3b      	adds	r3, r7, #4
 8000df2:	9300      	str	r3, [sp, #0]
 8000df4:	2301      	movs	r3, #1
 8000df6:	2241      	movs	r2, #65	@ 0x41
 8000df8:	21d1      	movs	r1, #209	@ 0xd1
 8000dfa:	4817      	ldr	r0, [pc, #92]	@ (8000e58 <MPU_6050_Get_Temp+0x80>)
 8000dfc:	f002 ff20 	bl	8003c40 <HAL_I2C_Mem_Read>
	raw_temp = (temp_data[0] << 8 | temp_data[1]);
 8000e00:	793b      	ldrb	r3, [r7, #4]
 8000e02:	021b      	lsls	r3, r3, #8
 8000e04:	b21a      	sxth	r2, r3
 8000e06:	797b      	ldrb	r3, [r7, #5]
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	81fb      	strh	r3, [r7, #14]
	temp = (raw_temp/340.0) + 36.53;
 8000e0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff faee 	bl	80003f4 <__aeabi_i2d>
 8000e18:	f04f 0200 	mov.w	r2, #0
 8000e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <MPU_6050_Get_Temp+0x84>)
 8000e1e:	f7ff fc7d 	bl	800071c <__aeabi_ddiv>
 8000e22:	4602      	mov	r2, r0
 8000e24:	460b      	mov	r3, r1
 8000e26:	4610      	mov	r0, r2
 8000e28:	4619      	mov	r1, r3
 8000e2a:	a309      	add	r3, pc, #36	@ (adr r3, 8000e50 <MPU_6050_Get_Temp+0x78>)
 8000e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e30:	f7ff f994 	bl	800015c <__adddf3>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	4610      	mov	r0, r2
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f7ff fd56 	bl	80008ec <__aeabi_d2f>
 8000e40:	4603      	mov	r3, r0
 8000e42:	60bb      	str	r3, [r7, #8]
	return temp;
 8000e44:	68bb      	ldr	r3, [r7, #8]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	0a3d70a4 	.word	0x0a3d70a4
 8000e54:	404243d7 	.word	0x404243d7
 8000e58:	20000124 	.word	0x20000124
 8000e5c:	40754000 	.word	0x40754000

08000e60 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	2110      	movs	r1, #16
 8000e68:	4803      	ldr	r0, [pc, #12]	@ (8000e78 <SELECT+0x18>)
 8000e6a:	f002 fc93 	bl	8003794 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000e6e:	2001      	movs	r0, #1
 8000e70:	f001 fc68 	bl	8002744 <HAL_Delay>
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40010800 	.word	0x40010800

08000e7c <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2110      	movs	r1, #16
 8000e84:	4803      	ldr	r0, [pc, #12]	@ (8000e94 <DESELECT+0x18>)
 8000e86:	f002 fc85 	bl	8003794 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	f001 fc5a 	bl	8002744 <HAL_Delay>
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40010800 	.word	0x40010800

08000e98 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000ea2:	bf00      	nop
 8000ea4:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <SPI_TxByte+0x30>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d1f8      	bne.n	8000ea4 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000eb2:	1df9      	adds	r1, r7, #7
 8000eb4:	2364      	movs	r3, #100	@ 0x64
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4803      	ldr	r0, [pc, #12]	@ (8000ec8 <SPI_TxByte+0x30>)
 8000eba:	f005 f9bf 	bl	800623c <HAL_SPI_Transmit>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	2000018c 	.word	0x2000018c

08000ecc <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000ed8:	bf00      	nop
 8000eda:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <SPI_TxBuffer+0x30>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	f003 0302 	and.w	r3, r3, #2
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d1f8      	bne.n	8000eda <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000ee8:	887a      	ldrh	r2, [r7, #2]
 8000eea:	2364      	movs	r3, #100	@ 0x64
 8000eec:	6879      	ldr	r1, [r7, #4]
 8000eee:	4803      	ldr	r0, [pc, #12]	@ (8000efc <SPI_TxBuffer+0x30>)
 8000ef0:	f005 f9a4 	bl	800623c <HAL_SPI_Transmit>
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	2000018c 	.word	0x2000018c

08000f00 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000f06:	23ff      	movs	r3, #255	@ 0xff
 8000f08:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f0a:	bf00      	nop
 8000f0c:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <SPI_RxByte+0x34>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d1f8      	bne.n	8000f0c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000f1a:	1dba      	adds	r2, r7, #6
 8000f1c:	1df9      	adds	r1, r7, #7
 8000f1e:	2364      	movs	r3, #100	@ 0x64
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2301      	movs	r3, #1
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <SPI_RxByte+0x34>)
 8000f26:	f005 facc 	bl	80064c2 <HAL_SPI_TransmitReceive>

	return data;
 8000f2a:	79bb      	ldrb	r3, [r7, #6]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	2000018c 	.word	0x2000018c

08000f38 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000f40:	f7ff ffde 	bl	8000f00 <SPI_RxByte>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	701a      	strb	r2, [r3, #0]
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <SD_ReadyWait+0x30>)
 8000f5c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000f60:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000f62:	f7ff ffcd 	bl	8000f00 <SPI_RxByte>
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2bff      	cmp	r3, #255	@ 0xff
 8000f6e:	d003      	beq.n	8000f78 <SD_ReadyWait+0x24>
 8000f70:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <SD_ReadyWait+0x30>)
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1f4      	bne.n	8000f62 <SD_ReadyWait+0xe>

	return res;
 8000f78:	79fb      	ldrb	r3, [r7, #7]
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200000ae 	.word	0x200000ae

08000f88 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000f8e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000f92:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000f94:	f7ff ff72 	bl	8000e7c <DESELECT>
	for(int i = 0; i < 10; i++)
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	e005      	b.n	8000faa <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000f9e:	20ff      	movs	r0, #255	@ 0xff
 8000fa0:	f7ff ff7a 	bl	8000e98 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	2b09      	cmp	r3, #9
 8000fae:	ddf6      	ble.n	8000f9e <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000fb0:	f7ff ff56 	bl	8000e60 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000fb4:	2340      	movs	r3, #64	@ 0x40
 8000fb6:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000fc8:	2395      	movs	r3, #149	@ 0x95
 8000fca:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000fcc:	463b      	mov	r3, r7
 8000fce:	2106      	movs	r1, #6
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff7b 	bl	8000ecc <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000fd6:	e002      	b.n	8000fde <SD_PowerOn+0x56>
	{
		cnt--;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000fde:	f7ff ff8f 	bl	8000f00 <SPI_RxByte>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d002      	beq.n	8000fee <SD_PowerOn+0x66>
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d1f4      	bne.n	8000fd8 <SD_PowerOn+0x50>
	}

	DESELECT();
 8000fee:	f7ff ff45 	bl	8000e7c <DESELECT>
	SPI_TxByte(0XFF);
 8000ff2:	20ff      	movs	r0, #255	@ 0xff
 8000ff4:	f7ff ff50 	bl	8000e98 <SPI_TxByte>

	PowerFlag = 1;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	@ (8001008 <SD_PowerOn+0x80>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]
}
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200000b1 	.word	0x200000b1

0800100c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001010:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <SD_PowerOff+0x14>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	200000b1 	.word	0x200000b1

08001024 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001028:	4b02      	ldr	r3, [pc, #8]	@ (8001034 <SD_CheckPower+0x10>)
 800102a:	781b      	ldrb	r3, [r3, #0]
}
 800102c:	4618      	mov	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	200000b1 	.word	0x200000b1

08001038 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <SD_RxDataBlock+0x58>)
 8001044:	22c8      	movs	r2, #200	@ 0xc8
 8001046:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001048:	f7ff ff5a 	bl	8000f00 <SPI_RxByte>
 800104c:	4603      	mov	r3, r0
 800104e:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	2bff      	cmp	r3, #255	@ 0xff
 8001054:	d103      	bne.n	800105e <SD_RxDataBlock+0x26>
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <SD_RxDataBlock+0x58>)
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f4      	bne.n	8001048 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	2bfe      	cmp	r3, #254	@ 0xfe
 8001062:	d001      	beq.n	8001068 <SD_RxDataBlock+0x30>
 8001064:	2300      	movs	r3, #0
 8001066:	e00f      	b.n	8001088 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	1c5a      	adds	r2, r3, #1
 800106c:	607a      	str	r2, [r7, #4]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff ff62 	bl	8000f38 <SPI_RxBytePtr>
	} while(len--);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	1e5a      	subs	r2, r3, #1
 8001078:	603a      	str	r2, [r7, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d1f4      	bne.n	8001068 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800107e:	f7ff ff3f 	bl	8000f00 <SPI_RxByte>
	SPI_RxByte();
 8001082:	f7ff ff3d 	bl	8000f00 <SPI_RxByte>

	return TRUE;
 8001086:	2301      	movs	r3, #1
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200000ac 	.word	0x200000ac

08001094 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80010a4:	f7ff ff56 	bl	8000f54 <SD_ReadyWait>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2bff      	cmp	r3, #255	@ 0xff
 80010ac:	d001      	beq.n	80010b2 <SD_TxDataBlock+0x1e>
 80010ae:	2300      	movs	r3, #0
 80010b0:	e02f      	b.n	8001112 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80010b2:	78fb      	ldrb	r3, [r7, #3]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff feef 	bl	8000e98 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	2bfd      	cmp	r3, #253	@ 0xfd
 80010be:	d020      	beq.n	8001102 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80010c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ff01 	bl	8000ecc <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80010ca:	f7ff ff19 	bl	8000f00 <SPI_RxByte>
		SPI_RxByte();
 80010ce:	f7ff ff17 	bl	8000f00 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80010d2:	e00b      	b.n	80010ec <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80010d4:	f7ff ff14 	bl	8000f00 <SPI_RxByte>
 80010d8:	4603      	mov	r3, r0
 80010da:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	f003 031f 	and.w	r3, r3, #31
 80010e2:	2b05      	cmp	r3, #5
 80010e4:	d006      	beq.n	80010f4 <SD_TxDataBlock+0x60>
			i++;
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	3301      	adds	r3, #1
 80010ea:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80010ec:	7bbb      	ldrb	r3, [r7, #14]
 80010ee:	2b40      	cmp	r3, #64	@ 0x40
 80010f0:	d9f0      	bls.n	80010d4 <SD_TxDataBlock+0x40>
 80010f2:	e000      	b.n	80010f6 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80010f4:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80010f6:	bf00      	nop
 80010f8:	f7ff ff02 	bl	8000f00 <SPI_RxByte>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d0fa      	beq.n	80010f8 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	f003 031f 	and.w	r3, r3, #31
 8001108:	2b05      	cmp	r3, #5
 800110a:	d101      	bne.n	8001110 <SD_TxDataBlock+0x7c>
 800110c:	2301      	movs	r3, #1
 800110e:	e000      	b.n	8001112 <SD_TxDataBlock+0x7e>

	return FALSE;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	4603      	mov	r3, r0
 8001122:	6039      	str	r1, [r7, #0]
 8001124:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001126:	f7ff ff15 	bl	8000f54 <SD_ReadyWait>
 800112a:	4603      	mov	r3, r0
 800112c:	2bff      	cmp	r3, #255	@ 0xff
 800112e:	d001      	beq.n	8001134 <SD_SendCmd+0x1a>
 8001130:	23ff      	movs	r3, #255	@ 0xff
 8001132:	e042      	b.n	80011ba <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff feae 	bl	8000e98 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	0e1b      	lsrs	r3, r3, #24
 8001140:	b2db      	uxtb	r3, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fea8 	bl	8000e98 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	0c1b      	lsrs	r3, r3, #16
 800114c:	b2db      	uxtb	r3, r3
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff fea2 	bl	8000e98 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	0a1b      	lsrs	r3, r3, #8
 8001158:	b2db      	uxtb	r3, r3
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fe9c 	bl	8000e98 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fe97 	bl	8000e98 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b40      	cmp	r3, #64	@ 0x40
 800116e:	d102      	bne.n	8001176 <SD_SendCmd+0x5c>
 8001170:	2395      	movs	r3, #149	@ 0x95
 8001172:	73fb      	strb	r3, [r7, #15]
 8001174:	e007      	b.n	8001186 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	2b48      	cmp	r3, #72	@ 0x48
 800117a:	d102      	bne.n	8001182 <SD_SendCmd+0x68>
 800117c:	2387      	movs	r3, #135	@ 0x87
 800117e:	73fb      	strb	r3, [r7, #15]
 8001180:	e001      	b.n	8001186 <SD_SendCmd+0x6c>
	else crc = 1;
 8001182:	2301      	movs	r3, #1
 8001184:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fe85 	bl	8000e98 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	2b4c      	cmp	r3, #76	@ 0x4c
 8001192:	d101      	bne.n	8001198 <SD_SendCmd+0x7e>
 8001194:	f7ff feb4 	bl	8000f00 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8001198:	230a      	movs	r3, #10
 800119a:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 800119c:	f7ff feb0 	bl	8000f00 <SPI_RxByte>
 80011a0:	4603      	mov	r3, r0
 80011a2:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80011a4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	da05      	bge.n	80011b8 <SD_SendCmd+0x9e>
 80011ac:	7bbb      	ldrb	r3, [r7, #14]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	73bb      	strb	r3, [r7, #14]
 80011b2:	7bbb      	ldrb	r3, [r7, #14]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1f1      	bne.n	800119c <SD_SendCmd+0x82>

	return res;
 80011b8:	7b7b      	ldrb	r3, [r7, #13]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80011c4:	b590      	push	{r4, r7, lr}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <SD_disk_initialize+0x14>
 80011d4:	2301      	movs	r3, #1
 80011d6:	e0d1      	b.n	800137c <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80011d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001384 <SD_disk_initialize+0x1c0>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <SD_disk_initialize+0x2a>
 80011e6:	4b67      	ldr	r3, [pc, #412]	@ (8001384 <SD_disk_initialize+0x1c0>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	e0c6      	b.n	800137c <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80011ee:	f7ff fecb 	bl	8000f88 <SD_PowerOn>

	/* slave select */
	SELECT();
 80011f2:	f7ff fe35 	bl	8000e60 <SELECT>

	/* check disk type */
	type = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80011fa:	2100      	movs	r1, #0
 80011fc:	2040      	movs	r0, #64	@ 0x40
 80011fe:	f7ff ff8c 	bl	800111a <SD_SendCmd>
 8001202:	4603      	mov	r3, r0
 8001204:	2b01      	cmp	r3, #1
 8001206:	f040 80a1 	bne.w	800134c <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800120a:	4b5f      	ldr	r3, [pc, #380]	@ (8001388 <SD_disk_initialize+0x1c4>)
 800120c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001210:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001212:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001216:	2048      	movs	r0, #72	@ 0x48
 8001218:	f7ff ff7f 	bl	800111a <SD_SendCmd>
 800121c:	4603      	mov	r3, r0
 800121e:	2b01      	cmp	r3, #1
 8001220:	d155      	bne.n	80012ce <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8001222:	2300      	movs	r3, #0
 8001224:	73fb      	strb	r3, [r7, #15]
 8001226:	e00c      	b.n	8001242 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001228:	7bfc      	ldrb	r4, [r7, #15]
 800122a:	f7ff fe69 	bl	8000f00 <SPI_RxByte>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	f104 0310 	add.w	r3, r4, #16
 8001236:	443b      	add	r3, r7
 8001238:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	3301      	adds	r3, #1
 8001240:	73fb      	strb	r3, [r7, #15]
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	2b03      	cmp	r3, #3
 8001246:	d9ef      	bls.n	8001228 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001248:	7abb      	ldrb	r3, [r7, #10]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d17e      	bne.n	800134c <SD_disk_initialize+0x188>
 800124e:	7afb      	ldrb	r3, [r7, #11]
 8001250:	2baa      	cmp	r3, #170	@ 0xaa
 8001252:	d17b      	bne.n	800134c <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001254:	2100      	movs	r1, #0
 8001256:	2077      	movs	r0, #119	@ 0x77
 8001258:	f7ff ff5f 	bl	800111a <SD_SendCmd>
 800125c:	4603      	mov	r3, r0
 800125e:	2b01      	cmp	r3, #1
 8001260:	d807      	bhi.n	8001272 <SD_disk_initialize+0xae>
 8001262:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001266:	2069      	movs	r0, #105	@ 0x69
 8001268:	f7ff ff57 	bl	800111a <SD_SendCmd>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <SD_disk_initialize+0xb8>
				} while (Timer1);
 8001272:	4b45      	ldr	r3, [pc, #276]	@ (8001388 <SD_disk_initialize+0x1c4>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1ec      	bne.n	8001254 <SD_disk_initialize+0x90>
 800127a:	e000      	b.n	800127e <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800127c:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800127e:	4b42      	ldr	r3, [pc, #264]	@ (8001388 <SD_disk_initialize+0x1c4>)
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d062      	beq.n	800134c <SD_disk_initialize+0x188>
 8001286:	2100      	movs	r1, #0
 8001288:	207a      	movs	r0, #122	@ 0x7a
 800128a:	f7ff ff46 	bl	800111a <SD_SendCmd>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d15b      	bne.n	800134c <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
 8001298:	e00c      	b.n	80012b4 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 800129a:	7bfc      	ldrb	r4, [r7, #15]
 800129c:	f7ff fe30 	bl	8000f00 <SPI_RxByte>
 80012a0:	4603      	mov	r3, r0
 80012a2:	461a      	mov	r2, r3
 80012a4:	f104 0310 	add.w	r3, r4, #16
 80012a8:	443b      	add	r3, r7
 80012aa:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	3301      	adds	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	2b03      	cmp	r3, #3
 80012b8:	d9ef      	bls.n	800129a <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80012ba:	7a3b      	ldrb	r3, [r7, #8]
 80012bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SD_disk_initialize+0x104>
 80012c4:	230c      	movs	r3, #12
 80012c6:	e000      	b.n	80012ca <SD_disk_initialize+0x106>
 80012c8:	2304      	movs	r3, #4
 80012ca:	73bb      	strb	r3, [r7, #14]
 80012cc:	e03e      	b.n	800134c <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80012ce:	2100      	movs	r1, #0
 80012d0:	2077      	movs	r0, #119	@ 0x77
 80012d2:	f7ff ff22 	bl	800111a <SD_SendCmd>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d808      	bhi.n	80012ee <SD_disk_initialize+0x12a>
 80012dc:	2100      	movs	r1, #0
 80012de:	2069      	movs	r0, #105	@ 0x69
 80012e0:	f7ff ff1b 	bl	800111a <SD_SendCmd>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d801      	bhi.n	80012ee <SD_disk_initialize+0x12a>
 80012ea:	2302      	movs	r3, #2
 80012ec:	e000      	b.n	80012f0 <SD_disk_initialize+0x12c>
 80012ee:	2301      	movs	r3, #1
 80012f0:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80012f2:	7bbb      	ldrb	r3, [r7, #14]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d10e      	bne.n	8001316 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80012f8:	2100      	movs	r1, #0
 80012fa:	2077      	movs	r0, #119	@ 0x77
 80012fc:	f7ff ff0d 	bl	800111a <SD_SendCmd>
 8001300:	4603      	mov	r3, r0
 8001302:	2b01      	cmp	r3, #1
 8001304:	d80e      	bhi.n	8001324 <SD_disk_initialize+0x160>
 8001306:	2100      	movs	r1, #0
 8001308:	2069      	movs	r0, #105	@ 0x69
 800130a:	f7ff ff06 	bl	800111a <SD_SendCmd>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d107      	bne.n	8001324 <SD_disk_initialize+0x160>
 8001314:	e00c      	b.n	8001330 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001316:	2100      	movs	r1, #0
 8001318:	2041      	movs	r0, #65	@ 0x41
 800131a:	f7ff fefe 	bl	800111a <SD_SendCmd>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d004      	beq.n	800132e <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8001324:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <SD_disk_initialize+0x1c4>)
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1e2      	bne.n	80012f2 <SD_disk_initialize+0x12e>
 800132c:	e000      	b.n	8001330 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800132e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001330:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <SD_disk_initialize+0x1c4>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d007      	beq.n	8001348 <SD_disk_initialize+0x184>
 8001338:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800133c:	2050      	movs	r0, #80	@ 0x50
 800133e:	f7ff feec 	bl	800111a <SD_SendCmd>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <SD_disk_initialize+0x188>
 8001348:	2300      	movs	r3, #0
 800134a:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800134c:	4a0f      	ldr	r2, [pc, #60]	@ (800138c <SD_disk_initialize+0x1c8>)
 800134e:	7bbb      	ldrb	r3, [r7, #14]
 8001350:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8001352:	f7ff fd93 	bl	8000e7c <DESELECT>
	SPI_RxByte();
 8001356:	f7ff fdd3 	bl	8000f00 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800135a:	7bbb      	ldrb	r3, [r7, #14]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d008      	beq.n	8001372 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001360:	4b08      	ldr	r3, [pc, #32]	@ (8001384 <SD_disk_initialize+0x1c0>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	f023 0301 	bic.w	r3, r3, #1
 800136a:	b2da      	uxtb	r2, r3
 800136c:	4b05      	ldr	r3, [pc, #20]	@ (8001384 <SD_disk_initialize+0x1c0>)
 800136e:	701a      	strb	r2, [r3, #0]
 8001370:	e001      	b.n	8001376 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8001372:	f7ff fe4b 	bl	800100c <SD_PowerOff>
	}

	return Stat;
 8001376:	4b03      	ldr	r3, [pc, #12]	@ (8001384 <SD_disk_initialize+0x1c0>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b2db      	uxtb	r3, r3
}
 800137c:	4618      	mov	r0, r3
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	bd90      	pop	{r4, r7, pc}
 8001384:	20000000 	.word	0x20000000
 8001388:	200000ac 	.word	0x200000ac
 800138c:	200000b0 	.word	0x200000b0

08001390 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <SD_disk_status+0x14>
 80013a0:	2301      	movs	r3, #1
 80013a2:	e002      	b.n	80013aa <SD_disk_status+0x1a>
	return Stat;
 80013a4:	4b03      	ldr	r3, [pc, #12]	@ (80013b4 <SD_disk_status+0x24>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b2db      	uxtb	r3, r3
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr
 80013b4:	20000000 	.word	0x20000000

080013b8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
 80013c2:	603b      	str	r3, [r7, #0]
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d102      	bne.n	80013d4 <SD_disk_read+0x1c>
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <SD_disk_read+0x20>
 80013d4:	2304      	movs	r3, #4
 80013d6:	e051      	b.n	800147c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80013d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001484 <SD_disk_read+0xcc>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SD_disk_read+0x32>
 80013e6:	2303      	movs	r3, #3
 80013e8:	e048      	b.n	800147c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80013ea:	4b27      	ldr	r3, [pc, #156]	@ (8001488 <SD_disk_read+0xd0>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	f003 0304 	and.w	r3, r3, #4
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d102      	bne.n	80013fc <SD_disk_read+0x44>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	025b      	lsls	r3, r3, #9
 80013fa:	607b      	str	r3, [r7, #4]

	SELECT();
 80013fc:	f7ff fd30 	bl	8000e60 <SELECT>

	if (count == 1)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d111      	bne.n	800142a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	2051      	movs	r0, #81	@ 0x51
 800140a:	f7ff fe86 	bl	800111a <SD_SendCmd>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d129      	bne.n	8001468 <SD_disk_read+0xb0>
 8001414:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001418:	68b8      	ldr	r0, [r7, #8]
 800141a:	f7ff fe0d 	bl	8001038 <SD_RxDataBlock>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d021      	beq.n	8001468 <SD_disk_read+0xb0>
 8001424:	2300      	movs	r3, #0
 8001426:	603b      	str	r3, [r7, #0]
 8001428:	e01e      	b.n	8001468 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	2052      	movs	r0, #82	@ 0x52
 800142e:	f7ff fe74 	bl	800111a <SD_SendCmd>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d117      	bne.n	8001468 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001438:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800143c:	68b8      	ldr	r0, [r7, #8]
 800143e:	f7ff fdfb 	bl	8001038 <SD_RxDataBlock>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00a      	beq.n	800145e <SD_disk_read+0xa6>
				buff += 512;
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800144e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	3b01      	subs	r3, #1
 8001454:	603b      	str	r3, [r7, #0]
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1ed      	bne.n	8001438 <SD_disk_read+0x80>
 800145c:	e000      	b.n	8001460 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800145e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8001460:	2100      	movs	r1, #0
 8001462:	204c      	movs	r0, #76	@ 0x4c
 8001464:	f7ff fe59 	bl	800111a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001468:	f7ff fd08 	bl	8000e7c <DESELECT>
	SPI_RxByte();
 800146c:	f7ff fd48 	bl	8000f00 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	bf14      	ite	ne
 8001476:	2301      	movne	r3, #1
 8001478:	2300      	moveq	r3, #0
 800147a:	b2db      	uxtb	r3, r3
}
 800147c:	4618      	mov	r0, r3
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000000 	.word	0x20000000
 8001488:	200000b0 	.word	0x200000b0

0800148c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	4603      	mov	r3, r0
 800149a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d102      	bne.n	80014a8 <SD_disk_write+0x1c>
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d101      	bne.n	80014ac <SD_disk_write+0x20>
 80014a8:	2304      	movs	r3, #4
 80014aa:	e06b      	b.n	8001584 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80014ac:	4b37      	ldr	r3, [pc, #220]	@ (800158c <SD_disk_write+0x100>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <SD_disk_write+0x32>
 80014ba:	2303      	movs	r3, #3
 80014bc:	e062      	b.n	8001584 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80014be:	4b33      	ldr	r3, [pc, #204]	@ (800158c <SD_disk_write+0x100>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SD_disk_write+0x44>
 80014cc:	2302      	movs	r3, #2
 80014ce:	e059      	b.n	8001584 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80014d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001590 <SD_disk_write+0x104>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <SD_disk_write+0x56>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	025b      	lsls	r3, r3, #9
 80014e0:	607b      	str	r3, [r7, #4]

	SELECT();
 80014e2:	f7ff fcbd 	bl	8000e60 <SELECT>

	if (count == 1)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d110      	bne.n	800150e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	2058      	movs	r0, #88	@ 0x58
 80014f0:	f7ff fe13 	bl	800111a <SD_SendCmd>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d13a      	bne.n	8001570 <SD_disk_write+0xe4>
 80014fa:	21fe      	movs	r1, #254	@ 0xfe
 80014fc:	68b8      	ldr	r0, [r7, #8]
 80014fe:	f7ff fdc9 	bl	8001094 <SD_TxDataBlock>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d033      	beq.n	8001570 <SD_disk_write+0xe4>
			count = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	603b      	str	r3, [r7, #0]
 800150c:	e030      	b.n	8001570 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800150e:	4b20      	ldr	r3, [pc, #128]	@ (8001590 <SD_disk_write+0x104>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d007      	beq.n	800152a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800151a:	2100      	movs	r1, #0
 800151c:	2077      	movs	r0, #119	@ 0x77
 800151e:	f7ff fdfc 	bl	800111a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	2057      	movs	r0, #87	@ 0x57
 8001526:	f7ff fdf8 	bl	800111a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800152a:	6879      	ldr	r1, [r7, #4]
 800152c:	2059      	movs	r0, #89	@ 0x59
 800152e:	f7ff fdf4 	bl	800111a <SD_SendCmd>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d11b      	bne.n	8001570 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001538:	21fc      	movs	r1, #252	@ 0xfc
 800153a:	68b8      	ldr	r0, [r7, #8]
 800153c:	f7ff fdaa 	bl	8001094 <SD_TxDataBlock>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d00a      	beq.n	800155c <SD_disk_write+0xd0>
				buff += 512;
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800154c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	603b      	str	r3, [r7, #0]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1ee      	bne.n	8001538 <SD_disk_write+0xac>
 800155a:	e000      	b.n	800155e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800155c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800155e:	21fd      	movs	r1, #253	@ 0xfd
 8001560:	2000      	movs	r0, #0
 8001562:	f7ff fd97 	bl	8001094 <SD_TxDataBlock>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <SD_disk_write+0xe4>
			{
				count = 1;
 800156c:	2301      	movs	r3, #1
 800156e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001570:	f7ff fc84 	bl	8000e7c <DESELECT>
	SPI_RxByte();
 8001574:	f7ff fcc4 	bl	8000f00 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	bf14      	ite	ne
 800157e:	2301      	movne	r3, #1
 8001580:	2300      	moveq	r3, #0
 8001582:	b2db      	uxtb	r3, r3
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000000 	.word	0x20000000
 8001590:	200000b0 	.word	0x200000b0

08001594 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b08b      	sub	sp, #44	@ 0x2c
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	603a      	str	r2, [r7, #0]
 800159e:	71fb      	strb	r3, [r7, #7]
 80015a0:	460b      	mov	r3, r1
 80015a2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <SD_disk_ioctl+0x1e>
 80015ae:	2304      	movs	r3, #4
 80015b0:	e113      	b.n	80017da <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	2b05      	cmp	r3, #5
 80015bc:	d124      	bne.n	8001608 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80015be:	6a3b      	ldr	r3, [r7, #32]
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d012      	beq.n	80015ec <SD_disk_ioctl+0x58>
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	dc1a      	bgt.n	8001600 <SD_disk_ioctl+0x6c>
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <SD_disk_ioctl+0x40>
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d006      	beq.n	80015e0 <SD_disk_ioctl+0x4c>
 80015d2:	e015      	b.n	8001600 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 80015d4:	f7ff fd1a 	bl	800100c <SD_PowerOff>
			res = RES_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 80015de:	e0fa      	b.n	80017d6 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 80015e0:	f7ff fcd2 	bl	8000f88 <SD_PowerOn>
			res = RES_OK;
 80015e4:	2300      	movs	r3, #0
 80015e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 80015ea:	e0f4      	b.n	80017d6 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 80015ec:	6a3b      	ldr	r3, [r7, #32]
 80015ee:	1c5c      	adds	r4, r3, #1
 80015f0:	f7ff fd18 	bl	8001024 <SD_CheckPower>
 80015f4:	4603      	mov	r3, r0
 80015f6:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 80015f8:	2300      	movs	r3, #0
 80015fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 80015fe:	e0ea      	b.n	80017d6 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8001600:	2304      	movs	r3, #4
 8001602:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001606:	e0e6      	b.n	80017d6 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001608:	4b76      	ldr	r3, [pc, #472]	@ (80017e4 <SD_disk_ioctl+0x250>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <SD_disk_ioctl+0x86>
 8001616:	2303      	movs	r3, #3
 8001618:	e0df      	b.n	80017da <SD_disk_ioctl+0x246>

		SELECT();
 800161a:	f7ff fc21 	bl	8000e60 <SELECT>

		switch (ctrl)
 800161e:	79bb      	ldrb	r3, [r7, #6]
 8001620:	2b0d      	cmp	r3, #13
 8001622:	f200 80c9 	bhi.w	80017b8 <SD_disk_ioctl+0x224>
 8001626:	a201      	add	r2, pc, #4	@ (adr r2, 800162c <SD_disk_ioctl+0x98>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	08001723 	.word	0x08001723
 8001630:	08001665 	.word	0x08001665
 8001634:	08001713 	.word	0x08001713
 8001638:	080017b9 	.word	0x080017b9
 800163c:	080017b9 	.word	0x080017b9
 8001640:	080017b9 	.word	0x080017b9
 8001644:	080017b9 	.word	0x080017b9
 8001648:	080017b9 	.word	0x080017b9
 800164c:	080017b9 	.word	0x080017b9
 8001650:	080017b9 	.word	0x080017b9
 8001654:	080017b9 	.word	0x080017b9
 8001658:	08001735 	.word	0x08001735
 800165c:	08001759 	.word	0x08001759
 8001660:	0800177d 	.word	0x0800177d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001664:	2100      	movs	r1, #0
 8001666:	2049      	movs	r0, #73	@ 0x49
 8001668:	f7ff fd57 	bl	800111a <SD_SendCmd>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	f040 80a6 	bne.w	80017c0 <SD_disk_ioctl+0x22c>
 8001674:	f107 030c 	add.w	r3, r7, #12
 8001678:	2110      	movs	r1, #16
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fcdc 	bl	8001038 <SD_RxDataBlock>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 809c 	beq.w	80017c0 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8001688:	7b3b      	ldrb	r3, [r7, #12]
 800168a:	099b      	lsrs	r3, r3, #6
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b01      	cmp	r3, #1
 8001690:	d10d      	bne.n	80016ae <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001692:	7d7b      	ldrb	r3, [r7, #21]
 8001694:	461a      	mov	r2, r3
 8001696:	7d3b      	ldrb	r3, [r7, #20]
 8001698:	021b      	lsls	r3, r3, #8
 800169a:	b29b      	uxth	r3, r3
 800169c:	4413      	add	r3, r2
 800169e:	b29b      	uxth	r3, r3
 80016a0:	3301      	adds	r3, #1
 80016a2:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80016a4:	8bfb      	ldrh	r3, [r7, #30]
 80016a6:	029a      	lsls	r2, r3, #10
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	e02d      	b.n	800170a <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80016ae:	7c7b      	ldrb	r3, [r7, #17]
 80016b0:	f003 030f 	and.w	r3, r3, #15
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	7dbb      	ldrb	r3, [r7, #22]
 80016b8:	09db      	lsrs	r3, r3, #7
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	4413      	add	r3, r2
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	7d7b      	ldrb	r3, [r7, #21]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	f003 0306 	and.w	r3, r3, #6
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	4413      	add	r3, r2
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	3302      	adds	r3, #2
 80016d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80016d6:	7d3b      	ldrb	r3, [r7, #20]
 80016d8:	099b      	lsrs	r3, r3, #6
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	461a      	mov	r2, r3
 80016de:	7cfb      	ldrb	r3, [r7, #19]
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	4413      	add	r3, r2
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	7cbb      	ldrb	r3, [r7, #18]
 80016ea:	029b      	lsls	r3, r3, #10
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	4413      	add	r3, r2
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	3301      	adds	r3, #1
 80016fa:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80016fc:	8bfa      	ldrh	r2, [r7, #30]
 80016fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001702:	3b09      	subs	r3, #9
 8001704:	409a      	lsls	r2, r3
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800170a:	2300      	movs	r3, #0
 800170c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8001710:	e056      	b.n	80017c0 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001718:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800171a:	2300      	movs	r3, #0
 800171c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001720:	e055      	b.n	80017ce <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001722:	f7ff fc17 	bl	8000f54 <SD_ReadyWait>
 8001726:	4603      	mov	r3, r0
 8001728:	2bff      	cmp	r3, #255	@ 0xff
 800172a:	d14b      	bne.n	80017c4 <SD_disk_ioctl+0x230>
 800172c:	2300      	movs	r3, #0
 800172e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001732:	e047      	b.n	80017c4 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001734:	2100      	movs	r1, #0
 8001736:	2049      	movs	r0, #73	@ 0x49
 8001738:	f7ff fcef 	bl	800111a <SD_SendCmd>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d142      	bne.n	80017c8 <SD_disk_ioctl+0x234>
 8001742:	2110      	movs	r1, #16
 8001744:	6a38      	ldr	r0, [r7, #32]
 8001746:	f7ff fc77 	bl	8001038 <SD_RxDataBlock>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d03b      	beq.n	80017c8 <SD_disk_ioctl+0x234>
 8001750:	2300      	movs	r3, #0
 8001752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001756:	e037      	b.n	80017c8 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001758:	2100      	movs	r1, #0
 800175a:	204a      	movs	r0, #74	@ 0x4a
 800175c:	f7ff fcdd 	bl	800111a <SD_SendCmd>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d132      	bne.n	80017cc <SD_disk_ioctl+0x238>
 8001766:	2110      	movs	r1, #16
 8001768:	6a38      	ldr	r0, [r7, #32]
 800176a:	f7ff fc65 	bl	8001038 <SD_RxDataBlock>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d02b      	beq.n	80017cc <SD_disk_ioctl+0x238>
 8001774:	2300      	movs	r3, #0
 8001776:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 800177a:	e027      	b.n	80017cc <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800177c:	2100      	movs	r1, #0
 800177e:	207a      	movs	r0, #122	@ 0x7a
 8001780:	f7ff fccb 	bl	800111a <SD_SendCmd>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d116      	bne.n	80017b8 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 800178a:	2300      	movs	r3, #0
 800178c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001790:	e00b      	b.n	80017aa <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8001792:	6a3c      	ldr	r4, [r7, #32]
 8001794:	1c63      	adds	r3, r4, #1
 8001796:	623b      	str	r3, [r7, #32]
 8001798:	f7ff fbb2 	bl	8000f00 <SPI_RxByte>
 800179c:	4603      	mov	r3, r0
 800179e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80017a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80017aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80017ae:	2b03      	cmp	r3, #3
 80017b0:	d9ef      	bls.n	8001792 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 80017b8:	2304      	movs	r3, #4
 80017ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80017be:	e006      	b.n	80017ce <SD_disk_ioctl+0x23a>
			break;
 80017c0:	bf00      	nop
 80017c2:	e004      	b.n	80017ce <SD_disk_ioctl+0x23a>
			break;
 80017c4:	bf00      	nop
 80017c6:	e002      	b.n	80017ce <SD_disk_ioctl+0x23a>
			break;
 80017c8:	bf00      	nop
 80017ca:	e000      	b.n	80017ce <SD_disk_ioctl+0x23a>
			break;
 80017cc:	bf00      	nop
		}

		DESELECT();
 80017ce:	f7ff fb55 	bl	8000e7c <DESELECT>
		SPI_RxByte();
 80017d2:	f7ff fb95 	bl	8000f00 <SPI_RxByte>
	}

	return res;
 80017d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80017da:	4618      	mov	r0, r3
 80017dc:	372c      	adds	r7, #44	@ 0x2c
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd90      	pop	{r4, r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000000 	.word	0x20000000

080017e8 <HAL_CAN_RxFifo0MsgPendingCallback>:
char Coolant_Text[20];  // Texto con valor de temperatura del refrigerante
char Battery_Text[20];  // Texto con valor de voltaje de la batera


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80017f0:	4b5c      	ldr	r3, [pc, #368]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 80017f2:	4a5d      	ldr	r2, [pc, #372]	@ (8001968 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 80017f4:	2100      	movs	r1, #0
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f001 f9d0 	bl	8002b9c <HAL_CAN_GetRxMessage>
	count++;
 80017fc:	4b5b      	ldr	r3, [pc, #364]	@ (800196c <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	3301      	adds	r3, #1
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4b59      	ldr	r3, [pc, #356]	@ (800196c <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8001806:	701a      	strb	r2, [r3, #0]

	switch (RxHeader.StdId){
 8001808:	4b57      	ldr	r3, [pc, #348]	@ (8001968 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 8001810:	f040 80a4 	bne.w	800195c <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
////			Coolant_Temp = (uint8_t)RxData[3];
//			break;

		case 0x120:

			Engine_Speed = (uint8_t)RxData[0];
 8001814:	4b53      	ldr	r3, [pc, #332]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	4b55      	ldr	r3, [pc, #340]	@ (8001970 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800181c:	601a      	str	r2, [r3, #0]
			Engine_Speed = (int)Engine_Speed *100;
 800181e:	4b54      	ldr	r3, [pc, #336]	@ (8001970 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2264      	movs	r2, #100	@ 0x64
 8001824:	fb02 f303 	mul.w	r3, r2, r3
 8001828:	4a51      	ldr	r2, [pc, #324]	@ (8001970 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800182a:	6013      	str	r3, [r2, #0]
			Throttle_Pos = (uint8_t)RxData[1];
 800182c:	4b4d      	ldr	r3, [pc, #308]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 800182e:	785a      	ldrb	r2, [r3, #1]
 8001830:	4b50      	ldr	r3, [pc, #320]	@ (8001974 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001832:	701a      	strb	r2, [r3, #0]
			Coolant_Temp = (uint8_t)RxData[2];
 8001834:	4b4b      	ldr	r3, [pc, #300]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8001836:	789a      	ldrb	r2, [r3, #2]
 8001838:	4b4f      	ldr	r3, [pc, #316]	@ (8001978 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 800183a:	701a      	strb	r2, [r3, #0]
			Battery_Voltage = (uint8_t)RxData[3];
 800183c:	4b49      	ldr	r3, [pc, #292]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 800183e:	78da      	ldrb	r2, [r3, #3]
 8001840:	4b4e      	ldr	r3, [pc, #312]	@ (800197c <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001842:	701a      	strb	r2, [r3, #0]

			Brake_Pressure = (int16_t)RxData[4]<<8 | RxData[5];
 8001844:	4b47      	ldr	r3, [pc, #284]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8001846:	791b      	ldrb	r3, [r3, #4]
 8001848:	021b      	lsls	r3, r3, #8
 800184a:	b21a      	sxth	r2, r3
 800184c:	4b45      	ldr	r3, [pc, #276]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 800184e:	795b      	ldrb	r3, [r3, #5]
 8001850:	b21b      	sxth	r3, r3
 8001852:	4313      	orrs	r3, r2
 8001854:	b21a      	sxth	r2, r3
 8001856:	4b4a      	ldr	r3, [pc, #296]	@ (8001980 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8001858:	801a      	strh	r2, [r3, #0]


			sprintf(RPM_text, "%d", Engine_Speed);
 800185a:	4b45      	ldr	r3, [pc, #276]	@ (8001970 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	4948      	ldr	r1, [pc, #288]	@ (8001984 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001862:	4849      	ldr	r0, [pc, #292]	@ (8001988 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8001864:	f005 fbd8 	bl	8007018 <siprintf>
			NEXTION_SendText(&huart1, "revValue", RPM_text, "RPM");
 8001868:	4b48      	ldr	r3, [pc, #288]	@ (800198c <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 800186a:	4a47      	ldr	r2, [pc, #284]	@ (8001988 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 800186c:	4948      	ldr	r1, [pc, #288]	@ (8001990 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>)
 800186e:	4849      	ldr	r0, [pc, #292]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8001870:	f000 fb58 	bl	8001f24 <NEXTION_SendText>
			NEXTION_Send_Revs_v2(&huart1, Engine_Speed);
 8001874:	4b3e      	ldr	r3, [pc, #248]	@ (8001970 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	4846      	ldr	r0, [pc, #280]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800187c:	f000 fc50 	bl	8002120 <NEXTION_Send_Revs_v2>


			NEXTION_SendNumber(&huart1, "acePedal", Throttle_Pos);
 8001880:	4b3c      	ldr	r3, [pc, #240]	@ (8001974 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4944      	ldr	r1, [pc, #272]	@ (8001998 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8001888:	4842      	ldr	r0, [pc, #264]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800188a:	f000 fb8d 	bl	8001fa8 <NEXTION_SendNumber>

			sprintf(Coolant_Text, "%d", Coolant_Temp);
 800188e:	4b3a      	ldr	r3, [pc, #232]	@ (8001978 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	493b      	ldr	r1, [pc, #236]	@ (8001984 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8001896:	4841      	ldr	r0, [pc, #260]	@ (800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 8001898:	f005 fbbe 	bl	8007018 <siprintf>
			NEXTION_SendText(&huart1,"engineTemp",Coolant_Text,"\xB0");
 800189c:	4b40      	ldr	r3, [pc, #256]	@ (80019a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 800189e:	4a3f      	ldr	r2, [pc, #252]	@ (800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 80018a0:	4940      	ldr	r1, [pc, #256]	@ (80019a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 80018a2:	483c      	ldr	r0, [pc, #240]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80018a4:	f000 fb3e 	bl	8001f24 <NEXTION_SendText>
			//Creamos el condicional para los colores de la temperatura de refrigerante
			if (Coolant_Temp<95){
 80018a8:	4b33      	ldr	r3, [pc, #204]	@ (8001978 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b5e      	cmp	r3, #94	@ 0x5e
 80018ae:	d806      	bhi.n	80018be <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				NEXTION_estado_color(&huart1, "engineTemp", 36609);
 80018b0:	f648 7201 	movw	r2, #36609	@ 0x8f01
 80018b4:	493b      	ldr	r1, [pc, #236]	@ (80019a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 80018b6:	4837      	ldr	r0, [pc, #220]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80018b8:	f000 fc06 	bl	80020c8 <NEXTION_estado_color>
 80018bc:	e014      	b.n	80018e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
			}
			else if((Coolant_Temp>=95)&&(Coolant_Temp<=99)){
 80018be:	4b2e      	ldr	r3, [pc, #184]	@ (8001978 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b5e      	cmp	r3, #94	@ 0x5e
 80018c4:	d90a      	bls.n	80018dc <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>
 80018c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001978 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b63      	cmp	r3, #99	@ 0x63
 80018cc:	d806      	bhi.n	80018dc <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>
				NEXTION_estado_color(&huart1, "engineTemp", 64520);
 80018ce:	f64f 4208 	movw	r2, #64520	@ 0xfc08
 80018d2:	4934      	ldr	r1, [pc, #208]	@ (80019a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 80018d4:	482f      	ldr	r0, [pc, #188]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80018d6:	f000 fbf7 	bl	80020c8 <NEXTION_estado_color>
 80018da:	e005      	b.n	80018e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
			}
			else{
				NEXTION_estado_color(&huart1, "engineTemp", 63488);
 80018dc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80018e0:	4930      	ldr	r1, [pc, #192]	@ (80019a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 80018e2:	482c      	ldr	r0, [pc, #176]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80018e4:	f000 fbf0 	bl	80020c8 <NEXTION_estado_color>
			}


			sprintf(Battery_Text, "%d",Battery_Voltage);
 80018e8:	4b24      	ldr	r3, [pc, #144]	@ (800197c <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4925      	ldr	r1, [pc, #148]	@ (8001984 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 80018f0:	482d      	ldr	r0, [pc, #180]	@ (80019a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 80018f2:	f005 fb91 	bl	8007018 <siprintf>
			NEXTION_SendText(&huart1,"voltage",Battery_Text,"V");
 80018f6:	4b2d      	ldr	r3, [pc, #180]	@ (80019ac <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80018f8:	4a2b      	ldr	r2, [pc, #172]	@ (80019a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 80018fa:	492d      	ldr	r1, [pc, #180]	@ (80019b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 80018fc:	4825      	ldr	r0, [pc, #148]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80018fe:	f000 fb11 	bl	8001f24 <NEXTION_SendText>
			//Creamos el condicional para los colores de la bateria
			if (Battery_Voltage>=12.5){
 8001902:	4b1e      	ldr	r3, [pc, #120]	@ (800197c <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b0c      	cmp	r3, #12
 8001908:	d906      	bls.n	8001918 <HAL_CAN_RxFifo0MsgPendingCallback+0x130>
				NEXTION_estado_color(&huart1, "voltage", 36609);
 800190a:	f648 7201 	movw	r2, #36609	@ 0x8f01
 800190e:	4928      	ldr	r1, [pc, #160]	@ (80019b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8001910:	4820      	ldr	r0, [pc, #128]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8001912:	f000 fbd9 	bl	80020c8 <NEXTION_estado_color>
 8001916:	e014      	b.n	8001942 <HAL_CAN_RxFifo0MsgPendingCallback+0x15a>
			}
			else if((Battery_Voltage<12.5)&&(Battery_Voltage>=12)){
 8001918:	4b18      	ldr	r3, [pc, #96]	@ (800197c <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b0c      	cmp	r3, #12
 800191e:	d80a      	bhi.n	8001936 <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
 8001920:	4b16      	ldr	r3, [pc, #88]	@ (800197c <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b0b      	cmp	r3, #11
 8001926:	d906      	bls.n	8001936 <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
				NEXTION_estado_color(&huart1, "voltage", 64520);
 8001928:	f64f 4208 	movw	r2, #64520	@ 0xfc08
 800192c:	4920      	ldr	r1, [pc, #128]	@ (80019b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 800192e:	4819      	ldr	r0, [pc, #100]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8001930:	f000 fbca 	bl	80020c8 <NEXTION_estado_color>
 8001934:	e005      	b.n	8001942 <HAL_CAN_RxFifo0MsgPendingCallback+0x15a>
			}
			else{
				NEXTION_estado_color(&huart1, "voltage", 63488);
 8001936:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800193a:	491d      	ldr	r1, [pc, #116]	@ (80019b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 800193c:	4815      	ldr	r0, [pc, #84]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800193e:	f000 fbc3 	bl	80020c8 <NEXTION_estado_color>
			}


			NEXTION_SendNumber(&huart1, "brakePedal", Brake_Pressure);
 8001942:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8001944:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001948:	461a      	mov	r2, r3
 800194a:	491a      	ldr	r1, [pc, #104]	@ (80019b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 800194c:	4811      	ldr	r0, [pc, #68]	@ (8001994 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800194e:	f000 fb2b 	bl	8001fa8 <NEXTION_SendNumber>

			Gear = (uint8_t)RxData[6];
 8001952:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8001954:	799a      	ldrb	r2, [r3, #6]
 8001956:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8001958:	701a      	strb	r2, [r3, #0]

			break;
 800195a:	bf00      	nop
	}

//	if (RxHeader.StdId == 0x118){
//	Message_Ready118 = 1;
//	}
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000248 	.word	0x20000248
 8001968:	2000022c 	.word	0x2000022c
 800196c:	20000250 	.word	0x20000250
 8001970:	20000254 	.word	0x20000254
 8001974:	20000258 	.word	0x20000258
 8001978:	20000259 	.word	0x20000259
 800197c:	2000025a 	.word	0x2000025a
 8001980:	2000025c 	.word	0x2000025c
 8001984:	08007834 	.word	0x08007834
 8001988:	20000270 	.word	0x20000270
 800198c:	08007838 	.word	0x08007838
 8001990:	0800783c 	.word	0x0800783c
 8001994:	200001e4 	.word	0x200001e4
 8001998:	08007848 	.word	0x08007848
 800199c:	20000284 	.word	0x20000284
 80019a0:	08007854 	.word	0x08007854
 80019a4:	08007858 	.word	0x08007858
 80019a8:	20000298 	.word	0x20000298
 80019ac:	08007864 	.word	0x08007864
 80019b0:	08007868 	.word	0x08007868
 80019b4:	08007870 	.word	0x08007870
 80019b8:	2000025e 	.word	0x2000025e

080019bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c2:	f000 fe5d 	bl	8002680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019c6:	f000 f8a9 	bl	8001b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ca:	f000 fa2d 	bl	8001e28 <MX_GPIO_Init>
  MX_CAN_Init();
 80019ce:	f000 f8ff 	bl	8001bd0 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80019d2:	f000 f9ff 	bl	8001dd4 <MX_USART1_UART_Init>
  MX_RTC_Init();
 80019d6:	f000 f97d 	bl	8001cd4 <MX_RTC_Init>
  MX_SPI2_Init();
 80019da:	f000 f9c5 	bl	8001d68 <MX_SPI2_Init>
  MX_FATFS_Init();
 80019de:	f005 f997 	bl	8006d10 <MX_FATFS_Init>
  MX_I2C1_Init();
 80019e2:	f000 f949 	bl	8001c78 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */

  NEXTION_SendPageChange(&huart1,"page2");
 80019e6:	493d      	ldr	r1, [pc, #244]	@ (8001adc <main+0x120>)
 80019e8:	483d      	ldr	r0, [pc, #244]	@ (8001ae0 <main+0x124>)
 80019ea:	f000 fb09 	bl	8002000 <NEXTION_SendPageChange>
  HAL_Delay(2800);
 80019ee:	f44f 602f 	mov.w	r0, #2800	@ 0xaf0
 80019f2:	f000 fea7 	bl	8002744 <HAL_Delay>

  //Mostrar dashware page
  NEXTION_SendPageChange(&huart1,"page1");
 80019f6:	493b      	ldr	r1, [pc, #236]	@ (8001ae4 <main+0x128>)
 80019f8:	4839      	ldr	r0, [pc, #228]	@ (8001ae0 <main+0x124>)
 80019fa:	f000 fb01 	bl	8002000 <NEXTION_SendPageChange>

  //Inicializar interfaz a negro (por si se qued la pgina con estilos a rojo por alguna alerta provocada por NEXTION_Alert())
  NEXTION_Alert(&huart1, 0);
 80019fe:	2100      	movs	r1, #0
 8001a00:	4837      	ldr	r0, [pc, #220]	@ (8001ae0 <main+0x124>)
 8001a02:	f000 fb27 	bl	8002054 <NEXTION_Alert>

  HAL_CAN_Start(&hcan);
 8001a06:	4838      	ldr	r0, [pc, #224]	@ (8001ae8 <main+0x12c>)
 8001a08:	f001 f884 	bl	8002b14 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001a0c:	2102      	movs	r1, #2
 8001a0e:	4836      	ldr	r0, [pc, #216]	@ (8001ae8 <main+0x12c>)
 8001a10:	f001 f9e5 	bl	8002dde <HAL_CAN_ActivateNotification>

  MPU_6050_init();
 8001a14:	f7ff f8e8 	bl	8000be8 <MPU_6050_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	4934      	ldr	r1, [pc, #208]	@ (8001aec <main+0x130>)
 8001a1c:	4834      	ldr	r0, [pc, #208]	@ (8001af0 <main+0x134>)
 8001a1e:	f004 f893 	bl	8005b48 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001a22:	2200      	movs	r2, #0
 8001a24:	4933      	ldr	r1, [pc, #204]	@ (8001af4 <main+0x138>)
 8001a26:	4832      	ldr	r0, [pc, #200]	@ (8001af0 <main+0x134>)
 8001a28:	f003 ff00 	bl	800582c <HAL_RTC_GetTime>

	sprintf(Date,"Date: %02d.%02d.%02d\t",sDate.Date,sDate.Month,sDate.Year);
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <main+0x130>)
 8001a2e:	789b      	ldrb	r3, [r3, #2]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b2e      	ldr	r3, [pc, #184]	@ (8001aec <main+0x130>)
 8001a34:	785b      	ldrb	r3, [r3, #1]
 8001a36:	4619      	mov	r1, r3
 8001a38:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <main+0x130>)
 8001a3a:	78db      	ldrb	r3, [r3, #3]
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	492d      	ldr	r1, [pc, #180]	@ (8001af8 <main+0x13c>)
 8001a42:	482e      	ldr	r0, [pc, #184]	@ (8001afc <main+0x140>)
 8001a44:	f005 fae8 	bl	8007018 <siprintf>
	sprintf(Time,"Time: %02d.%02d.%02d\t",sTime.Hours,sTime.Minutes,sTime.Seconds);
 8001a48:	4b2a      	ldr	r3, [pc, #168]	@ (8001af4 <main+0x138>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b29      	ldr	r3, [pc, #164]	@ (8001af4 <main+0x138>)
 8001a50:	785b      	ldrb	r3, [r3, #1]
 8001a52:	4619      	mov	r1, r3
 8001a54:	4b27      	ldr	r3, [pc, #156]	@ (8001af4 <main+0x138>)
 8001a56:	789b      	ldrb	r3, [r3, #2]
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4928      	ldr	r1, [pc, #160]	@ (8001b00 <main+0x144>)
 8001a5e:	4829      	ldr	r0, [pc, #164]	@ (8001b04 <main+0x148>)
 8001a60:	f005 fada 	bl	8007018 <siprintf>

	Acc_X = MPU_6050_Get_Acc_X()/1000;
 8001a64:	f7ff f958 	bl	8000d18 <MPU_6050_Get_Acc_X>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	4a27      	ldr	r2, [pc, #156]	@ (8001b08 <main+0x14c>)
 8001a6c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a70:	1192      	asrs	r2, r2, #6
 8001a72:	17db      	asrs	r3, r3, #31
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	b21b      	sxth	r3, r3
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff f841 	bl	8000b00 <__aeabi_i2f>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a22      	ldr	r2, [pc, #136]	@ (8001b0c <main+0x150>)
 8001a82:	6013      	str	r3, [r2, #0]
	Acc_Y = MPU_6050_Get_Acc_Y()/1000;
 8001a84:	f7ff f968 	bl	8000d58 <MPU_6050_Get_Acc_Y>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b08 <main+0x14c>)
 8001a8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a90:	1192      	asrs	r2, r2, #6
 8001a92:	17db      	asrs	r3, r3, #31
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff f831 	bl	8000b00 <__aeabi_i2f>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b10 <main+0x154>)
 8001aa2:	6013      	str	r3, [r2, #0]
	Acc_Z = MPU_6050_Get_Acc_Z()/1000;
 8001aa4:	f7ff f978 	bl	8000d98 <MPU_6050_Get_Acc_Z>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4a17      	ldr	r2, [pc, #92]	@ (8001b08 <main+0x14c>)
 8001aac:	fb82 1203 	smull	r1, r2, r2, r3
 8001ab0:	1192      	asrs	r2, r2, #6
 8001ab2:	17db      	asrs	r3, r3, #31
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff f821 	bl	8000b00 <__aeabi_i2f>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	4a14      	ldr	r2, [pc, #80]	@ (8001b14 <main+0x158>)
 8001ac2:	6013      	str	r3, [r2, #0]
	MPU_6050_Temp = MPU_6050_Get_Temp();
 8001ac4:	f7ff f988 	bl	8000dd8 <MPU_6050_Get_Temp>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff f86c 	bl	8000ba8 <__aeabi_f2uiz>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <main+0x15c>)
 8001ad6:	701a      	strb	r2, [r3, #0]
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001ad8:	bf00      	nop
 8001ada:	e79d      	b.n	8001a18 <main+0x5c>
 8001adc:	0800787c 	.word	0x0800787c
 8001ae0:	200001e4 	.word	0x200001e4
 8001ae4:	08007884 	.word	0x08007884
 8001ae8:	200000fc 	.word	0x200000fc
 8001aec:	200000f8 	.word	0x200000f8
 8001af0:	20000178 	.word	0x20000178
 8001af4:	200000f4 	.word	0x200000f4
 8001af8:	0800788c 	.word	0x0800788c
 8001afc:	200000d4 	.word	0x200000d4
 8001b00:	080078a4 	.word	0x080078a4
 8001b04:	200000b4 	.word	0x200000b4
 8001b08:	10624dd3 	.word	0x10624dd3
 8001b0c:	20000260 	.word	0x20000260
 8001b10:	20000264 	.word	0x20000264
 8001b14:	20000268 	.word	0x20000268
 8001b18:	2000026c 	.word	0x2000026c

08001b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b094      	sub	sp, #80	@ 0x50
 8001b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b26:	2228      	movs	r2, #40	@ 0x28
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f005 fa94 	bl	8007058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001b4c:	230a      	movs	r3, #10
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b50:	2301      	movs	r3, #1
 8001b52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b54:	2310      	movs	r3, #16
 8001b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b60:	2300      	movs	r3, #0
 8001b62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b64:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f002 ffbc 	bl	8004aec <HAL_RCC_OscConfig>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001b7a:	f000 f9cd 	bl	8001f18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b7e:	230f      	movs	r3, #15
 8001b80:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b82:	2302      	movs	r3, #2
 8001b84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b8e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2102      	movs	r1, #2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 fa28 	bl	8004ff0 <HAL_RCC_ClockConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ba6:	f000 f9b7 	bl	8001f18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001baa:	2301      	movs	r3, #1
 8001bac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001bae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bb2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 fba8 	bl	800530c <HAL_RCCEx_PeriphCLKConfig>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001bc2:	f000 f9a9 	bl	8001f18 <Error_Handler>
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	3750      	adds	r7, #80	@ 0x50
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	@ 0x28
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001bd6:	4b26      	ldr	r3, [pc, #152]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001bd8:	4a26      	ldr	r2, [pc, #152]	@ (8001c74 <MX_CAN_Init+0xa4>)
 8001bda:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8001bdc:	4b24      	ldr	r3, [pc, #144]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001bde:	2204      	movs	r2, #4
 8001be0:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001be2:	4b23      	ldr	r3, [pc, #140]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001be8:	4b21      	ldr	r3, [pc, #132]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001bee:	4b20      	ldr	r3, [pc, #128]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001bf0:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 8001bf4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001c02:	4b1b      	ldr	r3, [pc, #108]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001c08:	4b19      	ldr	r3, [pc, #100]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001c0e:	4b18      	ldr	r3, [pc, #96]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001c14:	4b16      	ldr	r3, [pc, #88]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001c1a:	4b15      	ldr	r3, [pc, #84]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001c20:	4813      	ldr	r0, [pc, #76]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c22:	f000 fdb3 	bl	800278c <HAL_CAN_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001c2c:	f000 f974 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE; //It is needed to enable the filters
 8001c30:	2301      	movs	r3, #1
 8001c32:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 10;  // A filter bank is a FILTER used to classify different messages.Select the filter bank we are going to use and we are going to configure.
 8001c34:	230a      	movs	r3, #10
 8001c36:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0; //Bank to recieve or send data(FIFO0 or FIFO1).We assing the CAN FIFO we are going to use to recieve the income data
 8001c38:	2300      	movs	r3, #0
 8001c3a:	613b      	str	r3, [r7, #16]

  canfilterconfig.FilterIdHigh = 0x200; //We select the MAXIMUM ID allowed to be recieved
 8001c3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c40:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0; //We select the MINIMUM ID allowed to be recieved. In case it is under the range it will be restricted
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
  										// In case we use STD ID we need to move 5 bits to the left staring from the lower value bits.
  canfilterconfig.FilterMaskIdHigh = 0x140 ; //Sirve para comparar con entre el ID de filtro par que despues sea comparado el ID con el mensaje de entrada. Si la mascara no compara en un bit se tomara como bueno.
 8001c46:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001c4a:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x100;
 8001c4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c50:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK; // This is the type of ID Filter we want to use. You can look up the types by looking in it directory
 8001c52:	2300      	movs	r3, #0
 8001c54:	61bb      	str	r3, [r7, #24]
  													// It works identifying the ID to let it pass through the filter
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT; //We choose the width of the Filter Register we are going to use.
 8001c56:	2301      	movs	r3, #1
 8001c58:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 0;  //It choose a range of bank filters dedicated to the slave(If write 13 it will use 13 to 27 to the CAN_2)
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  											//if there is only one peripheral available (CAN1 or CAN2) It is unuseless
  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8001c5e:	463b      	mov	r3, r7
 8001c60:	4619      	mov	r1, r3
 8001c62:	4803      	ldr	r0, [pc, #12]	@ (8001c70 <MX_CAN_Init+0xa0>)
 8001c64:	f000 fe8d 	bl	8002982 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	3728      	adds	r7, #40	@ 0x28
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	200000fc 	.word	0x200000fc
 8001c74:	40006400 	.word	0x40006400

08001c78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001c7e:	4a13      	ldr	r2, [pc, #76]	@ (8001ccc <MX_I2C1_Init+0x54>)
 8001c80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001c84:	4a12      	ldr	r2, [pc, #72]	@ (8001cd0 <MX_I2C1_Init+0x58>)
 8001c86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001c96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ca8:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cae:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cb4:	4804      	ldr	r0, [pc, #16]	@ (8001cc8 <MX_I2C1_Init+0x50>)
 8001cb6:	f001 fd85 	bl	80037c4 <HAL_I2C_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cc0:	f000 f92a 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000124 	.word	0x20000124
 8001ccc:	40005400 	.word	0x40005400
 8001cd0:	000186a0 	.word	0x000186a0

08001cd4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	2100      	movs	r1, #0
 8001cde:	460a      	mov	r2, r1
 8001ce0:	801a      	strh	r2, [r3, #0]
 8001ce2:	460a      	mov	r2, r1
 8001ce4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001cea:	4b1d      	ldr	r3, [pc, #116]	@ (8001d60 <MX_RTC_Init+0x8c>)
 8001cec:	4a1d      	ldr	r2, [pc, #116]	@ (8001d64 <MX_RTC_Init+0x90>)
 8001cee:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <MX_RTC_Init+0x8c>)
 8001cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001cf8:	4b19      	ldr	r3, [pc, #100]	@ (8001d60 <MX_RTC_Init+0x8c>)
 8001cfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cfe:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d00:	4817      	ldr	r0, [pc, #92]	@ (8001d60 <MX_RTC_Init+0x8c>)
 8001d02:	f003 fc6f 	bl	80055e4 <HAL_RTC_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001d0c:	f000 f904 	bl	8001f18 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4619      	mov	r1, r3
 8001d22:	480f      	ldr	r0, [pc, #60]	@ (8001d60 <MX_RTC_Init+0x8c>)
 8001d24:	f003 fcea 	bl	80056fc <HAL_RTC_SetTime>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8001d2e:	f000 f8f3 	bl	8001f18 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8001d32:	2302      	movs	r3, #2
 8001d34:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JULY;
 8001d36:	2307      	movs	r3, #7
 8001d38:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x9;
 8001d3a:	2309      	movs	r3, #9
 8001d3c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x24;
 8001d3e:	2324      	movs	r3, #36	@ 0x24
 8001d40:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001d42:	463b      	mov	r3, r7
 8001d44:	2201      	movs	r2, #1
 8001d46:	4619      	mov	r1, r3
 8001d48:	4805      	ldr	r0, [pc, #20]	@ (8001d60 <MX_RTC_Init+0x8c>)
 8001d4a:	f003 fe47 	bl	80059dc <HAL_RTC_SetDate>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001d54:	f000 f8e0 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001d58:	bf00      	nop
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000178 	.word	0x20000178
 8001d64:	40002800 	.word	0x40002800

08001d68 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d6c:	4b17      	ldr	r3, [pc, #92]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d6e:	4a18      	ldr	r2, [pc, #96]	@ (8001dd0 <MX_SPI2_Init+0x68>)
 8001d70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d72:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d74:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d7a:	4b14      	ldr	r3, [pc, #80]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d80:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d86:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d92:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d98:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001da0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001da6:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dac:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001db2:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001db4:	220a      	movs	r2, #10
 8001db6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001db8:	4804      	ldr	r0, [pc, #16]	@ (8001dcc <MX_SPI2_Init+0x64>)
 8001dba:	f004 f9bb 	bl	8006134 <HAL_SPI_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001dc4:	f000 f8a8 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	2000018c 	.word	0x2000018c
 8001dd0:	40003800 	.word	0x40003800

08001dd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dd8:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001dda:	4a12      	ldr	r2, [pc, #72]	@ (8001e24 <MX_USART1_UART_Init+0x50>)
 8001ddc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001dde:	4b10      	ldr	r3, [pc, #64]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001de0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001de4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dec:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001df2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001df8:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001dfa:	220c      	movs	r2, #12
 8001dfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e04:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e0a:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001e0c:	f004 fdb0 	bl	8006970 <HAL_UART_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e16:	f000 f87f 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200001e4 	.word	0x200001e4
 8001e24:	40013800 	.word	0x40013800

08001e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b088      	sub	sp, #32
 8001e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2e:	f107 0310 	add.w	r3, r7, #16
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3c:	4b32      	ldr	r3, [pc, #200]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	4a31      	ldr	r2, [pc, #196]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e42:	f043 0308 	orr.w	r3, r3, #8
 8001e46:	6193      	str	r3, [r2, #24]
 8001e48:	4b2f      	ldr	r3, [pc, #188]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	f003 0308 	and.w	r3, r3, #8
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e54:	4b2c      	ldr	r3, [pc, #176]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a2b      	ldr	r2, [pc, #172]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e5a:	f043 0310 	orr.w	r3, r3, #16
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b29      	ldr	r3, [pc, #164]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0310 	and.w	r3, r3, #16
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a25      	ldr	r2, [pc, #148]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b23      	ldr	r3, [pc, #140]	@ (8001f08 <MX_GPIO_Init+0xe0>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001e84:	2200      	movs	r2, #0
 8001e86:	2104      	movs	r1, #4
 8001e88:	4820      	ldr	r0, [pc, #128]	@ (8001f0c <MX_GPIO_Init+0xe4>)
 8001e8a:	f001 fc83 	bl	8003794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001e94:	481e      	ldr	r0, [pc, #120]	@ (8001f10 <MX_GPIO_Init+0xe8>)
 8001e96:	f001 fc7d 	bl	8003794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ea0:	481c      	ldr	r0, [pc, #112]	@ (8001f14 <MX_GPIO_Init+0xec>)
 8001ea2:	f001 fc77 	bl	8003794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb6:	f107 0310 	add.w	r3, r7, #16
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4813      	ldr	r0, [pc, #76]	@ (8001f0c <MX_GPIO_Init+0xe4>)
 8001ebe:	f001 fae5 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC8 PC9 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8001ec2:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ed4:	f107 0310 	add.w	r3, r7, #16
 8001ed8:	4619      	mov	r1, r3
 8001eda:	480d      	ldr	r0, [pc, #52]	@ (8001f10 <MX_GPIO_Init+0xe8>)
 8001edc:	f001 fad6 	bl	800348c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ee0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ee4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef2:	f107 0310 	add.w	r3, r7, #16
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4806      	ldr	r0, [pc, #24]	@ (8001f14 <MX_GPIO_Init+0xec>)
 8001efa:	f001 fac7 	bl	800348c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001efe:	bf00      	nop
 8001f00:	3720      	adds	r7, #32
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	40010c00 	.word	0x40010c00
 8001f10:	40011000 	.word	0x40011000
 8001f14:	40010800 	.word	0x40010800

08001f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f1c:	b672      	cpsid	i
}
 8001f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <Error_Handler+0x8>

08001f24 <NEXTION_SendText>:
const char *array_elementos_a_poner_rojo_por_alerta[] = {"speed", "revValue", "gear", "brake1", "brake2", "brake3", "brake4"};
const uint8_t Cmd_End[3] = {0xff, 0xff, 0xff};


// Funcin para actualizar objeto obj de la interfaz con un valor text
void NEXTION_SendText(UART_HandleTypeDef *huart, char *obj, char *text, char *units) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b088      	sub	sp, #32
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
 8001f30:	603b      	str	r3, [r7, #0]
    uint8_t *buffer = malloc(50 * sizeof(char)); // Reserva memoria para un buffer de 50 bytes
 8001f32:	2032      	movs	r0, #50	@ 0x32
 8001f34:	f004 ffb2 	bl	8006e9c <malloc>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	613b      	str	r3, [r7, #16]
    int len = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

    if (units == NULL || units[0] == '\0') {
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <NEXTION_SendText+0x2a>
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d107      	bne.n	8001f5e <NEXTION_SendText+0x3a>
        len = sprintf((char *)buffer, "%s.txt=\"%s\"", obj, text);  // Agregar el texto al objeto
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	4912      	ldr	r1, [pc, #72]	@ (8001f9c <NEXTION_SendText+0x78>)
 8001f54:	6938      	ldr	r0, [r7, #16]
 8001f56:	f005 f85f 	bl	8007018 <siprintf>
 8001f5a:	6178      	str	r0, [r7, #20]
 8001f5c:	e008      	b.n	8001f70 <NEXTION_SendText+0x4c>
    } else {
        len = sprintf((char *)buffer, "%s.txt=\"%s%s\"", obj, text, units); // Agrega las unidades al texto del objeto
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	490e      	ldr	r1, [pc, #56]	@ (8001fa0 <NEXTION_SendText+0x7c>)
 8001f68:	6938      	ldr	r0, [r7, #16]
 8001f6a:	f005 f855 	bl	8007018 <siprintf>
 8001f6e:	6178      	str	r0, [r7, #20]
    }

    HAL_UART_Transmit(huart, buffer, len, 1000); // Transmite el buffer a travs de UART
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f78:	6939      	ldr	r1, [r7, #16]
 8001f7a:	68f8      	ldr	r0, [r7, #12]
 8001f7c:	f004 fd48 	bl	8006a10 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, Cmd_End, 3, 100); // Transmite Cmd_End para indicar que finaliz el mensaje
 8001f80:	2364      	movs	r3, #100	@ 0x64
 8001f82:	2203      	movs	r2, #3
 8001f84:	4907      	ldr	r1, [pc, #28]	@ (8001fa4 <NEXTION_SendText+0x80>)
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f004 fd42 	bl	8006a10 <HAL_UART_Transmit>
    free(buffer); // Libera la memoria asignada al buffer
 8001f8c:	6938      	ldr	r0, [r7, #16]
 8001f8e:	f004 ff8d 	bl	8006eac <free>
}
 8001f92:	bf00      	nop
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	080078f8 	.word	0x080078f8
 8001fa0:	08007904 	.word	0x08007904
 8001fa4:	0800794c 	.word	0x0800794c

08001fa8 <NEXTION_SendNumber>:

// Actualiza valores de las barras de frenado, aceleracin y revoluciones
void NEXTION_SendNumber(UART_HandleTypeDef *huart, char *obj, int number) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
    uint8_t *buffer = malloc(50 * sizeof(char)); // Reserva memoria para un buffer de 50 bytes
 8001fb4:	2032      	movs	r0, #50	@ 0x32
 8001fb6:	f004 ff71 	bl	8006e9c <malloc>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	617b      	str	r3, [r7, #20]
    int len = sprintf((char *)buffer, "%s.val=%d", obj, number); // Inicializa el buffer con el objeto y el valor a inicializar
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	490d      	ldr	r1, [pc, #52]	@ (8001ff8 <NEXTION_SendNumber+0x50>)
 8001fc4:	6978      	ldr	r0, [r7, #20]
 8001fc6:	f005 f827 	bl	8007018 <siprintf>
 8001fca:	6138      	str	r0, [r7, #16]
    HAL_UART_Transmit(huart, buffer, len, 1000); // Transmite el buffer a travs de UART
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fd4:	6979      	ldr	r1, [r7, #20]
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f004 fd1a 	bl	8006a10 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, Cmd_End, 3, 100); // Transmite Cmd_End para indicar que finaliz el mensaje
 8001fdc:	2364      	movs	r3, #100	@ 0x64
 8001fde:	2203      	movs	r2, #3
 8001fe0:	4906      	ldr	r1, [pc, #24]	@ (8001ffc <NEXTION_SendNumber+0x54>)
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f004 fd14 	bl	8006a10 <HAL_UART_Transmit>
    free(buffer); // Libera la memoria asignada al buffer
 8001fe8:	6978      	ldr	r0, [r7, #20]
 8001fea:	f004 ff5f 	bl	8006eac <free>
}
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	08007914 	.word	0x08007914
 8001ffc:	0800794c 	.word	0x0800794c

08002000 <NEXTION_SendPageChange>:
    NEXTION_SendNumber(huart,"led2", resultado2);
    NEXTION_SendNumber(huart,"led3", resultado3);
}

//Funcin para realizar la transiccin de la landing view al dash
void NEXTION_SendPageChange(UART_HandleTypeDef *huart,char *page_name) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
    // Reserva memoria para un buffer de 50 bytes
    uint8_t *buffer = malloc(50 * sizeof(char));
 800200a:	2032      	movs	r0, #50	@ 0x32
 800200c:	f004 ff46 	bl	8006e9c <malloc>
 8002010:	4603      	mov	r3, r0
 8002012:	60fb      	str	r3, [r7, #12]
    // Inicializa el buffer con la instruccin para cambiar de pgina
    int len = sprintf((char *)buffer, "page %s", page_name);
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	490d      	ldr	r1, [pc, #52]	@ (800204c <NEXTION_SendPageChange+0x4c>)
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f004 fffd 	bl	8007018 <siprintf>
 800201e:	60b8      	str	r0, [r7, #8]
    // Transmite el buffer a travs de UART
    HAL_UART_Transmit(huart, buffer, len, 1000);
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	b29a      	uxth	r2, r3
 8002024:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002028:	68f9      	ldr	r1, [r7, #12]
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f004 fcf0 	bl	8006a10 <HAL_UART_Transmit>
    // Transmite un comando para indicar el final del mensaje
    HAL_UART_Transmit(huart, Cmd_End, 3, 100);
 8002030:	2364      	movs	r3, #100	@ 0x64
 8002032:	2203      	movs	r2, #3
 8002034:	4906      	ldr	r1, [pc, #24]	@ (8002050 <NEXTION_SendPageChange+0x50>)
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f004 fcea 	bl	8006a10 <HAL_UART_Transmit>
    // Libera la memoria asignada al buffer
    free(buffer);
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f004 ff35 	bl	8006eac <free>
}
 8002042:	bf00      	nop
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	08007938 	.word	0x08007938
 8002050:	0800794c 	.word	0x0800794c

08002054 <NEXTION_Alert>:

//Funcin para actualizar todos los colores de los elementos a rojo por temperatura del motor o voltaje bateria elevados
void NEXTION_Alert(UART_HandleTypeDef *huart,int color) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]

	uint8_t *buffer = malloc(50 * sizeof(char));
 800205e:	2032      	movs	r0, #50	@ 0x32
 8002060:	f004 ff1c 	bl	8006e9c <malloc>
 8002064:	4603      	mov	r3, r0
 8002066:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < 7; i++) {
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	e01d      	b.n	80020aa <NEXTION_Alert+0x56>

        // Formatea y transmite el mensaje para el elemento actual
        int len = sprintf((char *)buffer, "%s.bco=%d", array_elementos_a_poner_rojo_por_alerta[i], color);
 800206e:	4a13      	ldr	r2, [pc, #76]	@ (80020bc <NEXTION_Alert+0x68>)
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	4911      	ldr	r1, [pc, #68]	@ (80020c0 <NEXTION_Alert+0x6c>)
 800207a:	6938      	ldr	r0, [r7, #16]
 800207c:	f004 ffcc 	bl	8007018 <siprintf>
 8002080:	60f8      	str	r0, [r7, #12]

        HAL_UART_Transmit(huart, buffer, len, 1000);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	b29a      	uxth	r2, r3
 8002086:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800208a:	6939      	ldr	r1, [r7, #16]
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f004 fcbf 	bl	8006a10 <HAL_UART_Transmit>
        HAL_UART_Transmit(huart, Cmd_End, 3, 100);
 8002092:	2364      	movs	r3, #100	@ 0x64
 8002094:	2203      	movs	r2, #3
 8002096:	490b      	ldr	r1, [pc, #44]	@ (80020c4 <NEXTION_Alert+0x70>)
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f004 fcb9 	bl	8006a10 <HAL_UART_Transmit>

        // Libera el buffer
        free(buffer);
 800209e:	6938      	ldr	r0, [r7, #16]
 80020a0:	f004 ff04 	bl	8006eac <free>
    for (int i = 0; i < 7; i++) {
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	3301      	adds	r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b06      	cmp	r3, #6
 80020ae:	ddde      	ble.n	800206e <NEXTION_Alert+0x1a>
    }
}
 80020b0:	bf00      	nop
 80020b2:	bf00      	nop
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000004 	.word	0x20000004
 80020c0:	08007940 	.word	0x08007940
 80020c4:	0800794c 	.word	0x0800794c

080020c8 <NEXTION_estado_color>:

//Funcin para actualizar color estado de voltaje bateria y temperatura del motor
void NEXTION_estado_color(UART_HandleTypeDef *huart, char *obj, int color) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]

	uint8_t *buffer = malloc(50 * sizeof(char));
 80020d4:	2032      	movs	r0, #50	@ 0x32
 80020d6:	f004 fee1 	bl	8006e9c <malloc>
 80020da:	4603      	mov	r3, r0
 80020dc:	617b      	str	r3, [r7, #20]

	// Formatea y transmite el mensaje para el elemento actual
	int len = sprintf((char *)buffer, "%s.bco=%d", obj, color);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	490d      	ldr	r1, [pc, #52]	@ (8002118 <NEXTION_estado_color+0x50>)
 80020e4:	6978      	ldr	r0, [r7, #20]
 80020e6:	f004 ff97 	bl	8007018 <siprintf>
 80020ea:	6138      	str	r0, [r7, #16]

    HAL_UART_Transmit(huart, buffer, len, 1000);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020f4:	6979      	ldr	r1, [r7, #20]
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f004 fc8a 	bl	8006a10 <HAL_UART_Transmit>
    HAL_UART_Transmit(huart, Cmd_End, 3, 100);
 80020fc:	2364      	movs	r3, #100	@ 0x64
 80020fe:	2203      	movs	r2, #3
 8002100:	4906      	ldr	r1, [pc, #24]	@ (800211c <NEXTION_estado_color+0x54>)
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f004 fc84 	bl	8006a10 <HAL_UART_Transmit>

    // Libera el buffer
    free(buffer);
 8002108:	6978      	ldr	r0, [r7, #20]
 800210a:	f004 fecf 	bl	8006eac <free>
}
 800210e:	bf00      	nop
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	08007940 	.word	0x08007940
 800211c:	0800794c 	.word	0x0800794c

08002120 <NEXTION_Send_Revs_v2>:

// Funcin para actualizar los indicadores de revoluviones del dash (rectngulos de colores)
void NEXTION_Send_Revs_v2(UART_HandleTypeDef *huart, int val) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
    int resultado1 = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
    int resultado2 = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
    int resultado3 = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]

    // Check the value ranges and assign corresponding color values
    if (val >= 0 && val < 3000) {
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	db0c      	blt.n	8002156 <NEXTION_Send_Revs_v2+0x36>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002142:	4293      	cmp	r3, r2
 8002144:	dc07      	bgt.n	8002156 <NEXTION_Send_Revs_v2+0x36>
        resultado1 = 32736; // Color green for range 0-3000
 8002146:	f647 73e0 	movw	r3, #32736	@ 0x7fe0
 800214a:	617b      	str	r3, [r7, #20]
        resultado2 = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	613b      	str	r3, [r7, #16]
        resultado3 = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	e025      	b.n	80021a2 <NEXTION_Send_Revs_v2+0x82>
    } else if (val >= 3000 && val < 6000) {
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800215c:	4293      	cmp	r3, r2
 800215e:	dd0d      	ble.n	800217c <NEXTION_Send_Revs_v2+0x5c>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	f241 726f 	movw	r2, #5999	@ 0x176f
 8002166:	4293      	cmp	r3, r2
 8002168:	dc08      	bgt.n	800217c <NEXTION_Send_Revs_v2+0x5c>
        resultado1 = 32736; // Color red for range 3000-6000
 800216a:	f647 73e0 	movw	r3, #32736	@ 0x7fe0
 800216e:	617b      	str	r3, [r7, #20]
        resultado2 = 63488;
 8002170:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002174:	613b      	str	r3, [r7, #16]
        resultado3 = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	e012      	b.n	80021a2 <NEXTION_Send_Revs_v2+0x82>
    } else if (val >= 6000 && val <= 9000) {
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	f241 726f 	movw	r2, #5999	@ 0x176f
 8002182:	4293      	cmp	r3, r2
 8002184:	dd0d      	ble.n	80021a2 <NEXTION_Send_Revs_v2+0x82>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f242 3228 	movw	r2, #9000	@ 0x2328
 800218c:	4293      	cmp	r3, r2
 800218e:	dc08      	bgt.n	80021a2 <NEXTION_Send_Revs_v2+0x82>
        resultado1 = 32736; // Color blue for range 6000-9000
 8002190:	f647 73e0 	movw	r3, #32736	@ 0x7fe0
 8002194:	617b      	str	r3, [r7, #20]
        resultado2 = 63488;
 8002196:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800219a:	613b      	str	r3, [r7, #16]
        resultado3 = 1055;
 800219c:	f240 431f 	movw	r3, #1055	@ 0x41f
 80021a0:	60fb      	str	r3, [r7, #12]
    }

    // Send the color values to the corresponding LEDs on the Nextion display
    NEXTION_estado_color(huart, "led1", resultado1);
 80021a2:	697a      	ldr	r2, [r7, #20]
 80021a4:	4908      	ldr	r1, [pc, #32]	@ (80021c8 <NEXTION_Send_Revs_v2+0xa8>)
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff ff8e 	bl	80020c8 <NEXTION_estado_color>
    NEXTION_estado_color(huart, "led2", resultado2);
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4907      	ldr	r1, [pc, #28]	@ (80021cc <NEXTION_Send_Revs_v2+0xac>)
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f7ff ff89 	bl	80020c8 <NEXTION_estado_color>
    NEXTION_estado_color(huart, "led3", resultado3);
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	4905      	ldr	r1, [pc, #20]	@ (80021d0 <NEXTION_Send_Revs_v2+0xb0>)
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ff84 	bl	80020c8 <NEXTION_estado_color>
}
 80021c0:	bf00      	nop
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	08007920 	.word	0x08007920
 80021cc:	08007928 	.word	0x08007928
 80021d0:	08007930 	.word	0x08007930

080021d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021da:	4b15      	ldr	r3, [pc, #84]	@ (8002230 <HAL_MspInit+0x5c>)
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	4a14      	ldr	r2, [pc, #80]	@ (8002230 <HAL_MspInit+0x5c>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6193      	str	r3, [r2, #24]
 80021e6:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <HAL_MspInit+0x5c>)
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002230 <HAL_MspInit+0x5c>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002230 <HAL_MspInit+0x5c>)
 80021f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021fc:	61d3      	str	r3, [r2, #28]
 80021fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <HAL_MspInit+0x5c>)
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800220a:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <HAL_MspInit+0x60>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	4a04      	ldr	r2, [pc, #16]	@ (8002234 <HAL_MspInit+0x60>)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002226:	bf00      	nop
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr
 8002230:	40021000 	.word	0x40021000
 8002234:	40010000 	.word	0x40010000

08002238 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	@ 0x28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a2d      	ldr	r2, [pc, #180]	@ (8002308 <HAL_CAN_MspInit+0xd0>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d153      	bne.n	8002300 <HAL_CAN_MspInit+0xc8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002258:	4b2c      	ldr	r3, [pc, #176]	@ (800230c <HAL_CAN_MspInit+0xd4>)
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	4a2b      	ldr	r2, [pc, #172]	@ (800230c <HAL_CAN_MspInit+0xd4>)
 800225e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002262:	61d3      	str	r3, [r2, #28]
 8002264:	4b29      	ldr	r3, [pc, #164]	@ (800230c <HAL_CAN_MspInit+0xd4>)
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002270:	4b26      	ldr	r3, [pc, #152]	@ (800230c <HAL_CAN_MspInit+0xd4>)
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	4a25      	ldr	r2, [pc, #148]	@ (800230c <HAL_CAN_MspInit+0xd4>)
 8002276:	f043 0308 	orr.w	r3, r3, #8
 800227a:	6193      	str	r3, [r2, #24]
 800227c:	4b23      	ldr	r3, [pc, #140]	@ (800230c <HAL_CAN_MspInit+0xd4>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002288:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800228c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800228e:	2300      	movs	r3, #0
 8002290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002296:	f107 0314 	add.w	r3, r7, #20
 800229a:	4619      	mov	r1, r3
 800229c:	481c      	ldr	r0, [pc, #112]	@ (8002310 <HAL_CAN_MspInit+0xd8>)
 800229e:	f001 f8f5 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a8:	2302      	movs	r3, #2
 80022aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ac:	2303      	movs	r3, #3
 80022ae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	4619      	mov	r1, r3
 80022b6:	4816      	ldr	r0, [pc, #88]	@ (8002310 <HAL_CAN_MspInit+0xd8>)
 80022b8:	f001 f8e8 	bl	800348c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80022bc:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <HAL_CAN_MspInit+0xdc>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80022c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c4:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80022d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80022da:	4a0e      	ldr	r2, [pc, #56]	@ (8002314 <HAL_CAN_MspInit+0xdc>)
 80022dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022de:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2100      	movs	r1, #0
 80022e4:	2014      	movs	r0, #20
 80022e6:	f001 f89a 	bl	800341e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80022ea:	2014      	movs	r0, #20
 80022ec:	f001 f8b3 	bl	8003456 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80022f0:	2200      	movs	r2, #0
 80022f2:	2100      	movs	r1, #0
 80022f4:	2015      	movs	r0, #21
 80022f6:	f001 f892 	bl	800341e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80022fa:	2015      	movs	r0, #21
 80022fc:	f001 f8ab 	bl	8003456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002300:	bf00      	nop
 8002302:	3728      	adds	r7, #40	@ 0x28
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40006400 	.word	0x40006400
 800230c:	40021000 	.word	0x40021000
 8002310:	40010c00 	.word	0x40010c00
 8002314:	40010000 	.word	0x40010000

08002318 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a15      	ldr	r2, [pc, #84]	@ (8002388 <HAL_I2C_MspInit+0x70>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d123      	bne.n	8002380 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002338:	4b14      	ldr	r3, [pc, #80]	@ (800238c <HAL_I2C_MspInit+0x74>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4a13      	ldr	r2, [pc, #76]	@ (800238c <HAL_I2C_MspInit+0x74>)
 800233e:	f043 0308 	orr.w	r3, r3, #8
 8002342:	6193      	str	r3, [r2, #24]
 8002344:	4b11      	ldr	r3, [pc, #68]	@ (800238c <HAL_I2C_MspInit+0x74>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002350:	23c0      	movs	r3, #192	@ 0xc0
 8002352:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002354:	2312      	movs	r3, #18
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002358:	2303      	movs	r3, #3
 800235a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235c:	f107 0310 	add.w	r3, r7, #16
 8002360:	4619      	mov	r1, r3
 8002362:	480b      	ldr	r0, [pc, #44]	@ (8002390 <HAL_I2C_MspInit+0x78>)
 8002364:	f001 f892 	bl	800348c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002368:	4b08      	ldr	r3, [pc, #32]	@ (800238c <HAL_I2C_MspInit+0x74>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	4a07      	ldr	r2, [pc, #28]	@ (800238c <HAL_I2C_MspInit+0x74>)
 800236e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002372:	61d3      	str	r3, [r2, #28]
 8002374:	4b05      	ldr	r3, [pc, #20]	@ (800238c <HAL_I2C_MspInit+0x74>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002380:	bf00      	nop
 8002382:	3720      	adds	r7, #32
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40005400 	.word	0x40005400
 800238c:	40021000 	.word	0x40021000
 8002390:	40010c00 	.word	0x40010c00

08002394 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0b      	ldr	r2, [pc, #44]	@ (80023d0 <HAL_RTC_MspInit+0x3c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d110      	bne.n	80023c8 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80023a6:	f002 fb95 	bl	8004ad4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <HAL_RTC_MspInit+0x40>)
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	4a09      	ldr	r2, [pc, #36]	@ (80023d4 <HAL_RTC_MspInit+0x40>)
 80023b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80023b4:	61d3      	str	r3, [r2, #28]
 80023b6:	4b07      	ldr	r3, [pc, #28]	@ (80023d4 <HAL_RTC_MspInit+0x40>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023c2:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_RTC_MspInit+0x44>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80023c8:	bf00      	nop
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40002800 	.word	0x40002800
 80023d4:	40021000 	.word	0x40021000
 80023d8:	4242043c 	.word	0x4242043c

080023dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0310 	add.w	r3, r7, #16
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002468 <HAL_SPI_MspInit+0x8c>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d131      	bne.n	8002460 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023fc:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <HAL_SPI_MspInit+0x90>)
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	4a1a      	ldr	r2, [pc, #104]	@ (800246c <HAL_SPI_MspInit+0x90>)
 8002402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002406:	61d3      	str	r3, [r2, #28]
 8002408:	4b18      	ldr	r3, [pc, #96]	@ (800246c <HAL_SPI_MspInit+0x90>)
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002414:	4b15      	ldr	r3, [pc, #84]	@ (800246c <HAL_SPI_MspInit+0x90>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4a14      	ldr	r2, [pc, #80]	@ (800246c <HAL_SPI_MspInit+0x90>)
 800241a:	f043 0308 	orr.w	r3, r3, #8
 800241e:	6193      	str	r3, [r2, #24]
 8002420:	4b12      	ldr	r3, [pc, #72]	@ (800246c <HAL_SPI_MspInit+0x90>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0308 	and.w	r3, r3, #8
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800242c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002430:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	2302      	movs	r3, #2
 8002434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002436:	2303      	movs	r3, #3
 8002438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243a:	f107 0310 	add.w	r3, r7, #16
 800243e:	4619      	mov	r1, r3
 8002440:	480b      	ldr	r0, [pc, #44]	@ (8002470 <HAL_SPI_MspInit+0x94>)
 8002442:	f001 f823 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002446:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800244a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002454:	f107 0310 	add.w	r3, r7, #16
 8002458:	4619      	mov	r1, r3
 800245a:	4805      	ldr	r0, [pc, #20]	@ (8002470 <HAL_SPI_MspInit+0x94>)
 800245c:	f001 f816 	bl	800348c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002460:	bf00      	nop
 8002462:	3720      	adds	r7, #32
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40003800 	.word	0x40003800
 800246c:	40021000 	.word	0x40021000
 8002470:	40010c00 	.word	0x40010c00

08002474 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800247c:	f107 0310 	add.w	r3, r7, #16
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	609a      	str	r2, [r3, #8]
 8002488:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a1c      	ldr	r2, [pc, #112]	@ (8002500 <HAL_UART_MspInit+0x8c>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d131      	bne.n	80024f8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002494:	4b1b      	ldr	r3, [pc, #108]	@ (8002504 <HAL_UART_MspInit+0x90>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	4a1a      	ldr	r2, [pc, #104]	@ (8002504 <HAL_UART_MspInit+0x90>)
 800249a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800249e:	6193      	str	r3, [r2, #24]
 80024a0:	4b18      	ldr	r3, [pc, #96]	@ (8002504 <HAL_UART_MspInit+0x90>)
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ac:	4b15      	ldr	r3, [pc, #84]	@ (8002504 <HAL_UART_MspInit+0x90>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	4a14      	ldr	r2, [pc, #80]	@ (8002504 <HAL_UART_MspInit+0x90>)
 80024b2:	f043 0304 	orr.w	r3, r3, #4
 80024b6:	6193      	str	r3, [r2, #24]
 80024b8:	4b12      	ldr	r3, [pc, #72]	@ (8002504 <HAL_UART_MspInit+0x90>)
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ca:	2302      	movs	r3, #2
 80024cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ce:	2303      	movs	r3, #3
 80024d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d2:	f107 0310 	add.w	r3, r7, #16
 80024d6:	4619      	mov	r1, r3
 80024d8:	480b      	ldr	r0, [pc, #44]	@ (8002508 <HAL_UART_MspInit+0x94>)
 80024da:	f000 ffd7 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	4619      	mov	r1, r3
 80024f2:	4805      	ldr	r0, [pc, #20]	@ (8002508 <HAL_UART_MspInit+0x94>)
 80024f4:	f000 ffca 	bl	800348c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024f8:	bf00      	nop
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40013800 	.word	0x40013800
 8002504:	40021000 	.word	0x40021000
 8002508:	40010800 	.word	0x40010800

0800250c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002510:	bf00      	nop
 8002512:	e7fd      	b.n	8002510 <NMI_Handler+0x4>

08002514 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002518:	bf00      	nop
 800251a:	e7fd      	b.n	8002518 <HardFault_Handler+0x4>

0800251c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002520:	bf00      	nop
 8002522:	e7fd      	b.n	8002520 <MemManage_Handler+0x4>

08002524 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002528:	bf00      	nop
 800252a:	e7fd      	b.n	8002528 <BusFault_Handler+0x4>

0800252c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <UsageFault_Handler+0x4>

08002534 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
		if(Timer1 > 0)
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <SysTick_Handler+0x34>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <SysTick_Handler+0x18>
			Timer1--;
 8002564:	4b09      	ldr	r3, [pc, #36]	@ (800258c <SysTick_Handler+0x34>)
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	3b01      	subs	r3, #1
 800256a:	b29a      	uxth	r2, r3
 800256c:	4b07      	ldr	r3, [pc, #28]	@ (800258c <SysTick_Handler+0x34>)
 800256e:	801a      	strh	r2, [r3, #0]
		if(Timer2 > 0)
 8002570:	4b07      	ldr	r3, [pc, #28]	@ (8002590 <SysTick_Handler+0x38>)
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <SysTick_Handler+0x2c>
			Timer2--;
 8002578:	4b05      	ldr	r3, [pc, #20]	@ (8002590 <SysTick_Handler+0x38>)
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	3b01      	subs	r3, #1
 800257e:	b29a      	uxth	r2, r3
 8002580:	4b03      	ldr	r3, [pc, #12]	@ (8002590 <SysTick_Handler+0x38>)
 8002582:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002584:	f000 f8c2 	bl	800270c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}
 800258c:	200000ac 	.word	0x200000ac
 8002590:	200000ae 	.word	0x200000ae

08002594 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800259a:	f000 fc45 	bl	8002e28 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200000fc 	.word	0x200000fc

080025a8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <CAN1_RX1_IRQHandler+0x10>)
 80025ae:	f000 fc3b 	bl	8002e28 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200000fc 	.word	0x200000fc

080025bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c4:	4a14      	ldr	r2, [pc, #80]	@ (8002618 <_sbrk+0x5c>)
 80025c6:	4b15      	ldr	r3, [pc, #84]	@ (800261c <_sbrk+0x60>)
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d0:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <_sbrk+0x64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d102      	bne.n	80025de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025d8:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <_sbrk+0x64>)
 80025da:	4a12      	ldr	r2, [pc, #72]	@ (8002624 <_sbrk+0x68>)
 80025dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025de:	4b10      	ldr	r3, [pc, #64]	@ (8002620 <_sbrk+0x64>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d207      	bcs.n	80025fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025ec:	f004 fd4c 	bl	8007088 <__errno>
 80025f0:	4603      	mov	r3, r0
 80025f2:	220c      	movs	r2, #12
 80025f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025f6:	f04f 33ff 	mov.w	r3, #4294967295
 80025fa:	e009      	b.n	8002610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025fc:	4b08      	ldr	r3, [pc, #32]	@ (8002620 <_sbrk+0x64>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002602:	4b07      	ldr	r3, [pc, #28]	@ (8002620 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	4a05      	ldr	r2, [pc, #20]	@ (8002620 <_sbrk+0x64>)
 800260c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20005000 	.word	0x20005000
 800261c:	00000400 	.word	0x00000400
 8002620:	200002ac 	.word	0x200002ac
 8002624:	20000410 	.word	0x20000410

08002628 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002634:	f7ff fff8 	bl	8002628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002638:	480b      	ldr	r0, [pc, #44]	@ (8002668 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800263a:	490c      	ldr	r1, [pc, #48]	@ (800266c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800263c:	4a0c      	ldr	r2, [pc, #48]	@ (8002670 <LoopFillZerobss+0x16>)
  movs r3, #0
 800263e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002640:	e002      	b.n	8002648 <LoopCopyDataInit>

08002642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002646:	3304      	adds	r3, #4

08002648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800264a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800264c:	d3f9      	bcc.n	8002642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264e:	4a09      	ldr	r2, [pc, #36]	@ (8002674 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002650:	4c09      	ldr	r4, [pc, #36]	@ (8002678 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002654:	e001      	b.n	800265a <LoopFillZerobss>

08002656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002658:	3204      	adds	r2, #4

0800265a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800265a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800265c:	d3fb      	bcc.n	8002656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800265e:	f004 fd19 	bl	8007094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002662:	f7ff f9ab 	bl	80019bc <main>
  bx lr
 8002666:	4770      	bx	lr
  ldr r0, =_sdata
 8002668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800266c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002670:	080079cc 	.word	0x080079cc
  ldr r2, =_sbss
 8002674:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002678:	20000410 	.word	0x20000410

0800267c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800267c:	e7fe      	b.n	800267c <ADC1_2_IRQHandler>
	...

08002680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002684:	4b08      	ldr	r3, [pc, #32]	@ (80026a8 <HAL_Init+0x28>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a07      	ldr	r2, [pc, #28]	@ (80026a8 <HAL_Init+0x28>)
 800268a:	f043 0310 	orr.w	r3, r3, #16
 800268e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002690:	2003      	movs	r0, #3
 8002692:	f000 feb9 	bl	8003408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002696:	200f      	movs	r0, #15
 8002698:	f000 f808 	bl	80026ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800269c:	f7ff fd9a 	bl	80021d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40022000 	.word	0x40022000

080026ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026b4:	4b12      	ldr	r3, [pc, #72]	@ (8002700 <HAL_InitTick+0x54>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4b12      	ldr	r3, [pc, #72]	@ (8002704 <HAL_InitTick+0x58>)
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	4619      	mov	r1, r3
 80026be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 fed1 	bl	8003472 <HAL_SYSTICK_Config>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00e      	b.n	80026f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b0f      	cmp	r3, #15
 80026de:	d80a      	bhi.n	80026f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026e0:	2200      	movs	r2, #0
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f000 fe99 	bl	800341e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026ec:	4a06      	ldr	r2, [pc, #24]	@ (8002708 <HAL_InitTick+0x5c>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
 80026f4:	e000      	b.n	80026f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	20000020 	.word	0x20000020
 8002704:	20000028 	.word	0x20000028
 8002708:	20000024 	.word	0x20000024

0800270c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002710:	4b05      	ldr	r3, [pc, #20]	@ (8002728 <HAL_IncTick+0x1c>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	4b05      	ldr	r3, [pc, #20]	@ (800272c <HAL_IncTick+0x20>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4413      	add	r3, r2
 800271c:	4a03      	ldr	r2, [pc, #12]	@ (800272c <HAL_IncTick+0x20>)
 800271e:	6013      	str	r3, [r2, #0]
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	20000028 	.word	0x20000028
 800272c:	200002b0 	.word	0x200002b0

08002730 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return uwTick;
 8002734:	4b02      	ldr	r3, [pc, #8]	@ (8002740 <HAL_GetTick+0x10>)
 8002736:	681b      	ldr	r3, [r3, #0]
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr
 8002740:	200002b0 	.word	0x200002b0

08002744 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800274c:	f7ff fff0 	bl	8002730 <HAL_GetTick>
 8002750:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800275c:	d005      	beq.n	800276a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800275e:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <HAL_Delay+0x44>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4413      	add	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800276a:	bf00      	nop
 800276c:	f7ff ffe0 	bl	8002730 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	429a      	cmp	r2, r3
 800277a:	d8f7      	bhi.n	800276c <HAL_Delay+0x28>
  {
  }
}
 800277c:	bf00      	nop
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000028 	.word	0x20000028

0800278c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0ed      	b.n	800297a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d102      	bne.n	80027b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff fd44 	bl	8002238 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027c0:	f7ff ffb6 	bl	8002730 <HAL_GetTick>
 80027c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027c6:	e012      	b.n	80027ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027c8:	f7ff ffb2 	bl	8002730 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b0a      	cmp	r3, #10
 80027d4:	d90b      	bls.n	80027ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2205      	movs	r2, #5
 80027e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e0c5      	b.n	800297a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0e5      	beq.n	80027c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f022 0202 	bic.w	r2, r2, #2
 800280a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800280c:	f7ff ff90 	bl	8002730 <HAL_GetTick>
 8002810:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002812:	e012      	b.n	800283a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002814:	f7ff ff8c 	bl	8002730 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b0a      	cmp	r3, #10
 8002820:	d90b      	bls.n	800283a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2205      	movs	r2, #5
 8002832:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e09f      	b.n	800297a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1e5      	bne.n	8002814 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7e1b      	ldrb	r3, [r3, #24]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d108      	bne.n	8002862 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	e007      	b.n	8002872 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002870:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7e5b      	ldrb	r3, [r3, #25]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d108      	bne.n	800288c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	e007      	b.n	800289c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800289a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7e9b      	ldrb	r3, [r3, #26]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d108      	bne.n	80028b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0220 	orr.w	r2, r2, #32
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	e007      	b.n	80028c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0220 	bic.w	r2, r2, #32
 80028c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	7edb      	ldrb	r3, [r3, #27]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d108      	bne.n	80028e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0210 	bic.w	r2, r2, #16
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e007      	b.n	80028f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 0210 	orr.w	r2, r2, #16
 80028ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	7f1b      	ldrb	r3, [r3, #28]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d108      	bne.n	800290a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0208 	orr.w	r2, r2, #8
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	e007      	b.n	800291a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0208 	bic.w	r2, r2, #8
 8002918:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7f5b      	ldrb	r3, [r3, #29]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d108      	bne.n	8002934 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 0204 	orr.w	r2, r2, #4
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	e007      	b.n	8002944 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0204 	bic.w	r2, r2, #4
 8002942:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	431a      	orrs	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	695b      	ldr	r3, [r3, #20]
 8002958:	ea42 0103 	orr.w	r1, r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	1e5a      	subs	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002982:	b480      	push	{r7}
 8002984:	b087      	sub	sp, #28
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002998:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800299a:	7cfb      	ldrb	r3, [r7, #19]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d003      	beq.n	80029a8 <HAL_CAN_ConfigFilter+0x26>
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	f040 80aa 	bne.w	8002afc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80029ae:	f043 0201 	orr.w	r2, r3, #1
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	f003 031f 	and.w	r3, r3, #31
 80029c0:	2201      	movs	r2, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	401a      	ands	r2, r3
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d123      	bne.n	8002a2a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	43db      	mvns	r3, r3
 80029ec:	401a      	ands	r2, r3
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a04:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	3248      	adds	r2, #72	@ 0x48
 8002a0a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a1e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a20:	6979      	ldr	r1, [r7, #20]
 8002a22:	3348      	adds	r3, #72	@ 0x48
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	440b      	add	r3, r1
 8002a28:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d122      	bne.n	8002a78 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a52:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3248      	adds	r2, #72	@ 0x48
 8002a58:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a6c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a6e:	6979      	ldr	r1, [r7, #20]
 8002a70:	3348      	adds	r3, #72	@ 0x48
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	440b      	add	r3, r1
 8002a76:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d109      	bne.n	8002a94 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	401a      	ands	r2, r3
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002a92:	e007      	b.n	8002aa4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d109      	bne.n	8002ac0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002abe:	e007      	b.n	8002ad0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	431a      	orrs	r2, r3
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d107      	bne.n	8002ae8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002aee:	f023 0201 	bic.w	r2, r3, #1
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e006      	b.n	8002b0a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
  }
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	371c      	adds	r7, #28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d12e      	bne.n	8002b86 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0201 	bic.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b40:	f7ff fdf6 	bl	8002730 <HAL_GetTick>
 8002b44:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b46:	e012      	b.n	8002b6e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b48:	f7ff fdf2 	bl	8002730 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b0a      	cmp	r3, #10
 8002b54:	d90b      	bls.n	8002b6e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2205      	movs	r2, #5
 8002b66:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e012      	b.n	8002b94 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1e5      	bne.n	8002b48 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	e006      	b.n	8002b94 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
  }
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b087      	sub	sp, #28
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bb2:	7dfb      	ldrb	r3, [r7, #23]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d003      	beq.n	8002bc0 <HAL_CAN_GetRxMessage+0x24>
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	f040 8103 	bne.w	8002dc6 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10e      	bne.n	8002be4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	f003 0303 	and.w	r3, r3, #3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d116      	bne.n	8002c02 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0f7      	b.n	8002dd4 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d107      	bne.n	8002c02 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e0e8      	b.n	8002dd4 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	331b      	adds	r3, #27
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	4413      	add	r3, r2
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0204 	and.w	r2, r3, #4
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10c      	bne.n	8002c3a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	331b      	adds	r3, #27
 8002c28:	011b      	lsls	r3, r3, #4
 8002c2a:	4413      	add	r3, r2
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	0d5b      	lsrs	r3, r3, #21
 8002c30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	e00b      	b.n	8002c52 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	331b      	adds	r3, #27
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	4413      	add	r3, r2
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	08db      	lsrs	r3, r3, #3
 8002c4a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	331b      	adds	r3, #27
 8002c5a:	011b      	lsls	r3, r3, #4
 8002c5c:	4413      	add	r3, r2
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0202 	and.w	r2, r3, #2
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	331b      	adds	r3, #27
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	4413      	add	r3, r2
 8002c74:	3304      	adds	r3, #4
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0308 	and.w	r3, r3, #8
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2208      	movs	r2, #8
 8002c84:	611a      	str	r2, [r3, #16]
 8002c86:	e00b      	b.n	8002ca0 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	331b      	adds	r3, #27
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4413      	add	r3, r2
 8002c94:	3304      	adds	r3, #4
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 020f 	and.w	r2, r3, #15
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	331b      	adds	r3, #27
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	4413      	add	r3, r2
 8002cac:	3304      	adds	r3, #4
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	0a1b      	lsrs	r3, r3, #8
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	331b      	adds	r3, #27
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0c1b      	lsrs	r3, r3, #16
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	4413      	add	r3, r2
 8002cda:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	4413      	add	r3, r2
 8002cf0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	0a1a      	lsrs	r2, r3, #8
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	b2d2      	uxtb	r2, r2
 8002cfe:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	4413      	add	r3, r2
 8002d0a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	0c1a      	lsrs	r2, r3, #16
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	3302      	adds	r3, #2
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	4413      	add	r3, r2
 8002d24:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	0e1a      	lsrs	r2, r3, #24
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	3303      	adds	r3, #3
 8002d30:	b2d2      	uxtb	r2, r2
 8002d32:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	4413      	add	r3, r2
 8002d3e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	3304      	adds	r3, #4
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	4413      	add	r3, r2
 8002d56:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	0a1a      	lsrs	r2, r3, #8
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	3305      	adds	r3, #5
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	011b      	lsls	r3, r3, #4
 8002d6e:	4413      	add	r3, r2
 8002d70:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	0c1a      	lsrs	r2, r3, #16
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	3306      	adds	r3, #6
 8002d7c:	b2d2      	uxtb	r2, r2
 8002d7e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	4413      	add	r3, r2
 8002d8a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	0e1a      	lsrs	r2, r3, #24
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	3307      	adds	r3, #7
 8002d96:	b2d2      	uxtb	r2, r2
 8002d98:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d108      	bne.n	8002db2 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0220 	orr.w	r2, r2, #32
 8002dae:	60da      	str	r2, [r3, #12]
 8002db0:	e007      	b.n	8002dc2 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0220 	orr.w	r2, r2, #32
 8002dc0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e006      	b.n	8002dd4 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
  }
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	371c      	adds	r7, #28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr

08002dde <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002dde:	b480      	push	{r7}
 8002de0:	b085      	sub	sp, #20
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
 8002de6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dee:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d002      	beq.n	8002dfc <HAL_CAN_ActivateNotification+0x1e>
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d109      	bne.n	8002e10 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6959      	ldr	r1, [r3, #20]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e006      	b.n	8002e1e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
  }
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr

08002e28 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b08a      	sub	sp, #40	@ 0x28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d07c      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d023      	beq.n	8002ec0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f983 	bl	8003196 <HAL_CAN_TxMailbox0CompleteCallback>
 8002e90:	e016      	b.n	8002ec0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d004      	beq.n	8002ea6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea4:	e00c      	b.n	8002ec0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d004      	beq.n	8002eba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb8:	e002      	b.n	8002ec0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 f986 	bl	80031cc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d024      	beq.n	8002f14 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ed2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f962 	bl	80031a8 <HAL_CAN_TxMailbox1CompleteCallback>
 8002ee4:	e016      	b.n	8002f14 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d004      	beq.n	8002efa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef8:	e00c      	b.n	8002f14 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d004      	beq.n	8002f0e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f0c:	e002      	b.n	8002f14 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f965 	bl	80031de <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d024      	beq.n	8002f68 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002f26:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f941 	bl	80031ba <HAL_CAN_TxMailbox2CompleteCallback>
 8002f38:	e016      	b.n	8002f68 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d004      	beq.n	8002f4e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f4c:	e00c      	b.n	8002f68 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d004      	beq.n	8002f62 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f60:	e002      	b.n	8002f68 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f944 	bl	80031f0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00c      	beq.n	8002f8c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d007      	beq.n	8002f8c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f82:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2210      	movs	r2, #16
 8002f8a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002f8c:	6a3b      	ldr	r3, [r7, #32]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f003 0308 	and.w	r3, r3, #8
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d006      	beq.n	8002fae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2208      	movs	r2, #8
 8002fa6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f92a 	bl	8003202 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d009      	beq.n	8002fcc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f003 0303 	and.w	r3, r3, #3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7fe fc0e 	bl	80017e8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00c      	beq.n	8002ff0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f003 0310 	and.w	r3, r3, #16
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d007      	beq.n	8002ff0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2210      	movs	r2, #16
 8002fee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002ff0:	6a3b      	ldr	r3, [r7, #32]
 8002ff2:	f003 0320 	and.w	r3, r3, #32
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00b      	beq.n	8003012 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d006      	beq.n	8003012 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2208      	movs	r2, #8
 800300a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f90a 	bl	8003226 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	d009      	beq.n	8003030 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f8f2 	bl	8003214 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00b      	beq.n	8003052 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	f003 0310 	and.w	r3, r3, #16
 8003040:	2b00      	cmp	r3, #0
 8003042:	d006      	beq.n	8003052 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2210      	movs	r2, #16
 800304a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 f8f3 	bl	8003238 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003052:	6a3b      	ldr	r3, [r7, #32]
 8003054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00b      	beq.n	8003074 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	2b00      	cmp	r3, #0
 8003064:	d006      	beq.n	8003074 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2208      	movs	r2, #8
 800306c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f8eb 	bl	800324a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d07b      	beq.n	8003176 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	d072      	beq.n	800316e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003088:	6a3b      	ldr	r3, [r7, #32]
 800308a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800309c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d008      	beq.n	80030c0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d003      	beq.n	80030c0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	f043 0302 	orr.w	r3, r3, #2
 80030be:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80030c0:	6a3b      	ldr	r3, [r7, #32]
 80030c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80030d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d6:	f043 0304 	orr.w	r3, r3, #4
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80030dc:	6a3b      	ldr	r3, [r7, #32]
 80030de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d043      	beq.n	800316e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d03e      	beq.n	800316e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030f6:	2b60      	cmp	r3, #96	@ 0x60
 80030f8:	d02b      	beq.n	8003152 <HAL_CAN_IRQHandler+0x32a>
 80030fa:	2b60      	cmp	r3, #96	@ 0x60
 80030fc:	d82e      	bhi.n	800315c <HAL_CAN_IRQHandler+0x334>
 80030fe:	2b50      	cmp	r3, #80	@ 0x50
 8003100:	d022      	beq.n	8003148 <HAL_CAN_IRQHandler+0x320>
 8003102:	2b50      	cmp	r3, #80	@ 0x50
 8003104:	d82a      	bhi.n	800315c <HAL_CAN_IRQHandler+0x334>
 8003106:	2b40      	cmp	r3, #64	@ 0x40
 8003108:	d019      	beq.n	800313e <HAL_CAN_IRQHandler+0x316>
 800310a:	2b40      	cmp	r3, #64	@ 0x40
 800310c:	d826      	bhi.n	800315c <HAL_CAN_IRQHandler+0x334>
 800310e:	2b30      	cmp	r3, #48	@ 0x30
 8003110:	d010      	beq.n	8003134 <HAL_CAN_IRQHandler+0x30c>
 8003112:	2b30      	cmp	r3, #48	@ 0x30
 8003114:	d822      	bhi.n	800315c <HAL_CAN_IRQHandler+0x334>
 8003116:	2b10      	cmp	r3, #16
 8003118:	d002      	beq.n	8003120 <HAL_CAN_IRQHandler+0x2f8>
 800311a:	2b20      	cmp	r3, #32
 800311c:	d005      	beq.n	800312a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800311e:	e01d      	b.n	800315c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	f043 0308 	orr.w	r3, r3, #8
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003128:	e019      	b.n	800315e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312c:	f043 0310 	orr.w	r3, r3, #16
 8003130:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003132:	e014      	b.n	800315e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003136:	f043 0320 	orr.w	r3, r3, #32
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800313c:	e00f      	b.n	800315e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003144:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003146:	e00a      	b.n	800315e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800314e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003150:	e005      	b.n	800315e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003158:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800315a:	e000      	b.n	800315e <HAL_CAN_IRQHandler+0x336>
            break;
 800315c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	699a      	ldr	r2, [r3, #24]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800316c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2204      	movs	r2, #4
 8003174:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	2b00      	cmp	r3, #0
 800317a:	d008      	beq.n	800318e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f867 	bl	800325c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800318e:	bf00      	nop
 8003190:	3728      	adds	r7, #40	@ 0x28
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800319e:	bf00      	nop
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr

080031a8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr

080031ba <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80031e6:	bf00      	nop
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr

080031f0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr

08003202 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr

08003214 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr

08003226 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr

08003238 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	bc80      	pop	{r7}
 8003248:	4770      	bx	lr

0800324a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	bc80      	pop	{r7}
 800325a:	4770      	bx	lr

0800325c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr
	...

08003270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003280:	4b0c      	ldr	r3, [pc, #48]	@ (80032b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800328c:	4013      	ands	r3, r2
 800328e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003298:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800329c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032a2:	4a04      	ldr	r2, [pc, #16]	@ (80032b4 <__NVIC_SetPriorityGrouping+0x44>)
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	60d3      	str	r3, [r2, #12]
}
 80032a8:	bf00      	nop
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032bc:	4b04      	ldr	r3, [pc, #16]	@ (80032d0 <__NVIC_GetPriorityGrouping+0x18>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	0a1b      	lsrs	r3, r3, #8
 80032c2:	f003 0307 	and.w	r3, r3, #7
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	db0b      	blt.n	80032fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	f003 021f 	and.w	r2, r3, #31
 80032ec:	4906      	ldr	r1, [pc, #24]	@ (8003308 <__NVIC_EnableIRQ+0x34>)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	2001      	movs	r0, #1
 80032f6:	fa00 f202 	lsl.w	r2, r0, r2
 80032fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr
 8003308:	e000e100 	.word	0xe000e100

0800330c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	6039      	str	r1, [r7, #0]
 8003316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	2b00      	cmp	r3, #0
 800331e:	db0a      	blt.n	8003336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	b2da      	uxtb	r2, r3
 8003324:	490c      	ldr	r1, [pc, #48]	@ (8003358 <__NVIC_SetPriority+0x4c>)
 8003326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332a:	0112      	lsls	r2, r2, #4
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	440b      	add	r3, r1
 8003330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003334:	e00a      	b.n	800334c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	b2da      	uxtb	r2, r3
 800333a:	4908      	ldr	r1, [pc, #32]	@ (800335c <__NVIC_SetPriority+0x50>)
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	3b04      	subs	r3, #4
 8003344:	0112      	lsls	r2, r2, #4
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	440b      	add	r3, r1
 800334a:	761a      	strb	r2, [r3, #24]
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	e000e100 	.word	0xe000e100
 800335c:	e000ed00 	.word	0xe000ed00

08003360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003360:	b480      	push	{r7}
 8003362:	b089      	sub	sp, #36	@ 0x24
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	f1c3 0307 	rsb	r3, r3, #7
 800337a:	2b04      	cmp	r3, #4
 800337c:	bf28      	it	cs
 800337e:	2304      	movcs	r3, #4
 8003380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	3304      	adds	r3, #4
 8003386:	2b06      	cmp	r3, #6
 8003388:	d902      	bls.n	8003390 <NVIC_EncodePriority+0x30>
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	3b03      	subs	r3, #3
 800338e:	e000      	b.n	8003392 <NVIC_EncodePriority+0x32>
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003394:	f04f 32ff 	mov.w	r2, #4294967295
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43da      	mvns	r2, r3
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	401a      	ands	r2, r3
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a8:	f04f 31ff 	mov.w	r1, #4294967295
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	fa01 f303 	lsl.w	r3, r1, r3
 80033b2:	43d9      	mvns	r1, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b8:	4313      	orrs	r3, r2
         );
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3724      	adds	r7, #36	@ 0x24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033d4:	d301      	bcc.n	80033da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00f      	b.n	80033fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033da:	4a0a      	ldr	r2, [pc, #40]	@ (8003404 <SysTick_Config+0x40>)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033e2:	210f      	movs	r1, #15
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295
 80033e8:	f7ff ff90 	bl	800330c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033ec:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <SysTick_Config+0x40>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033f2:	4b04      	ldr	r3, [pc, #16]	@ (8003404 <SysTick_Config+0x40>)
 80033f4:	2207      	movs	r2, #7
 80033f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	e000e010 	.word	0xe000e010

08003408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff ff2d 	bl	8003270 <__NVIC_SetPriorityGrouping>
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800341e:	b580      	push	{r7, lr}
 8003420:	b086      	sub	sp, #24
 8003422:	af00      	add	r7, sp, #0
 8003424:	4603      	mov	r3, r0
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003430:	f7ff ff42 	bl	80032b8 <__NVIC_GetPriorityGrouping>
 8003434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	6978      	ldr	r0, [r7, #20]
 800343c:	f7ff ff90 	bl	8003360 <NVIC_EncodePriority>
 8003440:	4602      	mov	r2, r0
 8003442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff5f 	bl	800330c <__NVIC_SetPriority>
}
 800344e:	bf00      	nop
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	4603      	mov	r3, r0
 800345e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff35 	bl	80032d4 <__NVIC_EnableIRQ>
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff ffa2 	bl	80033c4 <SysTick_Config>
 8003480:	4603      	mov	r3, r0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
	...

0800348c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800348c:	b480      	push	{r7}
 800348e:	b08b      	sub	sp, #44	@ 0x2c
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800349a:	2300      	movs	r3, #0
 800349c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800349e:	e169      	b.n	8003774 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034a0:	2201      	movs	r2, #1
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	69fa      	ldr	r2, [r7, #28]
 80034b0:	4013      	ands	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	f040 8158 	bne.w	800376e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	4a9a      	ldr	r2, [pc, #616]	@ (800372c <HAL_GPIO_Init+0x2a0>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d05e      	beq.n	8003586 <HAL_GPIO_Init+0xfa>
 80034c8:	4a98      	ldr	r2, [pc, #608]	@ (800372c <HAL_GPIO_Init+0x2a0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d875      	bhi.n	80035ba <HAL_GPIO_Init+0x12e>
 80034ce:	4a98      	ldr	r2, [pc, #608]	@ (8003730 <HAL_GPIO_Init+0x2a4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d058      	beq.n	8003586 <HAL_GPIO_Init+0xfa>
 80034d4:	4a96      	ldr	r2, [pc, #600]	@ (8003730 <HAL_GPIO_Init+0x2a4>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d86f      	bhi.n	80035ba <HAL_GPIO_Init+0x12e>
 80034da:	4a96      	ldr	r2, [pc, #600]	@ (8003734 <HAL_GPIO_Init+0x2a8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d052      	beq.n	8003586 <HAL_GPIO_Init+0xfa>
 80034e0:	4a94      	ldr	r2, [pc, #592]	@ (8003734 <HAL_GPIO_Init+0x2a8>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d869      	bhi.n	80035ba <HAL_GPIO_Init+0x12e>
 80034e6:	4a94      	ldr	r2, [pc, #592]	@ (8003738 <HAL_GPIO_Init+0x2ac>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d04c      	beq.n	8003586 <HAL_GPIO_Init+0xfa>
 80034ec:	4a92      	ldr	r2, [pc, #584]	@ (8003738 <HAL_GPIO_Init+0x2ac>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d863      	bhi.n	80035ba <HAL_GPIO_Init+0x12e>
 80034f2:	4a92      	ldr	r2, [pc, #584]	@ (800373c <HAL_GPIO_Init+0x2b0>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d046      	beq.n	8003586 <HAL_GPIO_Init+0xfa>
 80034f8:	4a90      	ldr	r2, [pc, #576]	@ (800373c <HAL_GPIO_Init+0x2b0>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d85d      	bhi.n	80035ba <HAL_GPIO_Init+0x12e>
 80034fe:	2b12      	cmp	r3, #18
 8003500:	d82a      	bhi.n	8003558 <HAL_GPIO_Init+0xcc>
 8003502:	2b12      	cmp	r3, #18
 8003504:	d859      	bhi.n	80035ba <HAL_GPIO_Init+0x12e>
 8003506:	a201      	add	r2, pc, #4	@ (adr r2, 800350c <HAL_GPIO_Init+0x80>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	08003587 	.word	0x08003587
 8003510:	08003561 	.word	0x08003561
 8003514:	08003573 	.word	0x08003573
 8003518:	080035b5 	.word	0x080035b5
 800351c:	080035bb 	.word	0x080035bb
 8003520:	080035bb 	.word	0x080035bb
 8003524:	080035bb 	.word	0x080035bb
 8003528:	080035bb 	.word	0x080035bb
 800352c:	080035bb 	.word	0x080035bb
 8003530:	080035bb 	.word	0x080035bb
 8003534:	080035bb 	.word	0x080035bb
 8003538:	080035bb 	.word	0x080035bb
 800353c:	080035bb 	.word	0x080035bb
 8003540:	080035bb 	.word	0x080035bb
 8003544:	080035bb 	.word	0x080035bb
 8003548:	080035bb 	.word	0x080035bb
 800354c:	080035bb 	.word	0x080035bb
 8003550:	08003569 	.word	0x08003569
 8003554:	0800357d 	.word	0x0800357d
 8003558:	4a79      	ldr	r2, [pc, #484]	@ (8003740 <HAL_GPIO_Init+0x2b4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d013      	beq.n	8003586 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800355e:	e02c      	b.n	80035ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	623b      	str	r3, [r7, #32]
          break;
 8003566:	e029      	b.n	80035bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	3304      	adds	r3, #4
 800356e:	623b      	str	r3, [r7, #32]
          break;
 8003570:	e024      	b.n	80035bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	3308      	adds	r3, #8
 8003578:	623b      	str	r3, [r7, #32]
          break;
 800357a:	e01f      	b.n	80035bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	330c      	adds	r3, #12
 8003582:	623b      	str	r3, [r7, #32]
          break;
 8003584:	e01a      	b.n	80035bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d102      	bne.n	8003594 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800358e:	2304      	movs	r3, #4
 8003590:	623b      	str	r3, [r7, #32]
          break;
 8003592:	e013      	b.n	80035bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d105      	bne.n	80035a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800359c:	2308      	movs	r3, #8
 800359e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	69fa      	ldr	r2, [r7, #28]
 80035a4:	611a      	str	r2, [r3, #16]
          break;
 80035a6:	e009      	b.n	80035bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035a8:	2308      	movs	r3, #8
 80035aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	615a      	str	r2, [r3, #20]
          break;
 80035b2:	e003      	b.n	80035bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035b4:	2300      	movs	r3, #0
 80035b6:	623b      	str	r3, [r7, #32]
          break;
 80035b8:	e000      	b.n	80035bc <HAL_GPIO_Init+0x130>
          break;
 80035ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	2bff      	cmp	r3, #255	@ 0xff
 80035c0:	d801      	bhi.n	80035c6 <HAL_GPIO_Init+0x13a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	e001      	b.n	80035ca <HAL_GPIO_Init+0x13e>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	3304      	adds	r3, #4
 80035ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	2bff      	cmp	r3, #255	@ 0xff
 80035d0:	d802      	bhi.n	80035d8 <HAL_GPIO_Init+0x14c>
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	e002      	b.n	80035de <HAL_GPIO_Init+0x152>
 80035d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035da:	3b08      	subs	r3, #8
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	210f      	movs	r1, #15
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	fa01 f303 	lsl.w	r3, r1, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	401a      	ands	r2, r3
 80035f0:	6a39      	ldr	r1, [r7, #32]
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	fa01 f303 	lsl.w	r3, r1, r3
 80035f8:	431a      	orrs	r2, r3
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 80b1 	beq.w	800376e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800360c:	4b4d      	ldr	r3, [pc, #308]	@ (8003744 <HAL_GPIO_Init+0x2b8>)
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	4a4c      	ldr	r2, [pc, #304]	@ (8003744 <HAL_GPIO_Init+0x2b8>)
 8003612:	f043 0301 	orr.w	r3, r3, #1
 8003616:	6193      	str	r3, [r2, #24]
 8003618:	4b4a      	ldr	r3, [pc, #296]	@ (8003744 <HAL_GPIO_Init+0x2b8>)
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003624:	4a48      	ldr	r2, [pc, #288]	@ (8003748 <HAL_GPIO_Init+0x2bc>)
 8003626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003628:	089b      	lsrs	r3, r3, #2
 800362a:	3302      	adds	r3, #2
 800362c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003630:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	220f      	movs	r2, #15
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	43db      	mvns	r3, r3
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4013      	ands	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a40      	ldr	r2, [pc, #256]	@ (800374c <HAL_GPIO_Init+0x2c0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d013      	beq.n	8003678 <HAL_GPIO_Init+0x1ec>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4a3f      	ldr	r2, [pc, #252]	@ (8003750 <HAL_GPIO_Init+0x2c4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d00d      	beq.n	8003674 <HAL_GPIO_Init+0x1e8>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a3e      	ldr	r2, [pc, #248]	@ (8003754 <HAL_GPIO_Init+0x2c8>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d007      	beq.n	8003670 <HAL_GPIO_Init+0x1e4>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a3d      	ldr	r2, [pc, #244]	@ (8003758 <HAL_GPIO_Init+0x2cc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d101      	bne.n	800366c <HAL_GPIO_Init+0x1e0>
 8003668:	2303      	movs	r3, #3
 800366a:	e006      	b.n	800367a <HAL_GPIO_Init+0x1ee>
 800366c:	2304      	movs	r3, #4
 800366e:	e004      	b.n	800367a <HAL_GPIO_Init+0x1ee>
 8003670:	2302      	movs	r3, #2
 8003672:	e002      	b.n	800367a <HAL_GPIO_Init+0x1ee>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <HAL_GPIO_Init+0x1ee>
 8003678:	2300      	movs	r3, #0
 800367a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800367c:	f002 0203 	and.w	r2, r2, #3
 8003680:	0092      	lsls	r2, r2, #2
 8003682:	4093      	lsls	r3, r2
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800368a:	492f      	ldr	r1, [pc, #188]	@ (8003748 <HAL_GPIO_Init+0x2bc>)
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	089b      	lsrs	r3, r3, #2
 8003690:	3302      	adds	r3, #2
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d006      	beq.n	80036b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80036a4:	4b2d      	ldr	r3, [pc, #180]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	492c      	ldr	r1, [pc, #176]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	608b      	str	r3, [r1, #8]
 80036b0:	e006      	b.n	80036c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80036b2:	4b2a      	ldr	r3, [pc, #168]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	43db      	mvns	r3, r3
 80036ba:	4928      	ldr	r1, [pc, #160]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036bc:	4013      	ands	r3, r2
 80036be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d006      	beq.n	80036da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80036cc:	4b23      	ldr	r3, [pc, #140]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	4922      	ldr	r1, [pc, #136]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	60cb      	str	r3, [r1, #12]
 80036d8:	e006      	b.n	80036e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80036da:	4b20      	ldr	r3, [pc, #128]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	491e      	ldr	r1, [pc, #120]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d006      	beq.n	8003702 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80036f4:	4b19      	ldr	r3, [pc, #100]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	4918      	ldr	r1, [pc, #96]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	604b      	str	r3, [r1, #4]
 8003700:	e006      	b.n	8003710 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003702:	4b16      	ldr	r3, [pc, #88]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	43db      	mvns	r3, r3
 800370a:	4914      	ldr	r1, [pc, #80]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 800370c:	4013      	ands	r3, r2
 800370e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d021      	beq.n	8003760 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800371c:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	490e      	ldr	r1, [pc, #56]	@ (800375c <HAL_GPIO_Init+0x2d0>)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	4313      	orrs	r3, r2
 8003726:	600b      	str	r3, [r1, #0]
 8003728:	e021      	b.n	800376e <HAL_GPIO_Init+0x2e2>
 800372a:	bf00      	nop
 800372c:	10320000 	.word	0x10320000
 8003730:	10310000 	.word	0x10310000
 8003734:	10220000 	.word	0x10220000
 8003738:	10210000 	.word	0x10210000
 800373c:	10120000 	.word	0x10120000
 8003740:	10110000 	.word	0x10110000
 8003744:	40021000 	.word	0x40021000
 8003748:	40010000 	.word	0x40010000
 800374c:	40010800 	.word	0x40010800
 8003750:	40010c00 	.word	0x40010c00
 8003754:	40011000 	.word	0x40011000
 8003758:	40011400 	.word	0x40011400
 800375c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003760:	4b0b      	ldr	r3, [pc, #44]	@ (8003790 <HAL_GPIO_Init+0x304>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	43db      	mvns	r3, r3
 8003768:	4909      	ldr	r1, [pc, #36]	@ (8003790 <HAL_GPIO_Init+0x304>)
 800376a:	4013      	ands	r3, r2
 800376c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	3301      	adds	r3, #1
 8003772:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377a:	fa22 f303 	lsr.w	r3, r2, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	f47f ae8e 	bne.w	80034a0 <HAL_GPIO_Init+0x14>
  }
}
 8003784:	bf00      	nop
 8003786:	bf00      	nop
 8003788:	372c      	adds	r7, #44	@ 0x2c
 800378a:	46bd      	mov	sp, r7
 800378c:	bc80      	pop	{r7}
 800378e:	4770      	bx	lr
 8003790:	40010400 	.word	0x40010400

08003794 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	460b      	mov	r3, r1
 800379e:	807b      	strh	r3, [r7, #2]
 80037a0:	4613      	mov	r3, r2
 80037a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037a4:	787b      	ldrb	r3, [r7, #1]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d003      	beq.n	80037b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037aa:	887a      	ldrh	r2, [r7, #2]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037b0:	e003      	b.n	80037ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80037b2:	887b      	ldrh	r3, [r7, #2]
 80037b4:	041a      	lsls	r2, r3, #16
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	611a      	str	r2, [r3, #16]
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e12b      	b.n	8003a2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d106      	bne.n	80037f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7fe fd94 	bl	8002318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2224      	movs	r2, #36	@ 0x24
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0201 	bic.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003816:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003826:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003828:	f001 fd2a 	bl	8005280 <HAL_RCC_GetPCLK1Freq>
 800382c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	4a81      	ldr	r2, [pc, #516]	@ (8003a38 <HAL_I2C_Init+0x274>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d807      	bhi.n	8003848 <HAL_I2C_Init+0x84>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4a80      	ldr	r2, [pc, #512]	@ (8003a3c <HAL_I2C_Init+0x278>)
 800383c:	4293      	cmp	r3, r2
 800383e:	bf94      	ite	ls
 8003840:	2301      	movls	r3, #1
 8003842:	2300      	movhi	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	e006      	b.n	8003856 <HAL_I2C_Init+0x92>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4a7d      	ldr	r2, [pc, #500]	@ (8003a40 <HAL_I2C_Init+0x27c>)
 800384c:	4293      	cmp	r3, r2
 800384e:	bf94      	ite	ls
 8003850:	2301      	movls	r3, #1
 8003852:	2300      	movhi	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e0e7      	b.n	8003a2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	4a78      	ldr	r2, [pc, #480]	@ (8003a44 <HAL_I2C_Init+0x280>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	0c9b      	lsrs	r3, r3, #18
 8003868:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	430a      	orrs	r2, r1
 800387c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	4a6a      	ldr	r2, [pc, #424]	@ (8003a38 <HAL_I2C_Init+0x274>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d802      	bhi.n	8003898 <HAL_I2C_Init+0xd4>
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	3301      	adds	r3, #1
 8003896:	e009      	b.n	80038ac <HAL_I2C_Init+0xe8>
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800389e:	fb02 f303 	mul.w	r3, r2, r3
 80038a2:	4a69      	ldr	r2, [pc, #420]	@ (8003a48 <HAL_I2C_Init+0x284>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	099b      	lsrs	r3, r3, #6
 80038aa:	3301      	adds	r3, #1
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	430b      	orrs	r3, r1
 80038b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	495c      	ldr	r1, [pc, #368]	@ (8003a38 <HAL_I2C_Init+0x274>)
 80038c8:	428b      	cmp	r3, r1
 80038ca:	d819      	bhi.n	8003900 <HAL_I2C_Init+0x13c>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	1e59      	subs	r1, r3, #1
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80038da:	1c59      	adds	r1, r3, #1
 80038dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038e0:	400b      	ands	r3, r1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00a      	beq.n	80038fc <HAL_I2C_Init+0x138>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1e59      	subs	r1, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038f4:	3301      	adds	r3, #1
 80038f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038fa:	e051      	b.n	80039a0 <HAL_I2C_Init+0x1dc>
 80038fc:	2304      	movs	r3, #4
 80038fe:	e04f      	b.n	80039a0 <HAL_I2C_Init+0x1dc>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d111      	bne.n	800392c <HAL_I2C_Init+0x168>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	1e58      	subs	r0, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6859      	ldr	r1, [r3, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	440b      	add	r3, r1
 8003916:	fbb0 f3f3 	udiv	r3, r0, r3
 800391a:	3301      	adds	r3, #1
 800391c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003920:	2b00      	cmp	r3, #0
 8003922:	bf0c      	ite	eq
 8003924:	2301      	moveq	r3, #1
 8003926:	2300      	movne	r3, #0
 8003928:	b2db      	uxtb	r3, r3
 800392a:	e012      	b.n	8003952 <HAL_I2C_Init+0x18e>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	1e58      	subs	r0, r3, #1
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6859      	ldr	r1, [r3, #4]
 8003934:	460b      	mov	r3, r1
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	0099      	lsls	r1, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003942:	3301      	adds	r3, #1
 8003944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003948:	2b00      	cmp	r3, #0
 800394a:	bf0c      	ite	eq
 800394c:	2301      	moveq	r3, #1
 800394e:	2300      	movne	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_I2C_Init+0x196>
 8003956:	2301      	movs	r3, #1
 8003958:	e022      	b.n	80039a0 <HAL_I2C_Init+0x1dc>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10e      	bne.n	8003980 <HAL_I2C_Init+0x1bc>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	1e58      	subs	r0, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6859      	ldr	r1, [r3, #4]
 800396a:	460b      	mov	r3, r1
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	440b      	add	r3, r1
 8003970:	fbb0 f3f3 	udiv	r3, r0, r3
 8003974:	3301      	adds	r3, #1
 8003976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800397a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800397e:	e00f      	b.n	80039a0 <HAL_I2C_Init+0x1dc>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	1e58      	subs	r0, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6859      	ldr	r1, [r3, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	0099      	lsls	r1, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	fbb0 f3f3 	udiv	r3, r0, r3
 8003996:	3301      	adds	r3, #1
 8003998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800399c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	6809      	ldr	r1, [r1, #0]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69da      	ldr	r2, [r3, #28]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80039ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6911      	ldr	r1, [r2, #16]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68d2      	ldr	r2, [r2, #12]
 80039da:	4311      	orrs	r1, r2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6812      	ldr	r2, [r2, #0]
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	695a      	ldr	r2, [r3, #20]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	431a      	orrs	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	430a      	orrs	r2, r1
 80039fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	000186a0 	.word	0x000186a0
 8003a3c:	001e847f 	.word	0x001e847f
 8003a40:	003d08ff 	.word	0x003d08ff
 8003a44:	431bde83 	.word	0x431bde83
 8003a48:	10624dd3 	.word	0x10624dd3

08003a4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b088      	sub	sp, #32
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	4608      	mov	r0, r1
 8003a56:	4611      	mov	r1, r2
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	817b      	strh	r3, [r7, #10]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	813b      	strh	r3, [r7, #8]
 8003a62:	4613      	mov	r3, r2
 8003a64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a66:	f7fe fe63 	bl	8002730 <HAL_GetTick>
 8003a6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	f040 80d9 	bne.w	8003c2c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	2319      	movs	r3, #25
 8003a80:	2201      	movs	r2, #1
 8003a82:	496d      	ldr	r1, [pc, #436]	@ (8003c38 <HAL_I2C_Mem_Write+0x1ec>)
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 fdef 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a90:	2302      	movs	r3, #2
 8003a92:	e0cc      	b.n	8003c2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d101      	bne.n	8003aa2 <HAL_I2C_Mem_Write+0x56>
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	e0c5      	b.n	8003c2e <HAL_I2C_Mem_Write+0x1e2>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d007      	beq.n	8003ac8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ad6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2221      	movs	r2, #33	@ 0x21
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2240      	movs	r2, #64	@ 0x40
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6a3a      	ldr	r2, [r7, #32]
 8003af2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003af8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	4a4d      	ldr	r2, [pc, #308]	@ (8003c3c <HAL_I2C_Mem_Write+0x1f0>)
 8003b08:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b0a:	88f8      	ldrh	r0, [r7, #6]
 8003b0c:	893a      	ldrh	r2, [r7, #8]
 8003b0e:	8979      	ldrh	r1, [r7, #10]
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	9301      	str	r3, [sp, #4]
 8003b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	4603      	mov	r3, r0
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fc26 	bl	800436c <I2C_RequestMemoryWrite>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d052      	beq.n	8003bcc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e081      	b.n	8003c2e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 feb4 	bl	800489c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00d      	beq.n	8003b56 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d107      	bne.n	8003b52 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e06b      	b.n	8003c2e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5a:	781a      	ldrb	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d11b      	bne.n	8003bcc <HAL_I2C_Mem_Write+0x180>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d017      	beq.n	8003bcc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba0:	781a      	ldrb	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1aa      	bne.n	8003b2a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 fea7 	bl	800492c <I2C_WaitOnBTFFlagUntilTimeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00d      	beq.n	8003c00 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be8:	2b04      	cmp	r3, #4
 8003bea:	d107      	bne.n	8003bfc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bfa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e016      	b.n	8003c2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e000      	b.n	8003c2e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c2c:	2302      	movs	r3, #2
  }
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	00100002 	.word	0x00100002
 8003c3c:	ffff0000 	.word	0xffff0000

08003c40 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b08c      	sub	sp, #48	@ 0x30
 8003c44:	af02      	add	r7, sp, #8
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	4608      	mov	r0, r1
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4603      	mov	r3, r0
 8003c50:	817b      	strh	r3, [r7, #10]
 8003c52:	460b      	mov	r3, r1
 8003c54:	813b      	strh	r3, [r7, #8]
 8003c56:	4613      	mov	r3, r2
 8003c58:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c5e:	f7fe fd67 	bl	8002730 <HAL_GetTick>
 8003c62:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b20      	cmp	r3, #32
 8003c6e:	f040 8244 	bne.w	80040fa <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	2319      	movs	r3, #25
 8003c78:	2201      	movs	r2, #1
 8003c7a:	4982      	ldr	r1, [pc, #520]	@ (8003e84 <HAL_I2C_Mem_Read+0x244>)
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 fcf3 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e237      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d101      	bne.n	8003c9a <HAL_I2C_Mem_Read+0x5a>
 8003c96:	2302      	movs	r3, #2
 8003c98:	e230      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d007      	beq.n	8003cc0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f042 0201 	orr.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2222      	movs	r2, #34	@ 0x22
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2240      	movs	r2, #64	@ 0x40
 8003cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4a62      	ldr	r2, [pc, #392]	@ (8003e88 <HAL_I2C_Mem_Read+0x248>)
 8003d00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d02:	88f8      	ldrh	r0, [r7, #6]
 8003d04:	893a      	ldrh	r2, [r7, #8]
 8003d06:	8979      	ldrh	r1, [r7, #10]
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	9301      	str	r3, [sp, #4]
 8003d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	4603      	mov	r3, r0
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 fbc0 	bl	8004498 <I2C_RequestMemoryRead>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e1ec      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d113      	bne.n	8003d52 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	61fb      	str	r3, [r7, #28]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	61fb      	str	r3, [r7, #28]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	e1c0      	b.n	80040d4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d11e      	bne.n	8003d98 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d6a:	b672      	cpsid	i
}
 8003d6c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d6e:	2300      	movs	r3, #0
 8003d70:	61bb      	str	r3, [r7, #24]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	61bb      	str	r3, [r7, #24]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d92:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003d94:	b662      	cpsie	i
}
 8003d96:	e035      	b.n	8003e04 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d11e      	bne.n	8003dde <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003dae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003db0:	b672      	cpsid	i
}
 8003db2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	617b      	str	r3, [r7, #20]
 8003dc8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003dda:	b662      	cpsie	i
}
 8003ddc:	e012      	b.n	8003e04 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003e04:	e166      	b.n	80040d4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0a:	2b03      	cmp	r3, #3
 8003e0c:	f200 811f 	bhi.w	800404e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d123      	bne.n	8003e60 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e1a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 fdcd 	bl	80049bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e167      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	691a      	ldr	r2, [r3, #16]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e5e:	e139      	b.n	80040d4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d152      	bne.n	8003f0e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6e:	2200      	movs	r2, #0
 8003e70:	4906      	ldr	r1, [pc, #24]	@ (8003e8c <HAL_I2C_Mem_Read+0x24c>)
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f000 fbf8 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e13c      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
 8003e82:	bf00      	nop
 8003e84:	00100002 	.word	0x00100002
 8003e88:	ffff0000 	.word	0xffff0000
 8003e8c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003e90:	b672      	cpsid	i
}
 8003e92:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ea2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	691a      	ldr	r2, [r3, #16]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	b2d2      	uxtb	r2, r2
 8003eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003ed6:	b662      	cpsie	i
}
 8003ed8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	691a      	ldr	r2, [r3, #16]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	b29a      	uxth	r2, r3
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	3b01      	subs	r3, #1
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f0c:	e0e2      	b.n	80040d4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f10:	9300      	str	r3, [sp, #0]
 8003f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f14:	2200      	movs	r2, #0
 8003f16:	497b      	ldr	r1, [pc, #492]	@ (8004104 <HAL_I2C_Mem_Read+0x4c4>)
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 fba5 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d001      	beq.n	8003f28 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e0e9      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f38:	b672      	cpsid	i
}
 8003f3a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003f6e:	4b66      	ldr	r3, [pc, #408]	@ (8004108 <HAL_I2C_Mem_Read+0x4c8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	08db      	lsrs	r3, r3, #3
 8003f74:	4a65      	ldr	r2, [pc, #404]	@ (800410c <HAL_I2C_Mem_Read+0x4cc>)
 8003f76:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7a:	0a1a      	lsrs	r2, r3, #8
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	00da      	lsls	r2, r3, #3
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d118      	bne.n	8003fc6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	f043 0220 	orr.w	r2, r3, #32
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003fb6:	b662      	cpsie	i
}
 8003fb8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e09a      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b04      	cmp	r3, #4
 8003fd2:	d1d9      	bne.n	8003f88 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691a      	ldr	r2, [r3, #16]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004016:	b662      	cpsie	i
}
 8004018:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	691a      	ldr	r2, [r3, #16]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	1c5a      	adds	r2, r3, #1
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800404c:	e042      	b.n	80040d4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800404e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004050:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 fcb2 	bl	80049bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e04c      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d118      	bne.n	80040d4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	1c5a      	adds	r2, r3, #1
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040be:	3b01      	subs	r3, #1
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	3b01      	subs	r3, #1
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f47f ae94 	bne.w	8003e06 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040f6:	2300      	movs	r3, #0
 80040f8:	e000      	b.n	80040fc <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80040fa:	2302      	movs	r3, #2
  }
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3728      	adds	r7, #40	@ 0x28
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	00010004 	.word	0x00010004
 8004108:	20000020 	.word	0x20000020
 800410c:	14f8b589 	.word	0x14f8b589

08004110 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b08a      	sub	sp, #40	@ 0x28
 8004114:	af02      	add	r7, sp, #8
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	607a      	str	r2, [r7, #4]
 800411a:	603b      	str	r3, [r7, #0]
 800411c:	460b      	mov	r3, r1
 800411e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004120:	f7fe fb06 	bl	8002730 <HAL_GetTick>
 8004124:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004126:	2300      	movs	r3, #0
 8004128:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b20      	cmp	r3, #32
 8004134:	f040 8111 	bne.w	800435a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	2319      	movs	r3, #25
 800413e:	2201      	movs	r2, #1
 8004140:	4988      	ldr	r1, [pc, #544]	@ (8004364 <HAL_I2C_IsDeviceReady+0x254>)
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fa90 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800414e:	2302      	movs	r3, #2
 8004150:	e104      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_I2C_IsDeviceReady+0x50>
 800415c:	2302      	movs	r3, #2
 800415e:	e0fd      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b01      	cmp	r3, #1
 8004174:	d007      	beq.n	8004186 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0201 	orr.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004194:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2224      	movs	r2, #36	@ 0x24
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4a70      	ldr	r2, [pc, #448]	@ (8004368 <HAL_I2C_IsDeviceReady+0x258>)
 80041a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041b8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f000 fa4e 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00d      	beq.n	80041ee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041e0:	d103      	bne.n	80041ea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041e8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e0b6      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041ee:	897b      	ldrh	r3, [r7, #10]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041fc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80041fe:	f7fe fa97 	bl	8002730 <HAL_GetTick>
 8004202:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b02      	cmp	r3, #2
 8004210:	bf0c      	ite	eq
 8004212:	2301      	moveq	r3, #1
 8004214:	2300      	movne	r3, #0
 8004216:	b2db      	uxtb	r3, r3
 8004218:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004224:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004228:	bf0c      	ite	eq
 800422a:	2301      	moveq	r3, #1
 800422c:	2300      	movne	r3, #0
 800422e:	b2db      	uxtb	r3, r3
 8004230:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004232:	e025      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004234:	f7fe fa7c 	bl	8002730 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	429a      	cmp	r2, r3
 8004242:	d302      	bcc.n	800424a <HAL_I2C_IsDeviceReady+0x13a>
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d103      	bne.n	8004252 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	22a0      	movs	r2, #160	@ 0xa0
 800424e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b02      	cmp	r3, #2
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004276:	bf0c      	ite	eq
 8004278:	2301      	moveq	r3, #1
 800427a:	2300      	movne	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2ba0      	cmp	r3, #160	@ 0xa0
 800428a:	d005      	beq.n	8004298 <HAL_I2C_IsDeviceReady+0x188>
 800428c:	7dfb      	ldrb	r3, [r7, #23]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d102      	bne.n	8004298 <HAL_I2C_IsDeviceReady+0x188>
 8004292:	7dbb      	ldrb	r3, [r7, #22]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0cd      	beq.n	8004234 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d129      	bne.n	8004302 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042bc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042be:	2300      	movs	r3, #0
 80042c0:	613b      	str	r3, [r7, #16]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	613b      	str	r3, [r7, #16]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	2319      	movs	r3, #25
 80042da:	2201      	movs	r2, #1
 80042dc:	4921      	ldr	r1, [pc, #132]	@ (8004364 <HAL_I2C_IsDeviceReady+0x254>)
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 f9c2 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e036      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	e02c      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004310:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800431a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	2319      	movs	r3, #25
 8004322:	2201      	movs	r2, #1
 8004324:	490f      	ldr	r1, [pc, #60]	@ (8004364 <HAL_I2C_IsDeviceReady+0x254>)
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 f99e 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e012      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	3301      	adds	r3, #1
 800433a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	429a      	cmp	r2, r3
 8004342:	f4ff af32 	bcc.w	80041aa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2220      	movs	r2, #32
 800434a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800435a:	2302      	movs	r3, #2
  }
}
 800435c:	4618      	mov	r0, r3
 800435e:	3720      	adds	r7, #32
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	00100002 	.word	0x00100002
 8004368:	ffff0000 	.word	0xffff0000

0800436c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	4608      	mov	r0, r1
 8004376:	4611      	mov	r1, r2
 8004378:	461a      	mov	r2, r3
 800437a:	4603      	mov	r3, r0
 800437c:	817b      	strh	r3, [r7, #10]
 800437e:	460b      	mov	r3, r1
 8004380:	813b      	strh	r3, [r7, #8]
 8004382:	4613      	mov	r3, r2
 8004384:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004394:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	6a3b      	ldr	r3, [r7, #32]
 800439c:	2200      	movs	r2, #0
 800439e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 f960 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00d      	beq.n	80043ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043bc:	d103      	bne.n	80043c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e05f      	b.n	800448a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043ca:	897b      	ldrh	r3, [r7, #10]
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	461a      	mov	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80043d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	6a3a      	ldr	r2, [r7, #32]
 80043de:	492d      	ldr	r1, [pc, #180]	@ (8004494 <I2C_RequestMemoryWrite+0x128>)
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f9bb 	bl	800475c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e04c      	b.n	800448a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043f0:	2300      	movs	r3, #0
 80043f2:	617b      	str	r3, [r7, #20]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	617b      	str	r3, [r7, #20]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	617b      	str	r3, [r7, #20]
 8004404:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004408:	6a39      	ldr	r1, [r7, #32]
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 fa46 	bl	800489c <I2C_WaitOnTXEFlagUntilTimeout>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00d      	beq.n	8004432 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441a:	2b04      	cmp	r3, #4
 800441c:	d107      	bne.n	800442e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800442c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e02b      	b.n	800448a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004432:	88fb      	ldrh	r3, [r7, #6]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d105      	bne.n	8004444 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004438:	893b      	ldrh	r3, [r7, #8]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	611a      	str	r2, [r3, #16]
 8004442:	e021      	b.n	8004488 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004444:	893b      	ldrh	r3, [r7, #8]
 8004446:	0a1b      	lsrs	r3, r3, #8
 8004448:	b29b      	uxth	r3, r3
 800444a:	b2da      	uxtb	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004454:	6a39      	ldr	r1, [r7, #32]
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 fa20 	bl	800489c <I2C_WaitOnTXEFlagUntilTimeout>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00d      	beq.n	800447e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	2b04      	cmp	r3, #4
 8004468:	d107      	bne.n	800447a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004478:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e005      	b.n	800448a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800447e:	893b      	ldrh	r3, [r7, #8]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3718      	adds	r7, #24
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	00010002 	.word	0x00010002

08004498 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b088      	sub	sp, #32
 800449c:	af02      	add	r7, sp, #8
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	4608      	mov	r0, r1
 80044a2:	4611      	mov	r1, r2
 80044a4:	461a      	mov	r2, r3
 80044a6:	4603      	mov	r3, r0
 80044a8:	817b      	strh	r3, [r7, #10]
 80044aa:	460b      	mov	r3, r1
 80044ac:	813b      	strh	r3, [r7, #8]
 80044ae:	4613      	mov	r3, r2
 80044b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	2200      	movs	r2, #0
 80044da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f000 f8c2 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00d      	beq.n	8004506 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f8:	d103      	bne.n	8004502 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004500:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e0aa      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004506:	897b      	ldrh	r3, [r7, #10]
 8004508:	b2db      	uxtb	r3, r3
 800450a:	461a      	mov	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004514:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	6a3a      	ldr	r2, [r7, #32]
 800451a:	4952      	ldr	r1, [pc, #328]	@ (8004664 <I2C_RequestMemoryRead+0x1cc>)
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f000 f91d 	bl	800475c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d001      	beq.n	800452c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e097      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800452c:	2300      	movs	r3, #0
 800452e:	617b      	str	r3, [r7, #20]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004544:	6a39      	ldr	r1, [r7, #32]
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 f9a8 	bl	800489c <I2C_WaitOnTXEFlagUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00d      	beq.n	800456e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	2b04      	cmp	r3, #4
 8004558:	d107      	bne.n	800456a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004568:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e076      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d105      	bne.n	8004580 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004574:	893b      	ldrh	r3, [r7, #8]
 8004576:	b2da      	uxtb	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	611a      	str	r2, [r3, #16]
 800457e:	e021      	b.n	80045c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004580:	893b      	ldrh	r3, [r7, #8]
 8004582:	0a1b      	lsrs	r3, r3, #8
 8004584:	b29b      	uxth	r3, r3
 8004586:	b2da      	uxtb	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800458e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004590:	6a39      	ldr	r1, [r7, #32]
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 f982 	bl	800489c <I2C_WaitOnTXEFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00d      	beq.n	80045ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a2:	2b04      	cmp	r3, #4
 80045a4:	d107      	bne.n	80045b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e050      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045ba:	893b      	ldrh	r3, [r7, #8]
 80045bc:	b2da      	uxtb	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c6:	6a39      	ldr	r1, [r7, #32]
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 f967 	bl	800489c <I2C_WaitOnTXEFlagUntilTimeout>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00d      	beq.n	80045f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d107      	bne.n	80045ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e035      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	6a3b      	ldr	r3, [r7, #32]
 8004606:	2200      	movs	r2, #0
 8004608:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 f82b 	bl	8004668 <I2C_WaitOnFlagUntilTimeout>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00d      	beq.n	8004634 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004626:	d103      	bne.n	8004630 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800462e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e013      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004634:	897b      	ldrh	r3, [r7, #10]
 8004636:	b2db      	uxtb	r3, r3
 8004638:	f043 0301 	orr.w	r3, r3, #1
 800463c:	b2da      	uxtb	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004646:	6a3a      	ldr	r2, [r7, #32]
 8004648:	4906      	ldr	r1, [pc, #24]	@ (8004664 <I2C_RequestMemoryRead+0x1cc>)
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 f886 	bl	800475c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e000      	b.n	800465c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	00010002 	.word	0x00010002

08004668 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	4613      	mov	r3, r2
 8004676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004678:	e048      	b.n	800470c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004680:	d044      	beq.n	800470c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004682:	f7fe f855 	bl	8002730 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d302      	bcc.n	8004698 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d139      	bne.n	800470c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	0c1b      	lsrs	r3, r3, #16
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d10d      	bne.n	80046be <I2C_WaitOnFlagUntilTimeout+0x56>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	43da      	mvns	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	4013      	ands	r3, r2
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	bf0c      	ite	eq
 80046b4:	2301      	moveq	r3, #1
 80046b6:	2300      	movne	r3, #0
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	461a      	mov	r2, r3
 80046bc:	e00c      	b.n	80046d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	43da      	mvns	r2, r3
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	4013      	ands	r3, r2
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	bf0c      	ite	eq
 80046d0:	2301      	moveq	r3, #1
 80046d2:	2300      	movne	r3, #0
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	79fb      	ldrb	r3, [r7, #7]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d116      	bne.n	800470c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	f043 0220 	orr.w	r2, r3, #32
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e023      	b.n	8004754 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	0c1b      	lsrs	r3, r3, #16
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b01      	cmp	r3, #1
 8004714:	d10d      	bne.n	8004732 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	43da      	mvns	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	4013      	ands	r3, r2
 8004722:	b29b      	uxth	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	bf0c      	ite	eq
 8004728:	2301      	moveq	r3, #1
 800472a:	2300      	movne	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	461a      	mov	r2, r3
 8004730:	e00c      	b.n	800474c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	43da      	mvns	r2, r3
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	4013      	ands	r3, r2
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	bf0c      	ite	eq
 8004744:	2301      	moveq	r3, #1
 8004746:	2300      	movne	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	461a      	mov	r2, r3
 800474c:	79fb      	ldrb	r3, [r7, #7]
 800474e:	429a      	cmp	r2, r3
 8004750:	d093      	beq.n	800467a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
 8004768:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800476a:	e071      	b.n	8004850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477a:	d123      	bne.n	80047c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800478a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004794:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2220      	movs	r2, #32
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b0:	f043 0204 	orr.w	r2, r3, #4
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e067      	b.n	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ca:	d041      	beq.n	8004850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047cc:	f7fd ffb0 	bl	8002730 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d302      	bcc.n	80047e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d136      	bne.n	8004850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	0c1b      	lsrs	r3, r3, #16
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d10c      	bne.n	8004806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	43da      	mvns	r2, r3
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	4013      	ands	r3, r2
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	bf14      	ite	ne
 80047fe:	2301      	movne	r3, #1
 8004800:	2300      	moveq	r3, #0
 8004802:	b2db      	uxtb	r3, r3
 8004804:	e00b      	b.n	800481e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	43da      	mvns	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	4013      	ands	r3, r2
 8004812:	b29b      	uxth	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	bf14      	ite	ne
 8004818:	2301      	movne	r3, #1
 800481a:	2300      	moveq	r3, #0
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d016      	beq.n	8004850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2220      	movs	r2, #32
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483c:	f043 0220 	orr.w	r2, r3, #32
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e021      	b.n	8004894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	0c1b      	lsrs	r3, r3, #16
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b01      	cmp	r3, #1
 8004858:	d10c      	bne.n	8004874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	43da      	mvns	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	4013      	ands	r3, r2
 8004866:	b29b      	uxth	r3, r3
 8004868:	2b00      	cmp	r3, #0
 800486a:	bf14      	ite	ne
 800486c:	2301      	movne	r3, #1
 800486e:	2300      	moveq	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	e00b      	b.n	800488c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	43da      	mvns	r2, r3
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	4013      	ands	r3, r2
 8004880:	b29b      	uxth	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	bf14      	ite	ne
 8004886:	2301      	movne	r3, #1
 8004888:	2300      	moveq	r3, #0
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	f47f af6d 	bne.w	800476c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048a8:	e034      	b.n	8004914 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 f8e3 	bl	8004a76 <I2C_IsAcknowledgeFailed>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e034      	b.n	8004924 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c0:	d028      	beq.n	8004914 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c2:	f7fd ff35 	bl	8002730 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d302      	bcc.n	80048d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d11d      	bne.n	8004914 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e2:	2b80      	cmp	r3, #128	@ 0x80
 80048e4:	d016      	beq.n	8004914 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	f043 0220 	orr.w	r2, r3, #32
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e007      	b.n	8004924 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800491e:	2b80      	cmp	r3, #128	@ 0x80
 8004920:	d1c3      	bne.n	80048aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004938:	e034      	b.n	80049a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 f89b 	bl	8004a76 <I2C_IsAcknowledgeFailed>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e034      	b.n	80049b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004950:	d028      	beq.n	80049a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004952:	f7fd feed 	bl	8002730 <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	429a      	cmp	r2, r3
 8004960:	d302      	bcc.n	8004968 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d11d      	bne.n	80049a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	f003 0304 	and.w	r3, r3, #4
 8004972:	2b04      	cmp	r3, #4
 8004974:	d016      	beq.n	80049a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2220      	movs	r2, #32
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004990:	f043 0220 	orr.w	r2, r3, #32
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e007      	b.n	80049b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	2b04      	cmp	r3, #4
 80049b0:	d1c3      	bne.n	800493a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3710      	adds	r7, #16
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049c8:	e049      	b.n	8004a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	f003 0310 	and.w	r3, r3, #16
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	d119      	bne.n	8004a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f06f 0210 	mvn.w	r2, #16
 80049e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e030      	b.n	8004a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a0c:	f7fd fe90 	bl	8002730 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d302      	bcc.n	8004a22 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d11d      	bne.n	8004a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a2c:	2b40      	cmp	r3, #64	@ 0x40
 8004a2e:	d016      	beq.n	8004a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2220      	movs	r2, #32
 8004a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4a:	f043 0220 	orr.w	r2, r3, #32
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e007      	b.n	8004a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a68:	2b40      	cmp	r3, #64	@ 0x40
 8004a6a:	d1ae      	bne.n	80049ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	695b      	ldr	r3, [r3, #20]
 8004a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a8c:	d11b      	bne.n	8004ac6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a96:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	f043 0204 	orr.w	r2, r3, #4
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e000      	b.n	8004ac8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr
	...

08004ad4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004ad8:	4b03      	ldr	r3, [pc, #12]	@ (8004ae8 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
}
 8004ade:	bf00      	nop
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bc80      	pop	{r7}
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	420e0020 	.word	0x420e0020

08004aec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e272      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8087 	beq.w	8004c1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b0c:	4b92      	ldr	r3, [pc, #584]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f003 030c 	and.w	r3, r3, #12
 8004b14:	2b04      	cmp	r3, #4
 8004b16:	d00c      	beq.n	8004b32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b18:	4b8f      	ldr	r3, [pc, #572]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d112      	bne.n	8004b4a <HAL_RCC_OscConfig+0x5e>
 8004b24:	4b8c      	ldr	r3, [pc, #560]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b30:	d10b      	bne.n	8004b4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b32:	4b89      	ldr	r3, [pc, #548]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d06c      	beq.n	8004c18 <HAL_RCC_OscConfig+0x12c>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d168      	bne.n	8004c18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e24c      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b52:	d106      	bne.n	8004b62 <HAL_RCC_OscConfig+0x76>
 8004b54:	4b80      	ldr	r3, [pc, #512]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a7f      	ldr	r2, [pc, #508]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b5e:	6013      	str	r3, [r2, #0]
 8004b60:	e02e      	b.n	8004bc0 <HAL_RCC_OscConfig+0xd4>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x98>
 8004b6a:	4b7b      	ldr	r3, [pc, #492]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a7a      	ldr	r2, [pc, #488]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	4b78      	ldr	r3, [pc, #480]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a77      	ldr	r2, [pc, #476]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e01d      	b.n	8004bc0 <HAL_RCC_OscConfig+0xd4>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b8c:	d10c      	bne.n	8004ba8 <HAL_RCC_OscConfig+0xbc>
 8004b8e:	4b72      	ldr	r3, [pc, #456]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a71      	ldr	r2, [pc, #452]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b98:	6013      	str	r3, [r2, #0]
 8004b9a:	4b6f      	ldr	r3, [pc, #444]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a6e      	ldr	r2, [pc, #440]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	e00b      	b.n	8004bc0 <HAL_RCC_OscConfig+0xd4>
 8004ba8:	4b6b      	ldr	r3, [pc, #428]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a6a      	ldr	r2, [pc, #424]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b68      	ldr	r3, [pc, #416]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a67      	ldr	r2, [pc, #412]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d013      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc8:	f7fd fdb2 	bl	8002730 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd0:	f7fd fdae 	bl	8002730 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b64      	cmp	r3, #100	@ 0x64
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e200      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be2:	4b5d      	ldr	r3, [pc, #372]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0xe4>
 8004bee:	e014      	b.n	8004c1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf0:	f7fd fd9e 	bl	8002730 <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bf8:	f7fd fd9a 	bl	8002730 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b64      	cmp	r3, #100	@ 0x64
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e1ec      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c0a:	4b53      	ldr	r3, [pc, #332]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1f0      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x10c>
 8004c16:	e000      	b.n	8004c1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d063      	beq.n	8004cee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c26:	4b4c      	ldr	r3, [pc, #304]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00b      	beq.n	8004c4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004c32:	4b49      	ldr	r3, [pc, #292]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f003 030c 	and.w	r3, r3, #12
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d11c      	bne.n	8004c78 <HAL_RCC_OscConfig+0x18c>
 8004c3e:	4b46      	ldr	r3, [pc, #280]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d116      	bne.n	8004c78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c4a:	4b43      	ldr	r3, [pc, #268]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d005      	beq.n	8004c62 <HAL_RCC_OscConfig+0x176>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d001      	beq.n	8004c62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e1c0      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c62:	4b3d      	ldr	r3, [pc, #244]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	4939      	ldr	r1, [pc, #228]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c76:	e03a      	b.n	8004cee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d020      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c80:	4b36      	ldr	r3, [pc, #216]	@ (8004d5c <HAL_RCC_OscConfig+0x270>)
 8004c82:	2201      	movs	r2, #1
 8004c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c86:	f7fd fd53 	bl	8002730 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c8e:	f7fd fd4f 	bl	8002730 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e1a1      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cac:	4b2a      	ldr	r3, [pc, #168]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	4927      	ldr	r1, [pc, #156]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	600b      	str	r3, [r1, #0]
 8004cc0:	e015      	b.n	8004cee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cc2:	4b26      	ldr	r3, [pc, #152]	@ (8004d5c <HAL_RCC_OscConfig+0x270>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cc8:	f7fd fd32 	bl	8002730 <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cce:	e008      	b.n	8004ce2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cd0:	f7fd fd2e 	bl	8002730 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e180      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1f0      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d03a      	beq.n	8004d70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d019      	beq.n	8004d36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d02:	4b17      	ldr	r3, [pc, #92]	@ (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004d04:	2201      	movs	r2, #1
 8004d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d08:	f7fd fd12 	bl	8002730 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d10:	f7fd fd0e 	bl	8002730 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e160      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d22:	4b0d      	ldr	r3, [pc, #52]	@ (8004d58 <HAL_RCC_OscConfig+0x26c>)
 8004d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d0f0      	beq.n	8004d10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004d2e:	2001      	movs	r0, #1
 8004d30:	f000 face 	bl	80052d0 <RCC_Delay>
 8004d34:	e01c      	b.n	8004d70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d36:	4b0a      	ldr	r3, [pc, #40]	@ (8004d60 <HAL_RCC_OscConfig+0x274>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d3c:	f7fd fcf8 	bl	8002730 <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d42:	e00f      	b.n	8004d64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d44:	f7fd fcf4 	bl	8002730 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d908      	bls.n	8004d64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e146      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
 8004d56:	bf00      	nop
 8004d58:	40021000 	.word	0x40021000
 8004d5c:	42420000 	.word	0x42420000
 8004d60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d64:	4b92      	ldr	r3, [pc, #584]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1e9      	bne.n	8004d44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f000 80a6 	beq.w	8004eca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d82:	4b8b      	ldr	r3, [pc, #556]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d10d      	bne.n	8004daa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d8e:	4b88      	ldr	r3, [pc, #544]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	4a87      	ldr	r2, [pc, #540]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d98:	61d3      	str	r3, [r2, #28]
 8004d9a:	4b85      	ldr	r3, [pc, #532]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004da2:	60bb      	str	r3, [r7, #8]
 8004da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004da6:	2301      	movs	r3, #1
 8004da8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004daa:	4b82      	ldr	r3, [pc, #520]	@ (8004fb4 <HAL_RCC_OscConfig+0x4c8>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d118      	bne.n	8004de8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004db6:	4b7f      	ldr	r3, [pc, #508]	@ (8004fb4 <HAL_RCC_OscConfig+0x4c8>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a7e      	ldr	r2, [pc, #504]	@ (8004fb4 <HAL_RCC_OscConfig+0x4c8>)
 8004dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dc2:	f7fd fcb5 	bl	8002730 <HAL_GetTick>
 8004dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dc8:	e008      	b.n	8004ddc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dca:	f7fd fcb1 	bl	8002730 <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	2b64      	cmp	r3, #100	@ 0x64
 8004dd6:	d901      	bls.n	8004ddc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e103      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ddc:	4b75      	ldr	r3, [pc, #468]	@ (8004fb4 <HAL_RCC_OscConfig+0x4c8>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0f0      	beq.n	8004dca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d106      	bne.n	8004dfe <HAL_RCC_OscConfig+0x312>
 8004df0:	4b6f      	ldr	r3, [pc, #444]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	4a6e      	ldr	r2, [pc, #440]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004df6:	f043 0301 	orr.w	r3, r3, #1
 8004dfa:	6213      	str	r3, [r2, #32]
 8004dfc:	e02d      	b.n	8004e5a <HAL_RCC_OscConfig+0x36e>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10c      	bne.n	8004e20 <HAL_RCC_OscConfig+0x334>
 8004e06:	4b6a      	ldr	r3, [pc, #424]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	4a69      	ldr	r2, [pc, #420]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e0c:	f023 0301 	bic.w	r3, r3, #1
 8004e10:	6213      	str	r3, [r2, #32]
 8004e12:	4b67      	ldr	r3, [pc, #412]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	4a66      	ldr	r2, [pc, #408]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e18:	f023 0304 	bic.w	r3, r3, #4
 8004e1c:	6213      	str	r3, [r2, #32]
 8004e1e:	e01c      	b.n	8004e5a <HAL_RCC_OscConfig+0x36e>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	2b05      	cmp	r3, #5
 8004e26:	d10c      	bne.n	8004e42 <HAL_RCC_OscConfig+0x356>
 8004e28:	4b61      	ldr	r3, [pc, #388]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	4a60      	ldr	r2, [pc, #384]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e2e:	f043 0304 	orr.w	r3, r3, #4
 8004e32:	6213      	str	r3, [r2, #32]
 8004e34:	4b5e      	ldr	r3, [pc, #376]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	4a5d      	ldr	r2, [pc, #372]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e3a:	f043 0301 	orr.w	r3, r3, #1
 8004e3e:	6213      	str	r3, [r2, #32]
 8004e40:	e00b      	b.n	8004e5a <HAL_RCC_OscConfig+0x36e>
 8004e42:	4b5b      	ldr	r3, [pc, #364]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	4a5a      	ldr	r2, [pc, #360]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e48:	f023 0301 	bic.w	r3, r3, #1
 8004e4c:	6213      	str	r3, [r2, #32]
 8004e4e:	4b58      	ldr	r3, [pc, #352]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	4a57      	ldr	r2, [pc, #348]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e54:	f023 0304 	bic.w	r3, r3, #4
 8004e58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d015      	beq.n	8004e8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e62:	f7fd fc65 	bl	8002730 <HAL_GetTick>
 8004e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e68:	e00a      	b.n	8004e80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e6a:	f7fd fc61 	bl	8002730 <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e0b1      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e80:	4b4b      	ldr	r3, [pc, #300]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0ee      	beq.n	8004e6a <HAL_RCC_OscConfig+0x37e>
 8004e8c:	e014      	b.n	8004eb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e8e:	f7fd fc4f 	bl	8002730 <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e94:	e00a      	b.n	8004eac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e96:	f7fd fc4b 	bl	8002730 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d901      	bls.n	8004eac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e09b      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eac:	4b40      	ldr	r3, [pc, #256]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1ee      	bne.n	8004e96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004eb8:	7dfb      	ldrb	r3, [r7, #23]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d105      	bne.n	8004eca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ebe:	4b3c      	ldr	r3, [pc, #240]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004ec0:	69db      	ldr	r3, [r3, #28]
 8004ec2:	4a3b      	ldr	r2, [pc, #236]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004ec4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ec8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 8087 	beq.w	8004fe2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ed4:	4b36      	ldr	r3, [pc, #216]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f003 030c 	and.w	r3, r3, #12
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	d061      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	69db      	ldr	r3, [r3, #28]
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d146      	bne.n	8004f76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ee8:	4b33      	ldr	r3, [pc, #204]	@ (8004fb8 <HAL_RCC_OscConfig+0x4cc>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eee:	f7fd fc1f 	bl	8002730 <HAL_GetTick>
 8004ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ef4:	e008      	b.n	8004f08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ef6:	f7fd fc1b 	bl	8002730 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d901      	bls.n	8004f08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e06d      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f08:	4b29      	ldr	r3, [pc, #164]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1f0      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f1c:	d108      	bne.n	8004f30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004f1e:	4b24      	ldr	r3, [pc, #144]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	4921      	ldr	r1, [pc, #132]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f30:	4b1f      	ldr	r3, [pc, #124]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a19      	ldr	r1, [r3, #32]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f40:	430b      	orrs	r3, r1
 8004f42:	491b      	ldr	r1, [pc, #108]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f48:	4b1b      	ldr	r3, [pc, #108]	@ (8004fb8 <HAL_RCC_OscConfig+0x4cc>)
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f4e:	f7fd fbef 	bl	8002730 <HAL_GetTick>
 8004f52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f54:	e008      	b.n	8004f68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f56:	f7fd fbeb 	bl	8002730 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e03d      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f68:	4b11      	ldr	r3, [pc, #68]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d0f0      	beq.n	8004f56 <HAL_RCC_OscConfig+0x46a>
 8004f74:	e035      	b.n	8004fe2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f76:	4b10      	ldr	r3, [pc, #64]	@ (8004fb8 <HAL_RCC_OscConfig+0x4cc>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f7c:	f7fd fbd8 	bl	8002730 <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f84:	f7fd fbd4 	bl	8002730 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e026      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f96:	4b06      	ldr	r3, [pc, #24]	@ (8004fb0 <HAL_RCC_OscConfig+0x4c4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f0      	bne.n	8004f84 <HAL_RCC_OscConfig+0x498>
 8004fa2:	e01e      	b.n	8004fe2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	69db      	ldr	r3, [r3, #28]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d107      	bne.n	8004fbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e019      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	40007000 	.word	0x40007000
 8004fb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <HAL_RCC_OscConfig+0x500>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d106      	bne.n	8004fde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d001      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3718      	adds	r7, #24
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40021000 	.word	0x40021000

08004ff0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e0d0      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005004:	4b6a      	ldr	r3, [pc, #424]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d910      	bls.n	8005034 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005012:	4b67      	ldr	r3, [pc, #412]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f023 0207 	bic.w	r2, r3, #7
 800501a:	4965      	ldr	r1, [pc, #404]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	4313      	orrs	r3, r2
 8005020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005022:	4b63      	ldr	r3, [pc, #396]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0307 	and.w	r3, r3, #7
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	429a      	cmp	r2, r3
 800502e:	d001      	beq.n	8005034 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e0b8      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d020      	beq.n	8005082 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800504c:	4b59      	ldr	r3, [pc, #356]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	4a58      	ldr	r2, [pc, #352]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005052:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005056:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0308 	and.w	r3, r3, #8
 8005060:	2b00      	cmp	r3, #0
 8005062:	d005      	beq.n	8005070 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005064:	4b53      	ldr	r3, [pc, #332]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	4a52      	ldr	r2, [pc, #328]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800506a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800506e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005070:	4b50      	ldr	r3, [pc, #320]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	494d      	ldr	r1, [pc, #308]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800507e:	4313      	orrs	r3, r2
 8005080:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d040      	beq.n	8005110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d107      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005096:	4b47      	ldr	r3, [pc, #284]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d115      	bne.n	80050ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e07f      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d107      	bne.n	80050be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ae:	4b41      	ldr	r3, [pc, #260]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d109      	bne.n	80050ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e073      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050be:	4b3d      	ldr	r3, [pc, #244]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e06b      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050ce:	4b39      	ldr	r3, [pc, #228]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f023 0203 	bic.w	r2, r3, #3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	4936      	ldr	r1, [pc, #216]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050e0:	f7fd fb26 	bl	8002730 <HAL_GetTick>
 80050e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e6:	e00a      	b.n	80050fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050e8:	f7fd fb22 	bl	8002730 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e053      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050fe:	4b2d      	ldr	r3, [pc, #180]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f003 020c 	and.w	r2, r3, #12
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	429a      	cmp	r2, r3
 800510e:	d1eb      	bne.n	80050e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005110:	4b27      	ldr	r3, [pc, #156]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	429a      	cmp	r2, r3
 800511c:	d210      	bcs.n	8005140 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800511e:	4b24      	ldr	r3, [pc, #144]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f023 0207 	bic.w	r2, r3, #7
 8005126:	4922      	ldr	r1, [pc, #136]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	4313      	orrs	r3, r2
 800512c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800512e:	4b20      	ldr	r3, [pc, #128]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	429a      	cmp	r2, r3
 800513a:	d001      	beq.n	8005140 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e032      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	d008      	beq.n	800515e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800514c:	4b19      	ldr	r3, [pc, #100]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	4916      	ldr	r1, [pc, #88]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800515a:	4313      	orrs	r3, r2
 800515c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0308 	and.w	r3, r3, #8
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800516a:	4b12      	ldr	r3, [pc, #72]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	490e      	ldr	r1, [pc, #56]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 800517a:	4313      	orrs	r3, r2
 800517c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800517e:	f000 f821 	bl	80051c4 <HAL_RCC_GetSysClockFreq>
 8005182:	4602      	mov	r2, r0
 8005184:	4b0b      	ldr	r3, [pc, #44]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	091b      	lsrs	r3, r3, #4
 800518a:	f003 030f 	and.w	r3, r3, #15
 800518e:	490a      	ldr	r1, [pc, #40]	@ (80051b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005190:	5ccb      	ldrb	r3, [r1, r3]
 8005192:	fa22 f303 	lsr.w	r3, r2, r3
 8005196:	4a09      	ldr	r2, [pc, #36]	@ (80051bc <HAL_RCC_ClockConfig+0x1cc>)
 8005198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800519a:	4b09      	ldr	r3, [pc, #36]	@ (80051c0 <HAL_RCC_ClockConfig+0x1d0>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fd fa84 	bl	80026ac <HAL_InitTick>

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	40022000 	.word	0x40022000
 80051b4:	40021000 	.word	0x40021000
 80051b8:	08007950 	.word	0x08007950
 80051bc:	20000020 	.word	0x20000020
 80051c0:	20000024 	.word	0x20000024

080051c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b087      	sub	sp, #28
 80051c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
 80051ce:	2300      	movs	r3, #0
 80051d0:	60bb      	str	r3, [r7, #8]
 80051d2:	2300      	movs	r3, #0
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	2300      	movs	r3, #0
 80051d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80051de:	4b1e      	ldr	r3, [pc, #120]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x94>)
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f003 030c 	and.w	r3, r3, #12
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	d002      	beq.n	80051f4 <HAL_RCC_GetSysClockFreq+0x30>
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d003      	beq.n	80051fa <HAL_RCC_GetSysClockFreq+0x36>
 80051f2:	e027      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80051f4:	4b19      	ldr	r3, [pc, #100]	@ (800525c <HAL_RCC_GetSysClockFreq+0x98>)
 80051f6:	613b      	str	r3, [r7, #16]
      break;
 80051f8:	e027      	b.n	800524a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	0c9b      	lsrs	r3, r3, #18
 80051fe:	f003 030f 	and.w	r3, r3, #15
 8005202:	4a17      	ldr	r2, [pc, #92]	@ (8005260 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005204:	5cd3      	ldrb	r3, [r2, r3]
 8005206:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d010      	beq.n	8005234 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005212:	4b11      	ldr	r3, [pc, #68]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x94>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	0c5b      	lsrs	r3, r3, #17
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	4a11      	ldr	r2, [pc, #68]	@ (8005264 <HAL_RCC_GetSysClockFreq+0xa0>)
 800521e:	5cd3      	ldrb	r3, [r2, r3]
 8005220:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a0d      	ldr	r2, [pc, #52]	@ (800525c <HAL_RCC_GetSysClockFreq+0x98>)
 8005226:	fb03 f202 	mul.w	r2, r3, r2
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005230:	617b      	str	r3, [r7, #20]
 8005232:	e004      	b.n	800523e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a0c      	ldr	r2, [pc, #48]	@ (8005268 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005238:	fb02 f303 	mul.w	r3, r2, r3
 800523c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	613b      	str	r3, [r7, #16]
      break;
 8005242:	e002      	b.n	800524a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005244:	4b05      	ldr	r3, [pc, #20]	@ (800525c <HAL_RCC_GetSysClockFreq+0x98>)
 8005246:	613b      	str	r3, [r7, #16]
      break;
 8005248:	bf00      	nop
    }
  }
  return sysclockfreq;
 800524a:	693b      	ldr	r3, [r7, #16]
}
 800524c:	4618      	mov	r0, r3
 800524e:	371c      	adds	r7, #28
 8005250:	46bd      	mov	sp, r7
 8005252:	bc80      	pop	{r7}
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40021000 	.word	0x40021000
 800525c:	007a1200 	.word	0x007a1200
 8005260:	08007968 	.word	0x08007968
 8005264:	08007978 	.word	0x08007978
 8005268:	003d0900 	.word	0x003d0900

0800526c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800526c:	b480      	push	{r7}
 800526e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005270:	4b02      	ldr	r3, [pc, #8]	@ (800527c <HAL_RCC_GetHCLKFreq+0x10>)
 8005272:	681b      	ldr	r3, [r3, #0]
}
 8005274:	4618      	mov	r0, r3
 8005276:	46bd      	mov	sp, r7
 8005278:	bc80      	pop	{r7}
 800527a:	4770      	bx	lr
 800527c:	20000020 	.word	0x20000020

08005280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005284:	f7ff fff2 	bl	800526c <HAL_RCC_GetHCLKFreq>
 8005288:	4602      	mov	r2, r0
 800528a:	4b05      	ldr	r3, [pc, #20]	@ (80052a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	0a1b      	lsrs	r3, r3, #8
 8005290:	f003 0307 	and.w	r3, r3, #7
 8005294:	4903      	ldr	r1, [pc, #12]	@ (80052a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005296:	5ccb      	ldrb	r3, [r1, r3]
 8005298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800529c:	4618      	mov	r0, r3
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40021000 	.word	0x40021000
 80052a4:	08007960 	.word	0x08007960

080052a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052ac:	f7ff ffde 	bl	800526c <HAL_RCC_GetHCLKFreq>
 80052b0:	4602      	mov	r2, r0
 80052b2:	4b05      	ldr	r3, [pc, #20]	@ (80052c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	0adb      	lsrs	r3, r3, #11
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	4903      	ldr	r1, [pc, #12]	@ (80052cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80052be:	5ccb      	ldrb	r3, [r1, r3]
 80052c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	40021000 	.word	0x40021000
 80052cc:	08007960 	.word	0x08007960

080052d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80052d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <RCC_Delay+0x34>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a0a      	ldr	r2, [pc, #40]	@ (8005308 <RCC_Delay+0x38>)
 80052de:	fba2 2303 	umull	r2, r3, r2, r3
 80052e2:	0a5b      	lsrs	r3, r3, #9
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	fb02 f303 	mul.w	r3, r2, r3
 80052ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80052ec:	bf00      	nop
  }
  while (Delay --);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	1e5a      	subs	r2, r3, #1
 80052f2:	60fa      	str	r2, [r7, #12]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1f9      	bne.n	80052ec <RCC_Delay+0x1c>
}
 80052f8:	bf00      	nop
 80052fa:	bf00      	nop
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	bc80      	pop	{r7}
 8005302:	4770      	bx	lr
 8005304:	20000020 	.word	0x20000020
 8005308:	10624dd3 	.word	0x10624dd3

0800530c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005314:	2300      	movs	r3, #0
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	2300      	movs	r3, #0
 800531a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b00      	cmp	r3, #0
 8005326:	d07d      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005328:	2300      	movs	r3, #0
 800532a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800532c:	4b4f      	ldr	r3, [pc, #316]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800532e:	69db      	ldr	r3, [r3, #28]
 8005330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10d      	bne.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005338:	4b4c      	ldr	r3, [pc, #304]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	4a4b      	ldr	r2, [pc, #300]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005342:	61d3      	str	r3, [r2, #28]
 8005344:	4b49      	ldr	r3, [pc, #292]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800534c:	60bb      	str	r3, [r7, #8]
 800534e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005350:	2301      	movs	r3, #1
 8005352:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005354:	4b46      	ldr	r3, [pc, #280]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800535c:	2b00      	cmp	r3, #0
 800535e:	d118      	bne.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005360:	4b43      	ldr	r3, [pc, #268]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a42      	ldr	r2, [pc, #264]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800536a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800536c:	f7fd f9e0 	bl	8002730 <HAL_GetTick>
 8005370:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005372:	e008      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005374:	f7fd f9dc 	bl	8002730 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b64      	cmp	r3, #100	@ 0x64
 8005380:	d901      	bls.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e06d      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005386:	4b3a      	ldr	r3, [pc, #232]	@ (8005470 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0f0      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005392:	4b36      	ldr	r3, [pc, #216]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d02e      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d027      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053b0:	4b2e      	ldr	r3, [pc, #184]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80053bc:	2201      	movs	r2, #1
 80053be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80053c6:	4a29      	ldr	r2, [pc, #164]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d014      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d6:	f7fd f9ab 	bl	8002730 <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053dc:	e00a      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053de:	f7fd f9a7 	bl	8002730 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d901      	bls.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e036      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053f4:	4b1d      	ldr	r3, [pc, #116]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0ee      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005400:	4b1a      	ldr	r3, [pc, #104]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	4917      	ldr	r1, [pc, #92]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800540e:	4313      	orrs	r3, r2
 8005410:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005412:	7dfb      	ldrb	r3, [r7, #23]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d105      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005418:	4b14      	ldr	r3, [pc, #80]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800541a:	69db      	ldr	r3, [r3, #28]
 800541c:	4a13      	ldr	r2, [pc, #76]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800541e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005422:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d008      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005430:	4b0e      	ldr	r3, [pc, #56]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	490b      	ldr	r1, [pc, #44]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800543e:	4313      	orrs	r3, r2
 8005440:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0310 	and.w	r3, r3, #16
 800544a:	2b00      	cmp	r3, #0
 800544c:	d008      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800544e:	4b07      	ldr	r3, [pc, #28]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	4904      	ldr	r1, [pc, #16]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800545c:	4313      	orrs	r3, r2
 800545e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	40021000 	.word	0x40021000
 8005470:	40007000 	.word	0x40007000
 8005474:	42420440 	.word	0x42420440

08005478 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b088      	sub	sp, #32
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	2300      	movs	r3, #0
 8005486:	61fb      	str	r3, [r7, #28]
 8005488:	2300      	movs	r3, #0
 800548a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	2300      	movs	r3, #0
 8005492:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b10      	cmp	r3, #16
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b10      	cmp	r3, #16
 800549e:	f200 808a 	bhi.w	80055b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d045      	beq.n	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d075      	beq.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80054ae:	e082      	b.n	80055b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80054b0:	4b46      	ldr	r3, [pc, #280]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80054b6:	4b45      	ldr	r3, [pc, #276]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d07b      	beq.n	80055ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	0c9b      	lsrs	r3, r3, #18
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	4a41      	ldr	r2, [pc, #260]	@ (80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80054cc:	5cd3      	ldrb	r3, [r2, r3]
 80054ce:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d015      	beq.n	8005506 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80054da:	4b3c      	ldr	r3, [pc, #240]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	0c5b      	lsrs	r3, r3, #17
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	4a3b      	ldr	r2, [pc, #236]	@ (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80054e6:	5cd3      	ldrb	r3, [r2, r3]
 80054e8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00d      	beq.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80054f4:	4a38      	ldr	r2, [pc, #224]	@ (80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	61fb      	str	r3, [r7, #28]
 8005504:	e004      	b.n	8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	4a34      	ldr	r2, [pc, #208]	@ (80055dc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800550a:	fb02 f303 	mul.w	r3, r2, r3
 800550e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005510:	4b2e      	ldr	r3, [pc, #184]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005518:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800551c:	d102      	bne.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	61bb      	str	r3, [r7, #24]
      break;
 8005522:	e04a      	b.n	80055ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	4a2d      	ldr	r2, [pc, #180]	@ (80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800552a:	fba2 2303 	umull	r2, r3, r2, r3
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	61bb      	str	r3, [r7, #24]
      break;
 8005532:	e042      	b.n	80055ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005534:	4b25      	ldr	r3, [pc, #148]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005544:	d108      	bne.n	8005558 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d003      	beq.n	8005558 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005550:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005554:	61bb      	str	r3, [r7, #24]
 8005556:	e01f      	b.n	8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800555e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005562:	d109      	bne.n	8005578 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005564:	4b19      	ldr	r3, [pc, #100]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	f003 0302 	and.w	r3, r3, #2
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005570:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005574:	61bb      	str	r3, [r7, #24]
 8005576:	e00f      	b.n	8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800557e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005582:	d11c      	bne.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005584:	4b11      	ldr	r3, [pc, #68]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d016      	beq.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005590:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005594:	61bb      	str	r3, [r7, #24]
      break;
 8005596:	e012      	b.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005598:	e011      	b.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800559a:	f7ff fe85 	bl	80052a8 <HAL_RCC_GetPCLK2Freq>
 800559e:	4602      	mov	r2, r0
 80055a0:	4b0a      	ldr	r3, [pc, #40]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	0b9b      	lsrs	r3, r3, #14
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	3301      	adds	r3, #1
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b2:	61bb      	str	r3, [r7, #24]
      break;
 80055b4:	e004      	b.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80055b6:	bf00      	nop
 80055b8:	e002      	b.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80055ba:	bf00      	nop
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80055be:	bf00      	nop
    }
  }
  return (frequency);
 80055c0:	69bb      	ldr	r3, [r7, #24]
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3720      	adds	r7, #32
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	40021000 	.word	0x40021000
 80055d0:	0800797c 	.word	0x0800797c
 80055d4:	0800798c 	.word	0x0800798c
 80055d8:	007a1200 	.word	0x007a1200
 80055dc:	003d0900 	.word	0x003d0900
 80055e0:	aaaaaaab 	.word	0xaaaaaaab

080055e4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e07a      	b.n	80056f0 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	7c5b      	ldrb	r3, [r3, #17]
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d105      	bne.n	8005610 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7fc fec2 	bl	8002394 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 faea 	bl	8005bf0 <HAL_RTC_WaitForSynchro>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d004      	beq.n	800562c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2204      	movs	r2, #4
 8005626:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e061      	b.n	80056f0 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 fba3 	bl	8005d78 <RTC_EnterInitMode>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d004      	beq.n	8005642 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2204      	movs	r2, #4
 800563c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e056      	b.n	80056f0 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 0207 	bic.w	r2, r2, #7
 8005650:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d005      	beq.n	8005666 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800565a:	4b27      	ldr	r3, [pc, #156]	@ (80056f8 <HAL_RTC_Init+0x114>)
 800565c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565e:	4a26      	ldr	r2, [pc, #152]	@ (80056f8 <HAL_RTC_Init+0x114>)
 8005660:	f023 0301 	bic.w	r3, r3, #1
 8005664:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005666:	4b24      	ldr	r3, [pc, #144]	@ (80056f8 <HAL_RTC_Init+0x114>)
 8005668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	4921      	ldr	r1, [pc, #132]	@ (80056f8 <HAL_RTC_Init+0x114>)
 8005674:	4313      	orrs	r3, r2
 8005676:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005680:	d003      	beq.n	800568a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	e00e      	b.n	80056a8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800568a:	2001      	movs	r0, #1
 800568c:	f7ff fef4 	bl	8005478 <HAL_RCCEx_GetPeriphCLKFreq>
 8005690:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d104      	bne.n	80056a2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2204      	movs	r2, #4
 800569c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e026      	b.n	80056f0 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	3b01      	subs	r3, #1
 80056a6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	0c1a      	lsrs	r2, r3, #16
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f002 020f 	and.w	r2, r2, #15
 80056b4:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	b292      	uxth	r2, r2
 80056be:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fb81 	bl	8005dc8 <RTC_ExitInitMode>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d004      	beq.n	80056d6 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2204      	movs	r2, #4
 80056d0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e00c      	b.n	80056f0 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80056ee:	2300      	movs	r3, #0
  }
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40006c00 	.word	0x40006c00

080056fc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80056fc:	b590      	push	{r4, r7, lr}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	617b      	str	r3, [r7, #20]
 800570c:	2300      	movs	r3, #0
 800570e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d002      	beq.n	800571c <HAL_RTC_SetTime+0x20>
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d101      	bne.n	8005720 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e080      	b.n	8005822 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	7c1b      	ldrb	r3, [r3, #16]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_RTC_SetTime+0x30>
 8005728:	2302      	movs	r3, #2
 800572a:	e07a      	b.n	8005822 <HAL_RTC_SetTime+0x126>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2201      	movs	r2, #1
 8005730:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2202      	movs	r2, #2
 8005736:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d113      	bne.n	8005766 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	461a      	mov	r2, r3
 8005744:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005748:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	785b      	ldrb	r3, [r3, #1]
 8005750:	4619      	mov	r1, r3
 8005752:	460b      	mov	r3, r1
 8005754:	011b      	lsls	r3, r3, #4
 8005756:	1a5b      	subs	r3, r3, r1
 8005758:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800575a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005760:	4413      	add	r3, r2
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	e01e      	b.n	80057a4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	4618      	mov	r0, r3
 800576c:	f000 fb71 	bl	8005e52 <RTC_Bcd2ToByte>
 8005770:	4603      	mov	r3, r0
 8005772:	461a      	mov	r2, r3
 8005774:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005778:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	785b      	ldrb	r3, [r3, #1]
 8005780:	4618      	mov	r0, r3
 8005782:	f000 fb66 	bl	8005e52 <RTC_Bcd2ToByte>
 8005786:	4603      	mov	r3, r0
 8005788:	461a      	mov	r2, r3
 800578a:	4613      	mov	r3, r2
 800578c:	011b      	lsls	r3, r3, #4
 800578e:	1a9b      	subs	r3, r3, r2
 8005790:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005792:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	789b      	ldrb	r3, [r3, #2]
 8005798:	4618      	mov	r0, r3
 800579a:	f000 fb5a 	bl	8005e52 <RTC_Bcd2ToByte>
 800579e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80057a0:	4423      	add	r3, r4
 80057a2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80057a4:	6979      	ldr	r1, [r7, #20]
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f000 fa7f 	bl	8005caa <RTC_WriteTimeCounter>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d007      	beq.n	80057c2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2204      	movs	r2, #4
 80057b6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e02f      	b.n	8005822 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 0205 	bic.w	r2, r2, #5
 80057d0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 fa90 	bl	8005cf8 <RTC_ReadAlarmCounter>
 80057d8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e0:	d018      	beq.n	8005814 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d214      	bcs.n	8005814 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80057f0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80057f4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80057f6:	6939      	ldr	r1, [r7, #16]
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fa96 	bl	8005d2a <RTC_WriteAlarmCounter>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2204      	movs	r2, #4
 8005808:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e006      	b.n	8005822 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2201      	movs	r2, #1
 8005818:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005820:	2300      	movs	r3, #0
  }
}
 8005822:	4618      	mov	r0, r3
 8005824:	371c      	adds	r7, #28
 8005826:	46bd      	mov	sp, r7
 8005828:	bd90      	pop	{r4, r7, pc}
	...

0800582c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b088      	sub	sp, #32
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	61bb      	str	r3, [r7, #24]
 800583c:	2300      	movs	r3, #0
 800583e:	61fb      	str	r3, [r7, #28]
 8005840:	2300      	movs	r3, #0
 8005842:	617b      	str	r3, [r7, #20]
 8005844:	2300      	movs	r3, #0
 8005846:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d002      	beq.n	8005854 <HAL_RTC_GetTime+0x28>
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e0b5      	b.n	80059c4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f003 0304 	and.w	r3, r3, #4
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e0ac      	b.n	80059c4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 f9ed 	bl	8005c4a <RTC_ReadTimeCounter>
 8005870:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	4a55      	ldr	r2, [pc, #340]	@ (80059cc <HAL_RTC_GetTime+0x1a0>)
 8005876:	fba2 2303 	umull	r2, r3, r2, r3
 800587a:	0adb      	lsrs	r3, r3, #11
 800587c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800587e:	69ba      	ldr	r2, [r7, #24]
 8005880:	4b52      	ldr	r3, [pc, #328]	@ (80059cc <HAL_RTC_GetTime+0x1a0>)
 8005882:	fba3 1302 	umull	r1, r3, r3, r2
 8005886:	0adb      	lsrs	r3, r3, #11
 8005888:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800588c:	fb01 f303 	mul.w	r3, r1, r3
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	4a4f      	ldr	r2, [pc, #316]	@ (80059d0 <HAL_RTC_GetTime+0x1a4>)
 8005894:	fba2 2303 	umull	r2, r3, r2, r3
 8005898:	095b      	lsrs	r3, r3, #5
 800589a:	b2da      	uxtb	r2, r3
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	4a4a      	ldr	r2, [pc, #296]	@ (80059cc <HAL_RTC_GetTime+0x1a0>)
 80058a4:	fba2 1203 	umull	r1, r2, r2, r3
 80058a8:	0ad2      	lsrs	r2, r2, #11
 80058aa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80058ae:	fb01 f202 	mul.w	r2, r1, r2
 80058b2:	1a9a      	subs	r2, r3, r2
 80058b4:	4b46      	ldr	r3, [pc, #280]	@ (80059d0 <HAL_RTC_GetTime+0x1a4>)
 80058b6:	fba3 1302 	umull	r1, r3, r3, r2
 80058ba:	0959      	lsrs	r1, r3, #5
 80058bc:	460b      	mov	r3, r1
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	1a5b      	subs	r3, r3, r1
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	1ad1      	subs	r1, r2, r3
 80058c6:	b2ca      	uxtb	r2, r1
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	2b17      	cmp	r3, #23
 80058d0:	d955      	bls.n	800597e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	4a3f      	ldr	r2, [pc, #252]	@ (80059d4 <HAL_RTC_GetTime+0x1a8>)
 80058d6:	fba2 2303 	umull	r2, r3, r2, r3
 80058da:	091b      	lsrs	r3, r3, #4
 80058dc:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80058de:	6939      	ldr	r1, [r7, #16]
 80058e0:	4b3c      	ldr	r3, [pc, #240]	@ (80059d4 <HAL_RTC_GetTime+0x1a8>)
 80058e2:	fba3 2301 	umull	r2, r3, r3, r1
 80058e6:	091a      	lsrs	r2, r3, #4
 80058e8:	4613      	mov	r3, r2
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	4413      	add	r3, r2
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	1aca      	subs	r2, r1, r3
 80058f2:	b2d2      	uxtb	r2, r2
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 f9fd 	bl	8005cf8 <RTC_ReadAlarmCounter>
 80058fe:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005906:	d008      	beq.n	800591a <HAL_RTC_GetTime+0xee>
 8005908:	69fa      	ldr	r2, [r7, #28]
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	429a      	cmp	r2, r3
 800590e:	d904      	bls.n	800591a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005910:	69fa      	ldr	r2, [r7, #28]
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	61fb      	str	r3, [r7, #28]
 8005918:	e002      	b.n	8005920 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800591a:	f04f 33ff 	mov.w	r3, #4294967295
 800591e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	4a2d      	ldr	r2, [pc, #180]	@ (80059d8 <HAL_RTC_GetTime+0x1ac>)
 8005924:	fb02 f303 	mul.w	r3, r2, r3
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800592e:	69b9      	ldr	r1, [r7, #24]
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f000 f9ba 	bl	8005caa <RTC_WriteTimeCounter>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e041      	b.n	80059c4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005946:	d00c      	beq.n	8005962 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005948:	69fa      	ldr	r2, [r7, #28]
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	4413      	add	r3, r2
 800594e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005950:	69f9      	ldr	r1, [r7, #28]
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 f9e9 	bl	8005d2a <RTC_WriteAlarmCounter>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00a      	beq.n	8005974 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e030      	b.n	80059c4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005962:	69f9      	ldr	r1, [r7, #28]
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f000 f9e0 	bl	8005d2a <RTC_WriteAlarmCounter>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e027      	b.n	80059c4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005974:	6979      	ldr	r1, [r7, #20]
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f000 fa88 	bl	8005e8c <RTC_DateUpdate>
 800597c:	e003      	b.n	8005986 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	b2da      	uxtb	r2, r3
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d01a      	beq.n	80059c2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	4618      	mov	r0, r3
 8005992:	f000 fa41 	bl	8005e18 <RTC_ByteToBcd2>
 8005996:	4603      	mov	r3, r0
 8005998:	461a      	mov	r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	785b      	ldrb	r3, [r3, #1]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 fa38 	bl	8005e18 <RTC_ByteToBcd2>
 80059a8:	4603      	mov	r3, r0
 80059aa:	461a      	mov	r2, r3
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	789b      	ldrb	r3, [r3, #2]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f000 fa2f 	bl	8005e18 <RTC_ByteToBcd2>
 80059ba:	4603      	mov	r3, r0
 80059bc:	461a      	mov	r2, r3
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3720      	adds	r7, #32
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	91a2b3c5 	.word	0x91a2b3c5
 80059d0:	88888889 	.word	0x88888889
 80059d4:	aaaaaaab 	.word	0xaaaaaaab
 80059d8:	00015180 	.word	0x00015180

080059dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b088      	sub	sp, #32
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	61fb      	str	r3, [r7, #28]
 80059ec:	2300      	movs	r3, #0
 80059ee:	61bb      	str	r3, [r7, #24]
 80059f0:	2300      	movs	r3, #0
 80059f2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <HAL_RTC_SetDate+0x24>
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d101      	bne.n	8005a04 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e097      	b.n	8005b34 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	7c1b      	ldrb	r3, [r3, #16]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d101      	bne.n	8005a10 <HAL_RTC_SetDate+0x34>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	e091      	b.n	8005b34 <HAL_RTC_SetDate+0x158>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2201      	movs	r2, #1
 8005a14:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2202      	movs	r2, #2
 8005a1a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10c      	bne.n	8005a3c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	78da      	ldrb	r2, [r3, #3]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	785a      	ldrb	r2, [r3, #1]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	789a      	ldrb	r2, [r3, #2]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	739a      	strb	r2, [r3, #14]
 8005a3a:	e01a      	b.n	8005a72 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	78db      	ldrb	r3, [r3, #3]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fa06 	bl	8005e52 <RTC_Bcd2ToByte>
 8005a46:	4603      	mov	r3, r0
 8005a48:	461a      	mov	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	785b      	ldrb	r3, [r3, #1]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 f9fd 	bl	8005e52 <RTC_Bcd2ToByte>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	789b      	ldrb	r3, [r3, #2]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 f9f4 	bl	8005e52 <RTC_Bcd2ToByte>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	7bdb      	ldrb	r3, [r3, #15]
 8005a76:	4618      	mov	r0, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	7b59      	ldrb	r1, [r3, #13]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	7b9b      	ldrb	r3, [r3, #14]
 8005a80:	461a      	mov	r2, r3
 8005a82:	f000 fadf 	bl	8006044 <RTC_WeekDayNum>
 8005a86:	4603      	mov	r3, r0
 8005a88:	461a      	mov	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	7b1a      	ldrb	r2, [r3, #12]
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 f8d7 	bl	8005c4a <RTC_ReadTimeCounter>
 8005a9c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	4a26      	ldr	r2, [pc, #152]	@ (8005b3c <HAL_RTC_SetDate+0x160>)
 8005aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa6:	0adb      	lsrs	r3, r3, #11
 8005aa8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	2b18      	cmp	r3, #24
 8005aae:	d93a      	bls.n	8005b26 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	4a23      	ldr	r2, [pc, #140]	@ (8005b40 <HAL_RTC_SetDate+0x164>)
 8005ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab8:	091b      	lsrs	r3, r3, #4
 8005aba:	4a22      	ldr	r2, [pc, #136]	@ (8005b44 <HAL_RTC_SetDate+0x168>)
 8005abc:	fb02 f303 	mul.w	r3, r2, r3
 8005ac0:	69fa      	ldr	r2, [r7, #28]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005ac6:	69f9      	ldr	r1, [r7, #28]
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 f8ee 	bl	8005caa <RTC_WriteTimeCounter>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2204      	movs	r2, #4
 8005ad8:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e027      	b.n	8005b34 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 f907 	bl	8005cf8 <RTC_ReadAlarmCounter>
 8005aea:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005af2:	d018      	beq.n	8005b26 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d214      	bcs.n	8005b26 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005b02:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005b06:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005b08:	69b9      	ldr	r1, [r7, #24]
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 f90d 	bl	8005d2a <RTC_WriteAlarmCounter>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d007      	beq.n	8005b26 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2204      	movs	r2, #4
 8005b1a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e006      	b.n	8005b34 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3720      	adds	r7, #32
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	91a2b3c5 	.word	0x91a2b3c5
 8005b40:	aaaaaaab 	.word	0xaaaaaaab
 8005b44:	00015180 	.word	0x00015180

08005b48 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8005b54:	f107 0314 	add.w	r3, r7, #20
 8005b58:	2100      	movs	r1, #0
 8005b5a:	460a      	mov	r2, r1
 8005b5c:	801a      	strh	r2, [r3, #0]
 8005b5e:	460a      	mov	r2, r1
 8005b60:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_RTC_GetDate+0x26>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d101      	bne.n	8005b72 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e03a      	b.n	8005be8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005b72:	f107 0314 	add.w	r3, r7, #20
 8005b76:	2200      	movs	r2, #0
 8005b78:	4619      	mov	r1, r3
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f7ff fe56 	bl	800582c <HAL_RTC_GetTime>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e02e      	b.n	8005be8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	7b1a      	ldrb	r2, [r3, #12]
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	7bda      	ldrb	r2, [r3, #15]
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	7b5a      	ldrb	r2, [r3, #13]
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	7b9a      	ldrb	r2, [r3, #14]
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d01a      	beq.n	8005be6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	78db      	ldrb	r3, [r3, #3]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f000 f92f 	bl	8005e18 <RTC_ByteToBcd2>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	785b      	ldrb	r3, [r3, #1]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f000 f926 	bl	8005e18 <RTC_ByteToBcd2>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	461a      	mov	r2, r3
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	789b      	ldrb	r3, [r3, #2]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f000 f91d 	bl	8005e18 <RTC_ByteToBcd2>
 8005bde:	4603      	mov	r3, r0
 8005be0:	461a      	mov	r2, r3
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d101      	bne.n	8005c06 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e01d      	b.n	8005c42 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f022 0208 	bic.w	r2, r2, #8
 8005c14:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005c16:	f7fc fd8b 	bl	8002730 <HAL_GetTick>
 8005c1a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005c1c:	e009      	b.n	8005c32 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005c1e:	f7fc fd87 	bl	8002730 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c2c:	d901      	bls.n	8005c32 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e007      	b.n	8005c42 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f003 0308 	and.w	r3, r3, #8
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d0ee      	beq.n	8005c1e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3710      	adds	r7, #16
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b087      	sub	sp, #28
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	827b      	strh	r3, [r7, #18]
 8005c56:	2300      	movs	r3, #0
 8005c58:	823b      	strh	r3, [r7, #16]
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005c7a:	8a7a      	ldrh	r2, [r7, #18]
 8005c7c:	8a3b      	ldrh	r3, [r7, #16]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d008      	beq.n	8005c94 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005c82:	8a3b      	ldrh	r3, [r7, #16]
 8005c84:	041a      	lsls	r2, r3, #16
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	e004      	b.n	8005c9e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005c94:	8a7b      	ldrh	r3, [r7, #18]
 8005c96:	041a      	lsls	r2, r3, #16
 8005c98:	89fb      	ldrh	r3, [r7, #14]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005c9e:	697b      	ldr	r3, [r7, #20]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	371c      	adds	r7, #28
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bc80      	pop	{r7}
 8005ca8:	4770      	bx	lr

08005caa <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
 8005cb2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f85d 	bl	8005d78 <RTC_EnterInitMode>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	73fb      	strb	r3, [r7, #15]
 8005cc8:	e011      	b.n	8005cee <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	0c12      	lsrs	r2, r2, #16
 8005cd2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	b292      	uxth	r2, r2
 8005cdc:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 f872 	bl	8005dc8 <RTC_ExitInitMode>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005d00:	2300      	movs	r3, #0
 8005d02:	81fb      	strh	r3, [r7, #14]
 8005d04:	2300      	movs	r3, #0
 8005d06:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d16:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005d18:	89fb      	ldrh	r3, [r7, #14]
 8005d1a:	041a      	lsls	r2, r3, #16
 8005d1c:	89bb      	ldrh	r3, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr

08005d2a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b084      	sub	sp, #16
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
 8005d32:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d34:	2300      	movs	r3, #0
 8005d36:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 f81d 	bl	8005d78 <RTC_EnterInitMode>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	73fb      	strb	r3, [r7, #15]
 8005d48:	e011      	b.n	8005d6e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	0c12      	lsrs	r2, r2, #16
 8005d52:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	b292      	uxth	r2, r2
 8005d5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f832 	bl	8005dc8 <RTC_ExitInitMode>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8005d84:	f7fc fcd4 	bl	8002730 <HAL_GetTick>
 8005d88:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005d8a:	e009      	b.n	8005da0 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005d8c:	f7fc fcd0 	bl	8002730 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d9a:	d901      	bls.n	8005da0 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e00f      	b.n	8005dc0 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f003 0320 	and.w	r3, r3, #32
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0ee      	beq.n	8005d8c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f042 0210 	orr.w	r2, r2, #16
 8005dbc:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 0210 	bic.w	r2, r2, #16
 8005de2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005de4:	f7fc fca4 	bl	8002730 <HAL_GetTick>
 8005de8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005dea:	e009      	b.n	8005e00 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005dec:	f7fc fca0 	bl	8002730 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005dfa:	d901      	bls.n	8005e00 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e007      	b.n	8005e10 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f003 0320 	and.w	r3, r3, #32
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0ee      	beq.n	8005dec <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	4603      	mov	r3, r0
 8005e20:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005e22:	2300      	movs	r3, #0
 8005e24:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005e26:	e005      	b.n	8005e34 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005e2e:	79fb      	ldrb	r3, [r7, #7]
 8005e30:	3b0a      	subs	r3, #10
 8005e32:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005e34:	79fb      	ldrb	r3, [r7, #7]
 8005e36:	2b09      	cmp	r3, #9
 8005e38:	d8f6      	bhi.n	8005e28 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	79fb      	ldrb	r3, [r7, #7]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	b2db      	uxtb	r3, r3
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr

08005e52 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b085      	sub	sp, #20
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	4603      	mov	r3, r0
 8005e5a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005e60:	79fb      	ldrb	r3, [r7, #7]
 8005e62:	091b      	lsrs	r3, r3, #4
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	461a      	mov	r2, r3
 8005e68:	4613      	mov	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005e72:	79fb      	ldrb	r3, [r7, #7]
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	4413      	add	r3, r2
 8005e80:	b2db      	uxtb	r3, r3
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3714      	adds	r7, #20
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bc80      	pop	{r7}
 8005e8a:	4770      	bx	lr

08005e8c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005e96:	2300      	movs	r3, #0
 8005e98:	617b      	str	r3, [r7, #20]
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	7bdb      	ldrb	r3, [r3, #15]
 8005eaa:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	7b5b      	ldrb	r3, [r3, #13]
 8005eb0:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	7b9b      	ldrb	r3, [r3, #14]
 8005eb6:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005eb8:	2300      	movs	r3, #0
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	e06f      	b.n	8005f9e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d011      	beq.n	8005ee8 <RTC_DateUpdate+0x5c>
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	2b03      	cmp	r3, #3
 8005ec8:	d00e      	beq.n	8005ee8 <RTC_DateUpdate+0x5c>
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	2b05      	cmp	r3, #5
 8005ece:	d00b      	beq.n	8005ee8 <RTC_DateUpdate+0x5c>
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	2b07      	cmp	r3, #7
 8005ed4:	d008      	beq.n	8005ee8 <RTC_DateUpdate+0x5c>
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	2b08      	cmp	r3, #8
 8005eda:	d005      	beq.n	8005ee8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	2b0a      	cmp	r3, #10
 8005ee0:	d002      	beq.n	8005ee8 <RTC_DateUpdate+0x5c>
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	2b0c      	cmp	r3, #12
 8005ee6:	d117      	bne.n	8005f18 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2b1e      	cmp	r3, #30
 8005eec:	d803      	bhi.n	8005ef6 <RTC_DateUpdate+0x6a>
      {
        day++;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005ef4:	e050      	b.n	8005f98 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	2b0c      	cmp	r3, #12
 8005efa:	d005      	beq.n	8005f08 <RTC_DateUpdate+0x7c>
        {
          month++;
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	3301      	adds	r3, #1
 8005f00:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005f02:	2301      	movs	r3, #1
 8005f04:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005f06:	e047      	b.n	8005f98 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	60fb      	str	r3, [r7, #12]
          year++;
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	3301      	adds	r3, #1
 8005f14:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8005f16:	e03f      	b.n	8005f98 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	d008      	beq.n	8005f30 <RTC_DateUpdate+0xa4>
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d005      	beq.n	8005f30 <RTC_DateUpdate+0xa4>
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	2b09      	cmp	r3, #9
 8005f28:	d002      	beq.n	8005f30 <RTC_DateUpdate+0xa4>
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	2b0b      	cmp	r3, #11
 8005f2e:	d10c      	bne.n	8005f4a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2b1d      	cmp	r3, #29
 8005f34:	d803      	bhi.n	8005f3e <RTC_DateUpdate+0xb2>
      {
        day++;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005f3c:	e02c      	b.n	8005f98 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	3301      	adds	r3, #1
 8005f42:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005f44:	2301      	movs	r3, #1
 8005f46:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005f48:	e026      	b.n	8005f98 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d123      	bne.n	8005f98 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b1b      	cmp	r3, #27
 8005f54:	d803      	bhi.n	8005f5e <RTC_DateUpdate+0xd2>
      {
        day++;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	60fb      	str	r3, [r7, #12]
 8005f5c:	e01c      	b.n	8005f98 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2b1c      	cmp	r3, #28
 8005f62:	d111      	bne.n	8005f88 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 f839 	bl	8005fe0 <RTC_IsLeapYear>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d003      	beq.n	8005f7c <RTC_DateUpdate+0xf0>
        {
          day++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	3301      	adds	r3, #1
 8005f78:	60fb      	str	r3, [r7, #12]
 8005f7a:	e00d      	b.n	8005f98 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005f82:	2301      	movs	r3, #1
 8005f84:	60fb      	str	r3, [r7, #12]
 8005f86:	e007      	b.n	8005f98 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2b1d      	cmp	r3, #29
 8005f8c:	d104      	bne.n	8005f98 <RTC_DateUpdate+0x10c>
      {
        month++;
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	3301      	adds	r3, #1
 8005f92:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005f94:	2301      	movs	r3, #1
 8005f96:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	60bb      	str	r3, [r7, #8]
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d38b      	bcc.n	8005ebe <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	b2da      	uxtb	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	b2d2      	uxtb	r2, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6978      	ldr	r0, [r7, #20]
 8005fca:	f000 f83b 	bl	8006044 <RTC_WeekDayNum>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	731a      	strb	r2, [r3, #12]
}
 8005fd6:	bf00      	nop
 8005fd8:	3718      	adds	r7, #24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
	...

08005fe0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8005fea:	88fb      	ldrh	r3, [r7, #6]
 8005fec:	f003 0303 	and.w	r3, r3, #3
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	e01d      	b.n	8006036 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8005ffa:	88fb      	ldrh	r3, [r7, #6]
 8005ffc:	4a10      	ldr	r2, [pc, #64]	@ (8006040 <RTC_IsLeapYear+0x60>)
 8005ffe:	fba2 1203 	umull	r1, r2, r2, r3
 8006002:	0952      	lsrs	r2, r2, #5
 8006004:	2164      	movs	r1, #100	@ 0x64
 8006006:	fb01 f202 	mul.w	r2, r1, r2
 800600a:	1a9b      	subs	r3, r3, r2
 800600c:	b29b      	uxth	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006012:	2301      	movs	r3, #1
 8006014:	e00f      	b.n	8006036 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8006016:	88fb      	ldrh	r3, [r7, #6]
 8006018:	4a09      	ldr	r2, [pc, #36]	@ (8006040 <RTC_IsLeapYear+0x60>)
 800601a:	fba2 1203 	umull	r1, r2, r2, r3
 800601e:	09d2      	lsrs	r2, r2, #7
 8006020:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8006024:	fb01 f202 	mul.w	r2, r1, r2
 8006028:	1a9b      	subs	r3, r3, r2
 800602a:	b29b      	uxth	r3, r3
 800602c:	2b00      	cmp	r3, #0
 800602e:	d101      	bne.n	8006034 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006030:	2301      	movs	r3, #1
 8006032:	e000      	b.n	8006036 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006034:	2300      	movs	r3, #0
  }
}
 8006036:	4618      	mov	r0, r3
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	bc80      	pop	{r7}
 800603e:	4770      	bx	lr
 8006040:	51eb851f 	.word	0x51eb851f

08006044 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	460b      	mov	r3, r1
 800604e:	70fb      	strb	r3, [r7, #3]
 8006050:	4613      	mov	r3, r2
 8006052:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	60bb      	str	r3, [r7, #8]
 8006058:	2300      	movs	r3, #0
 800605a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8006062:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006064:	78fb      	ldrb	r3, [r7, #3]
 8006066:	2b02      	cmp	r3, #2
 8006068:	d82d      	bhi.n	80060c6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800606a:	78fa      	ldrb	r2, [r7, #3]
 800606c:	4613      	mov	r3, r2
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	4413      	add	r3, r2
 8006072:	00db      	lsls	r3, r3, #3
 8006074:	1a9b      	subs	r3, r3, r2
 8006076:	4a2c      	ldr	r2, [pc, #176]	@ (8006128 <RTC_WeekDayNum+0xe4>)
 8006078:	fba2 2303 	umull	r2, r3, r2, r3
 800607c:	085a      	lsrs	r2, r3, #1
 800607e:	78bb      	ldrb	r3, [r7, #2]
 8006080:	441a      	add	r2, r3
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	441a      	add	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	3b01      	subs	r3, #1
 800608a:	089b      	lsrs	r3, r3, #2
 800608c:	441a      	add	r2, r3
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	3b01      	subs	r3, #1
 8006092:	4926      	ldr	r1, [pc, #152]	@ (800612c <RTC_WeekDayNum+0xe8>)
 8006094:	fba1 1303 	umull	r1, r3, r1, r3
 8006098:	095b      	lsrs	r3, r3, #5
 800609a:	1ad2      	subs	r2, r2, r3
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	3b01      	subs	r3, #1
 80060a0:	4922      	ldr	r1, [pc, #136]	@ (800612c <RTC_WeekDayNum+0xe8>)
 80060a2:	fba1 1303 	umull	r1, r3, r1, r3
 80060a6:	09db      	lsrs	r3, r3, #7
 80060a8:	4413      	add	r3, r2
 80060aa:	1d1a      	adds	r2, r3, #4
 80060ac:	4b20      	ldr	r3, [pc, #128]	@ (8006130 <RTC_WeekDayNum+0xec>)
 80060ae:	fba3 1302 	umull	r1, r3, r3, r2
 80060b2:	1ad1      	subs	r1, r2, r3
 80060b4:	0849      	lsrs	r1, r1, #1
 80060b6:	440b      	add	r3, r1
 80060b8:	0899      	lsrs	r1, r3, #2
 80060ba:	460b      	mov	r3, r1
 80060bc:	00db      	lsls	r3, r3, #3
 80060be:	1a5b      	subs	r3, r3, r1
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	e029      	b.n	800611a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80060c6:	78fa      	ldrb	r2, [r7, #3]
 80060c8:	4613      	mov	r3, r2
 80060ca:	005b      	lsls	r3, r3, #1
 80060cc:	4413      	add	r3, r2
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	1a9b      	subs	r3, r3, r2
 80060d2:	4a15      	ldr	r2, [pc, #84]	@ (8006128 <RTC_WeekDayNum+0xe4>)
 80060d4:	fba2 2303 	umull	r2, r3, r2, r3
 80060d8:	085a      	lsrs	r2, r3, #1
 80060da:	78bb      	ldrb	r3, [r7, #2]
 80060dc:	441a      	add	r2, r3
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	441a      	add	r2, r3
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	089b      	lsrs	r3, r3, #2
 80060e6:	441a      	add	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	4910      	ldr	r1, [pc, #64]	@ (800612c <RTC_WeekDayNum+0xe8>)
 80060ec:	fba1 1303 	umull	r1, r3, r1, r3
 80060f0:	095b      	lsrs	r3, r3, #5
 80060f2:	1ad2      	subs	r2, r2, r3
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	490d      	ldr	r1, [pc, #52]	@ (800612c <RTC_WeekDayNum+0xe8>)
 80060f8:	fba1 1303 	umull	r1, r3, r1, r3
 80060fc:	09db      	lsrs	r3, r3, #7
 80060fe:	4413      	add	r3, r2
 8006100:	1c9a      	adds	r2, r3, #2
 8006102:	4b0b      	ldr	r3, [pc, #44]	@ (8006130 <RTC_WeekDayNum+0xec>)
 8006104:	fba3 1302 	umull	r1, r3, r3, r2
 8006108:	1ad1      	subs	r1, r2, r3
 800610a:	0849      	lsrs	r1, r1, #1
 800610c:	440b      	add	r3, r1
 800610e:	0899      	lsrs	r1, r3, #2
 8006110:	460b      	mov	r3, r1
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	1a5b      	subs	r3, r3, r1
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	b2db      	uxtb	r3, r3
}
 800611e:	4618      	mov	r0, r3
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	bc80      	pop	{r7}
 8006126:	4770      	bx	lr
 8006128:	38e38e39 	.word	0x38e38e39
 800612c:	51eb851f 	.word	0x51eb851f
 8006130:	24924925 	.word	0x24924925

08006134 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e076      	b.n	8006234 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	2b00      	cmp	r3, #0
 800614c:	d108      	bne.n	8006160 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006156:	d009      	beq.n	800616c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	61da      	str	r2, [r3, #28]
 800615e:	e005      	b.n	800616c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d106      	bne.n	800618c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fc f928 	bl	80023dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061b4:	431a      	orrs	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061dc:	431a      	orrs	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061f0:	ea42 0103 	orr.w	r1, r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	430a      	orrs	r2, r1
 8006202:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	0c1a      	lsrs	r2, r3, #16
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f002 0204 	and.w	r2, r2, #4
 8006212:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	69da      	ldr	r2, [r3, #28]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006222:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b088      	sub	sp, #32
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	603b      	str	r3, [r7, #0]
 8006248:	4613      	mov	r3, r2
 800624a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800624c:	2300      	movs	r3, #0
 800624e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006256:	2b01      	cmp	r3, #1
 8006258:	d101      	bne.n	800625e <HAL_SPI_Transmit+0x22>
 800625a:	2302      	movs	r3, #2
 800625c:	e12d      	b.n	80064ba <HAL_SPI_Transmit+0x27e>
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006266:	f7fc fa63 	bl	8002730 <HAL_GetTick>
 800626a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800626c:	88fb      	ldrh	r3, [r7, #6]
 800626e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b01      	cmp	r3, #1
 800627a:	d002      	beq.n	8006282 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800627c:	2302      	movs	r3, #2
 800627e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006280:	e116      	b.n	80064b0 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d002      	beq.n	800628e <HAL_SPI_Transmit+0x52>
 8006288:	88fb      	ldrh	r3, [r7, #6]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d102      	bne.n	8006294 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006292:	e10d      	b.n	80064b0 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2203      	movs	r2, #3
 8006298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	88fa      	ldrh	r2, [r7, #6]
 80062ac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	88fa      	ldrh	r2, [r7, #6]
 80062b2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062da:	d10f      	bne.n	80062fc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062ea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006306:	2b40      	cmp	r3, #64	@ 0x40
 8006308:	d007      	beq.n	800631a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006318:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006322:	d14f      	bne.n	80063c4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d002      	beq.n	8006332 <HAL_SPI_Transmit+0xf6>
 800632c:	8afb      	ldrh	r3, [r7, #22]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d142      	bne.n	80063b8 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006336:	881a      	ldrh	r2, [r3, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006342:	1c9a      	adds	r2, r3, #2
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800634c:	b29b      	uxth	r3, r3
 800634e:	3b01      	subs	r3, #1
 8006350:	b29a      	uxth	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006356:	e02f      	b.n	80063b8 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	2b02      	cmp	r3, #2
 8006364:	d112      	bne.n	800638c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636a:	881a      	ldrh	r2, [r3, #0]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006376:	1c9a      	adds	r2, r3, #2
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006380:	b29b      	uxth	r3, r3
 8006382:	3b01      	subs	r3, #1
 8006384:	b29a      	uxth	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	86da      	strh	r2, [r3, #54]	@ 0x36
 800638a:	e015      	b.n	80063b8 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800638c:	f7fc f9d0 	bl	8002730 <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	429a      	cmp	r2, r3
 800639a:	d803      	bhi.n	80063a4 <HAL_SPI_Transmit+0x168>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a2:	d102      	bne.n	80063aa <HAL_SPI_Transmit+0x16e>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d106      	bne.n	80063b8 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80063b6:	e07b      	b.n	80064b0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063bc:	b29b      	uxth	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1ca      	bne.n	8006358 <HAL_SPI_Transmit+0x11c>
 80063c2:	e050      	b.n	8006466 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <HAL_SPI_Transmit+0x196>
 80063cc:	8afb      	ldrh	r3, [r7, #22]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d144      	bne.n	800645c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	330c      	adds	r3, #12
 80063dc:	7812      	ldrb	r2, [r2, #0]
 80063de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80063f8:	e030      	b.n	800645c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b02      	cmp	r3, #2
 8006406:	d113      	bne.n	8006430 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	7812      	ldrb	r2, [r2, #0]
 8006414:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006424:	b29b      	uxth	r3, r3
 8006426:	3b01      	subs	r3, #1
 8006428:	b29a      	uxth	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800642e:	e015      	b.n	800645c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006430:	f7fc f97e 	bl	8002730 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	683a      	ldr	r2, [r7, #0]
 800643c:	429a      	cmp	r2, r3
 800643e:	d803      	bhi.n	8006448 <HAL_SPI_Transmit+0x20c>
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006446:	d102      	bne.n	800644e <HAL_SPI_Transmit+0x212>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d106      	bne.n	800645c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800645a:	e029      	b.n	80064b0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006460:	b29b      	uxth	r3, r3
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1c9      	bne.n	80063fa <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	6839      	ldr	r1, [r7, #0]
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f000 fa62 	bl	8006934 <SPI_EndRxTxTransaction>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d002      	beq.n	800647c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2220      	movs	r2, #32
 800647a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d10a      	bne.n	800649a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006484:	2300      	movs	r3, #0
 8006486:	613b      	str	r3, [r7, #16]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	613b      	str	r3, [r7, #16]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	613b      	str	r3, [r7, #16]
 8006498:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	77fb      	strb	r3, [r7, #31]
 80064a6:	e003      	b.n	80064b0 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80064b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3720      	adds	r7, #32
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b08c      	sub	sp, #48	@ 0x30
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	607a      	str	r2, [r7, #4]
 80064ce:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80064d0:	2301      	movs	r3, #1
 80064d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d101      	bne.n	80064e8 <HAL_SPI_TransmitReceive+0x26>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e198      	b.n	800681a <HAL_SPI_TransmitReceive+0x358>
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064f0:	f7fc f91e 	bl	8002730 <HAL_GetTick>
 80064f4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006506:	887b      	ldrh	r3, [r7, #2]
 8006508:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800650a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800650e:	2b01      	cmp	r3, #1
 8006510:	d00f      	beq.n	8006532 <HAL_SPI_TransmitReceive+0x70>
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006518:	d107      	bne.n	800652a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d103      	bne.n	800652a <HAL_SPI_TransmitReceive+0x68>
 8006522:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006526:	2b04      	cmp	r3, #4
 8006528:	d003      	beq.n	8006532 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800652a:	2302      	movs	r3, #2
 800652c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006530:	e16d      	b.n	800680e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d005      	beq.n	8006544 <HAL_SPI_TransmitReceive+0x82>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d002      	beq.n	8006544 <HAL_SPI_TransmitReceive+0x82>
 800653e:	887b      	ldrh	r3, [r7, #2]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d103      	bne.n	800654c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800654a:	e160      	b.n	800680e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b04      	cmp	r3, #4
 8006556:	d003      	beq.n	8006560 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2205      	movs	r2, #5
 800655c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	887a      	ldrh	r2, [r7, #2]
 8006570:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	887a      	ldrh	r2, [r7, #2]
 8006576:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	68ba      	ldr	r2, [r7, #8]
 800657c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	887a      	ldrh	r2, [r7, #2]
 8006582:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	887a      	ldrh	r2, [r7, #2]
 8006588:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065a0:	2b40      	cmp	r3, #64	@ 0x40
 80065a2:	d007      	beq.n	80065b4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065bc:	d17c      	bne.n	80066b8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d002      	beq.n	80065cc <HAL_SPI_TransmitReceive+0x10a>
 80065c6:	8b7b      	ldrh	r3, [r7, #26]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d16a      	bne.n	80066a2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d0:	881a      	ldrh	r2, [r3, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065dc:	1c9a      	adds	r2, r3, #2
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065f0:	e057      	b.n	80066a2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d11b      	bne.n	8006638 <HAL_SPI_TransmitReceive+0x176>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006604:	b29b      	uxth	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d016      	beq.n	8006638 <HAL_SPI_TransmitReceive+0x176>
 800660a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660c:	2b01      	cmp	r3, #1
 800660e:	d113      	bne.n	8006638 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006614:	881a      	ldrh	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006620:	1c9a      	adds	r2, r3, #2
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800662a:	b29b      	uxth	r3, r3
 800662c:	3b01      	subs	r3, #1
 800662e:	b29a      	uxth	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006634:	2300      	movs	r3, #0
 8006636:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b01      	cmp	r3, #1
 8006644:	d119      	bne.n	800667a <HAL_SPI_TransmitReceive+0x1b8>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800664a:	b29b      	uxth	r3, r3
 800664c:	2b00      	cmp	r3, #0
 800664e:	d014      	beq.n	800667a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68da      	ldr	r2, [r3, #12]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665a:	b292      	uxth	r2, r2
 800665c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006662:	1c9a      	adds	r2, r3, #2
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800666c:	b29b      	uxth	r3, r3
 800666e:	3b01      	subs	r3, #1
 8006670:	b29a      	uxth	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006676:	2301      	movs	r3, #1
 8006678:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800667a:	f7fc f859 	bl	8002730 <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006686:	429a      	cmp	r2, r3
 8006688:	d80b      	bhi.n	80066a2 <HAL_SPI_TransmitReceive+0x1e0>
 800668a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d007      	beq.n	80066a2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80066a0:	e0b5      	b.n	800680e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1a2      	bne.n	80065f2 <HAL_SPI_TransmitReceive+0x130>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d19d      	bne.n	80065f2 <HAL_SPI_TransmitReceive+0x130>
 80066b6:	e080      	b.n	80067ba <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d002      	beq.n	80066c6 <HAL_SPI_TransmitReceive+0x204>
 80066c0:	8b7b      	ldrh	r3, [r7, #26]
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d16f      	bne.n	80067a6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	330c      	adds	r3, #12
 80066d0:	7812      	ldrb	r2, [r2, #0]
 80066d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	3b01      	subs	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066ec:	e05b      	b.n	80067a6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d11c      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x274>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006700:	b29b      	uxth	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d017      	beq.n	8006736 <HAL_SPI_TransmitReceive+0x274>
 8006706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006708:	2b01      	cmp	r3, #1
 800670a:	d114      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	330c      	adds	r3, #12
 8006716:	7812      	ldrb	r2, [r2, #0]
 8006718:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b01      	cmp	r3, #1
 8006742:	d119      	bne.n	8006778 <HAL_SPI_TransmitReceive+0x2b6>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006748:	b29b      	uxth	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d014      	beq.n	8006778 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006758:	b2d2      	uxtb	r2, r2
 800675a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800676a:	b29b      	uxth	r3, r3
 800676c:	3b01      	subs	r3, #1
 800676e:	b29a      	uxth	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006774:	2301      	movs	r3, #1
 8006776:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006778:	f7fb ffda 	bl	8002730 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006784:	429a      	cmp	r2, r3
 8006786:	d803      	bhi.n	8006790 <HAL_SPI_TransmitReceive+0x2ce>
 8006788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d102      	bne.n	8006796 <HAL_SPI_TransmitReceive+0x2d4>
 8006790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006792:	2b00      	cmp	r3, #0
 8006794:	d107      	bne.n	80067a6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80067a4:	e033      	b.n	800680e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d19e      	bne.n	80066ee <HAL_SPI_TransmitReceive+0x22c>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d199      	bne.n	80066ee <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f000 f8b8 	bl	8006934 <SPI_EndRxTxTransaction>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d006      	beq.n	80067d8 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2220      	movs	r2, #32
 80067d4:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80067d6:	e01a      	b.n	800680e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d10a      	bne.n	80067f6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067e0:	2300      	movs	r3, #0
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	617b      	str	r3, [r7, #20]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	617b      	str	r3, [r7, #20]
 80067f4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d003      	beq.n	8006806 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006804:	e003      	b.n	800680e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006816:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800681a:	4618      	mov	r0, r3
 800681c:	3730      	adds	r7, #48	@ 0x30
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
	...

08006824 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b088      	sub	sp, #32
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	603b      	str	r3, [r7, #0]
 8006830:	4613      	mov	r3, r2
 8006832:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006834:	f7fb ff7c 	bl	8002730 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683c:	1a9b      	subs	r3, r3, r2
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	4413      	add	r3, r2
 8006842:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006844:	f7fb ff74 	bl	8002730 <HAL_GetTick>
 8006848:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800684a:	4b39      	ldr	r3, [pc, #228]	@ (8006930 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	015b      	lsls	r3, r3, #5
 8006850:	0d1b      	lsrs	r3, r3, #20
 8006852:	69fa      	ldr	r2, [r7, #28]
 8006854:	fb02 f303 	mul.w	r3, r2, r3
 8006858:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800685a:	e054      	b.n	8006906 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006862:	d050      	beq.n	8006906 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006864:	f7fb ff64 	bl	8002730 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	429a      	cmp	r2, r3
 8006872:	d902      	bls.n	800687a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d13d      	bne.n	80068f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006888:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006892:	d111      	bne.n	80068b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800689c:	d004      	beq.n	80068a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068a6:	d107      	bne.n	80068b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c0:	d10f      	bne.n	80068e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e017      	b.n	8006926 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80068fc:	2300      	movs	r3, #0
 80068fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	3b01      	subs	r3, #1
 8006904:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	4013      	ands	r3, r2
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	429a      	cmp	r2, r3
 8006914:	bf0c      	ite	eq
 8006916:	2301      	moveq	r3, #1
 8006918:	2300      	movne	r3, #0
 800691a:	b2db      	uxtb	r3, r3
 800691c:	461a      	mov	r2, r3
 800691e:	79fb      	ldrb	r3, [r7, #7]
 8006920:	429a      	cmp	r2, r3
 8006922:	d19b      	bne.n	800685c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3720      	adds	r7, #32
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	20000020 	.word	0x20000020

08006934 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af02      	add	r7, sp, #8
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2200      	movs	r2, #0
 8006948:	2180      	movs	r1, #128	@ 0x80
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f7ff ff6a 	bl	8006824 <SPI_WaitFlagStateUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d007      	beq.n	8006966 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695a:	f043 0220 	orr.w	r2, r3, #32
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e000      	b.n	8006968 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e042      	b.n	8006a08 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	d106      	bne.n	800699c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7fb fd6c 	bl	8002474 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2224      	movs	r2, #36	@ 0x24
 80069a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68da      	ldr	r2, [r3, #12]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 f91d 	bl	8006bf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	691a      	ldr	r2, [r3, #16]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	695a      	ldr	r2, [r3, #20]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68da      	ldr	r2, [r3, #12]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2220      	movs	r2, #32
 80069f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2220      	movs	r2, #32
 80069fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3708      	adds	r7, #8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b08a      	sub	sp, #40	@ 0x28
 8006a14:	af02      	add	r7, sp, #8
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	603b      	str	r3, [r7, #0]
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a20:	2300      	movs	r3, #0
 8006a22:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b20      	cmp	r3, #32
 8006a2e:	d16d      	bne.n	8006b0c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d002      	beq.n	8006a3c <HAL_UART_Transmit+0x2c>
 8006a36:	88fb      	ldrh	r3, [r7, #6]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d101      	bne.n	8006a40 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e066      	b.n	8006b0e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2200      	movs	r2, #0
 8006a44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2221      	movs	r2, #33	@ 0x21
 8006a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a4e:	f7fb fe6f 	bl	8002730 <HAL_GetTick>
 8006a52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	88fa      	ldrh	r2, [r7, #6]
 8006a58:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	88fa      	ldrh	r2, [r7, #6]
 8006a5e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a68:	d108      	bne.n	8006a7c <HAL_UART_Transmit+0x6c>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d104      	bne.n	8006a7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a72:	2300      	movs	r3, #0
 8006a74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	61bb      	str	r3, [r7, #24]
 8006a7a:	e003      	b.n	8006a84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a80:	2300      	movs	r3, #0
 8006a82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a84:	e02a      	b.n	8006adc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	2180      	movs	r1, #128	@ 0x80
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f000 f840 	bl	8006b16 <UART_WaitOnFlagUntilTimeout>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e036      	b.n	8006b0e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10b      	bne.n	8006abe <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	881b      	ldrh	r3, [r3, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ab4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	3302      	adds	r3, #2
 8006aba:	61bb      	str	r3, [r7, #24]
 8006abc:	e007      	b.n	8006ace <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	781a      	ldrb	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	3301      	adds	r3, #1
 8006acc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1cf      	bne.n	8006a86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	2200      	movs	r2, #0
 8006aee:	2140      	movs	r1, #64	@ 0x40
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f000 f810 	bl	8006b16 <UART_WaitOnFlagUntilTimeout>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d001      	beq.n	8006b00 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e006      	b.n	8006b0e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2220      	movs	r2, #32
 8006b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e000      	b.n	8006b0e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006b0c:	2302      	movs	r3, #2
  }
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3720      	adds	r7, #32
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b090      	sub	sp, #64	@ 0x40
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	60f8      	str	r0, [r7, #12]
 8006b1e:	60b9      	str	r1, [r7, #8]
 8006b20:	603b      	str	r3, [r7, #0]
 8006b22:	4613      	mov	r3, r2
 8006b24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b26:	e050      	b.n	8006bca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2e:	d04c      	beq.n	8006bca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006b30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d007      	beq.n	8006b46 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b36:	f7fb fdfb 	bl	8002730 <HAL_GetTick>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d241      	bcs.n	8006bca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	330c      	adds	r3, #12
 8006b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b50:	e853 3f00 	ldrex	r3, [r3]
 8006b54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8006b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	330c      	adds	r3, #12
 8006b64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b66:	637a      	str	r2, [r7, #52]	@ 0x34
 8006b68:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b6e:	e841 2300 	strex	r3, r2, [r1]
 8006b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1e5      	bne.n	8006b46 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	3314      	adds	r3, #20
 8006b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	e853 3f00 	ldrex	r3, [r3]
 8006b88:	613b      	str	r3, [r7, #16]
   return(result);
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	f023 0301 	bic.w	r3, r3, #1
 8006b90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3314      	adds	r3, #20
 8006b98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b9a:	623a      	str	r2, [r7, #32]
 8006b9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	69f9      	ldr	r1, [r7, #28]
 8006ba0:	6a3a      	ldr	r2, [r7, #32]
 8006ba2:	e841 2300 	strex	r3, r2, [r1]
 8006ba6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1e5      	bne.n	8006b7a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2220      	movs	r2, #32
 8006bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e00f      	b.n	8006bea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	bf0c      	ite	eq
 8006bda:	2301      	moveq	r3, #1
 8006bdc:	2300      	movne	r3, #0
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	79fb      	ldrb	r3, [r7, #7]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d09f      	beq.n	8006b28 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3740      	adds	r7, #64	@ 0x40
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
	...

08006bf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68da      	ldr	r2, [r3, #12]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006c2e:	f023 030c 	bic.w	r3, r3, #12
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	6812      	ldr	r2, [r2, #0]
 8006c36:	68b9      	ldr	r1, [r7, #8]
 8006c38:	430b      	orrs	r3, r1
 8006c3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a2c      	ldr	r2, [pc, #176]	@ (8006d08 <UART_SetConfig+0x114>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d103      	bne.n	8006c64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006c5c:	f7fe fb24 	bl	80052a8 <HAL_RCC_GetPCLK2Freq>
 8006c60:	60f8      	str	r0, [r7, #12]
 8006c62:	e002      	b.n	8006c6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006c64:	f7fe fb0c 	bl	8005280 <HAL_RCC_GetPCLK1Freq>
 8006c68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	4413      	add	r3, r2
 8006c72:	009a      	lsls	r2, r3, #2
 8006c74:	441a      	add	r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c80:	4a22      	ldr	r2, [pc, #136]	@ (8006d0c <UART_SetConfig+0x118>)
 8006c82:	fba2 2303 	umull	r2, r3, r2, r3
 8006c86:	095b      	lsrs	r3, r3, #5
 8006c88:	0119      	lsls	r1, r3, #4
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	4413      	add	r3, r2
 8006c92:	009a      	lsls	r2, r3, #2
 8006c94:	441a      	add	r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8006d0c <UART_SetConfig+0x118>)
 8006ca2:	fba3 0302 	umull	r0, r3, r3, r2
 8006ca6:	095b      	lsrs	r3, r3, #5
 8006ca8:	2064      	movs	r0, #100	@ 0x64
 8006caa:	fb00 f303 	mul.w	r3, r0, r3
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	011b      	lsls	r3, r3, #4
 8006cb2:	3332      	adds	r3, #50	@ 0x32
 8006cb4:	4a15      	ldr	r2, [pc, #84]	@ (8006d0c <UART_SetConfig+0x118>)
 8006cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cba:	095b      	lsrs	r3, r3, #5
 8006cbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cc0:	4419      	add	r1, r3
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	4613      	mov	r3, r2
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	4413      	add	r3, r2
 8006cca:	009a      	lsls	r2, r3, #2
 8006ccc:	441a      	add	r2, r3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8006d0c <UART_SetConfig+0x118>)
 8006cda:	fba3 0302 	umull	r0, r3, r3, r2
 8006cde:	095b      	lsrs	r3, r3, #5
 8006ce0:	2064      	movs	r0, #100	@ 0x64
 8006ce2:	fb00 f303 	mul.w	r3, r0, r3
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	011b      	lsls	r3, r3, #4
 8006cea:	3332      	adds	r3, #50	@ 0x32
 8006cec:	4a07      	ldr	r2, [pc, #28]	@ (8006d0c <UART_SetConfig+0x118>)
 8006cee:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf2:	095b      	lsrs	r3, r3, #5
 8006cf4:	f003 020f 	and.w	r2, r3, #15
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	440a      	add	r2, r1
 8006cfe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006d00:	bf00      	nop
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	40013800 	.word	0x40013800
 8006d0c:	51eb851f 	.word	0x51eb851f

08006d10 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006d14:	4904      	ldr	r1, [pc, #16]	@ (8006d28 <MX_FATFS_Init+0x18>)
 8006d16:	4805      	ldr	r0, [pc, #20]	@ (8006d2c <MX_FATFS_Init+0x1c>)
 8006d18:	f000 f8b0 	bl	8006e7c <FATFS_LinkDriver>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	461a      	mov	r2, r3
 8006d20:	4b03      	ldr	r3, [pc, #12]	@ (8006d30 <MX_FATFS_Init+0x20>)
 8006d22:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006d24:	bf00      	nop
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	200002b8 	.word	0x200002b8
 8006d2c:	2000002c 	.word	0x2000002c
 8006d30:	200002b4 	.word	0x200002b4

08006d34 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	return SD_disk_initialize(pdrv);
 8006d3e:	79fb      	ldrb	r3, [r7, #7]
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7fa fa3f 	bl	80011c4 <SD_disk_initialize>
 8006d46:	4603      	mov	r3, r0
 8006d48:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b082      	sub	sp, #8
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	4603      	mov	r3, r0
 8006d5a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	return SD_disk_status(pdrv);
 8006d5c:	79fb      	ldrb	r3, [r7, #7]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fa fb16 	bl	8001390 <SD_disk_status>
 8006d64:	4603      	mov	r3, r0
 8006d66:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3708      	adds	r7, #8
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	607a      	str	r2, [r7, #4]
 8006d7a:	603b      	str	r3, [r7, #0]
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 8006d80:	7bf8      	ldrb	r0, [r7, #15]
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	68b9      	ldr	r1, [r7, #8]
 8006d88:	f7fa fb16 	bl	80013b8 <SD_disk_read>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3710      	adds	r7, #16
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60b9      	str	r1, [r7, #8]
 8006da0:	607a      	str	r2, [r7, #4]
 8006da2:	603b      	str	r3, [r7, #0]
 8006da4:	4603      	mov	r3, r0
 8006da6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8006da8:	7bf8      	ldrb	r0, [r7, #15]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	68b9      	ldr	r1, [r7, #8]
 8006db0:	f7fa fb6c 	bl	800148c <SD_disk_write>
 8006db4:	4603      	mov	r3, r0
 8006db6:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	603a      	str	r2, [r7, #0]
 8006dca:	71fb      	strb	r3, [r7, #7]
 8006dcc:	460b      	mov	r3, r1
 8006dce:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
	return SD_disk_ioctl(pdrv, cmd, buff);
 8006dd0:	79fb      	ldrb	r3, [r7, #7]
 8006dd2:	79b9      	ldrb	r1, [r7, #6]
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7fa fbdc 	bl	8001594 <SD_disk_ioctl>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b087      	sub	sp, #28
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	4613      	mov	r3, r2
 8006df4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006df6:	2301      	movs	r3, #1
 8006df8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8006dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e00:	7a5b      	ldrb	r3, [r3, #9]
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d831      	bhi.n	8006e6c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006e08:	4b1b      	ldr	r3, [pc, #108]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e0a:	7a5b      	ldrb	r3, [r3, #9]
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	461a      	mov	r2, r3
 8006e10:	4b19      	ldr	r3, [pc, #100]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e12:	2100      	movs	r1, #0
 8006e14:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8006e16:	4b18      	ldr	r3, [pc, #96]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e18:	7a5b      	ldrb	r3, [r3, #9]
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	4a16      	ldr	r2, [pc, #88]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4413      	add	r3, r2
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8006e26:	4b14      	ldr	r3, [pc, #80]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e28:	7a5b      	ldrb	r3, [r3, #9]
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	4b12      	ldr	r3, [pc, #72]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e30:	4413      	add	r3, r2
 8006e32:	79fa      	ldrb	r2, [r7, #7]
 8006e34:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006e36:	4b10      	ldr	r3, [pc, #64]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e38:	7a5b      	ldrb	r3, [r3, #9]
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	1c5a      	adds	r2, r3, #1
 8006e3e:	b2d1      	uxtb	r1, r2
 8006e40:	4a0d      	ldr	r2, [pc, #52]	@ (8006e78 <FATFS_LinkDriverEx+0x90>)
 8006e42:	7251      	strb	r1, [r2, #9]
 8006e44:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006e46:	7dbb      	ldrb	r3, [r7, #22]
 8006e48:	3330      	adds	r3, #48	@ 0x30
 8006e4a:	b2da      	uxtb	r2, r3
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	3301      	adds	r3, #1
 8006e54:	223a      	movs	r2, #58	@ 0x3a
 8006e56:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	3302      	adds	r3, #2
 8006e5c:	222f      	movs	r2, #47	@ 0x2f
 8006e5e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	3303      	adds	r3, #3
 8006e64:	2200      	movs	r2, #0
 8006e66:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8006e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bc80      	pop	{r7}
 8006e76:	4770      	bx	lr
 8006e78:	200002bc 	.word	0x200002bc

08006e7c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006e86:	2200      	movs	r2, #0
 8006e88:	6839      	ldr	r1, [r7, #0]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff ffac 	bl	8006de8 <FATFS_LinkDriverEx>
 8006e90:	4603      	mov	r3, r0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3708      	adds	r7, #8
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
	...

08006e9c <malloc>:
 8006e9c:	4b02      	ldr	r3, [pc, #8]	@ (8006ea8 <malloc+0xc>)
 8006e9e:	4601      	mov	r1, r0
 8006ea0:	6818      	ldr	r0, [r3, #0]
 8006ea2:	f000 b82d 	b.w	8006f00 <_malloc_r>
 8006ea6:	bf00      	nop
 8006ea8:	20000040 	.word	0x20000040

08006eac <free>:
 8006eac:	4b02      	ldr	r3, [pc, #8]	@ (8006eb8 <free+0xc>)
 8006eae:	4601      	mov	r1, r0
 8006eb0:	6818      	ldr	r0, [r3, #0]
 8006eb2:	f000 b915 	b.w	80070e0 <_free_r>
 8006eb6:	bf00      	nop
 8006eb8:	20000040 	.word	0x20000040

08006ebc <sbrk_aligned>:
 8006ebc:	b570      	push	{r4, r5, r6, lr}
 8006ebe:	4e0f      	ldr	r6, [pc, #60]	@ (8006efc <sbrk_aligned+0x40>)
 8006ec0:	460c      	mov	r4, r1
 8006ec2:	6831      	ldr	r1, [r6, #0]
 8006ec4:	4605      	mov	r5, r0
 8006ec6:	b911      	cbnz	r1, 8006ece <sbrk_aligned+0x12>
 8006ec8:	f000 f8ce 	bl	8007068 <_sbrk_r>
 8006ecc:	6030      	str	r0, [r6, #0]
 8006ece:	4621      	mov	r1, r4
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	f000 f8c9 	bl	8007068 <_sbrk_r>
 8006ed6:	1c43      	adds	r3, r0, #1
 8006ed8:	d103      	bne.n	8006ee2 <sbrk_aligned+0x26>
 8006eda:	f04f 34ff 	mov.w	r4, #4294967295
 8006ede:	4620      	mov	r0, r4
 8006ee0:	bd70      	pop	{r4, r5, r6, pc}
 8006ee2:	1cc4      	adds	r4, r0, #3
 8006ee4:	f024 0403 	bic.w	r4, r4, #3
 8006ee8:	42a0      	cmp	r0, r4
 8006eea:	d0f8      	beq.n	8006ede <sbrk_aligned+0x22>
 8006eec:	1a21      	subs	r1, r4, r0
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f000 f8ba 	bl	8007068 <_sbrk_r>
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	d1f2      	bne.n	8006ede <sbrk_aligned+0x22>
 8006ef8:	e7ef      	b.n	8006eda <sbrk_aligned+0x1e>
 8006efa:	bf00      	nop
 8006efc:	200002c8 	.word	0x200002c8

08006f00 <_malloc_r>:
 8006f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f04:	1ccd      	adds	r5, r1, #3
 8006f06:	f025 0503 	bic.w	r5, r5, #3
 8006f0a:	3508      	adds	r5, #8
 8006f0c:	2d0c      	cmp	r5, #12
 8006f0e:	bf38      	it	cc
 8006f10:	250c      	movcc	r5, #12
 8006f12:	2d00      	cmp	r5, #0
 8006f14:	4606      	mov	r6, r0
 8006f16:	db01      	blt.n	8006f1c <_malloc_r+0x1c>
 8006f18:	42a9      	cmp	r1, r5
 8006f1a:	d904      	bls.n	8006f26 <_malloc_r+0x26>
 8006f1c:	230c      	movs	r3, #12
 8006f1e:	6033      	str	r3, [r6, #0]
 8006f20:	2000      	movs	r0, #0
 8006f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ffc <_malloc_r+0xfc>
 8006f2a:	f000 f869 	bl	8007000 <__malloc_lock>
 8006f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f32:	461c      	mov	r4, r3
 8006f34:	bb44      	cbnz	r4, 8006f88 <_malloc_r+0x88>
 8006f36:	4629      	mov	r1, r5
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f7ff ffbf 	bl	8006ebc <sbrk_aligned>
 8006f3e:	1c43      	adds	r3, r0, #1
 8006f40:	4604      	mov	r4, r0
 8006f42:	d158      	bne.n	8006ff6 <_malloc_r+0xf6>
 8006f44:	f8d8 4000 	ldr.w	r4, [r8]
 8006f48:	4627      	mov	r7, r4
 8006f4a:	2f00      	cmp	r7, #0
 8006f4c:	d143      	bne.n	8006fd6 <_malloc_r+0xd6>
 8006f4e:	2c00      	cmp	r4, #0
 8006f50:	d04b      	beq.n	8006fea <_malloc_r+0xea>
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	4639      	mov	r1, r7
 8006f56:	4630      	mov	r0, r6
 8006f58:	eb04 0903 	add.w	r9, r4, r3
 8006f5c:	f000 f884 	bl	8007068 <_sbrk_r>
 8006f60:	4581      	cmp	r9, r0
 8006f62:	d142      	bne.n	8006fea <_malloc_r+0xea>
 8006f64:	6821      	ldr	r1, [r4, #0]
 8006f66:	4630      	mov	r0, r6
 8006f68:	1a6d      	subs	r5, r5, r1
 8006f6a:	4629      	mov	r1, r5
 8006f6c:	f7ff ffa6 	bl	8006ebc <sbrk_aligned>
 8006f70:	3001      	adds	r0, #1
 8006f72:	d03a      	beq.n	8006fea <_malloc_r+0xea>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	442b      	add	r3, r5
 8006f78:	6023      	str	r3, [r4, #0]
 8006f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f7e:	685a      	ldr	r2, [r3, #4]
 8006f80:	bb62      	cbnz	r2, 8006fdc <_malloc_r+0xdc>
 8006f82:	f8c8 7000 	str.w	r7, [r8]
 8006f86:	e00f      	b.n	8006fa8 <_malloc_r+0xa8>
 8006f88:	6822      	ldr	r2, [r4, #0]
 8006f8a:	1b52      	subs	r2, r2, r5
 8006f8c:	d420      	bmi.n	8006fd0 <_malloc_r+0xd0>
 8006f8e:	2a0b      	cmp	r2, #11
 8006f90:	d917      	bls.n	8006fc2 <_malloc_r+0xc2>
 8006f92:	1961      	adds	r1, r4, r5
 8006f94:	42a3      	cmp	r3, r4
 8006f96:	6025      	str	r5, [r4, #0]
 8006f98:	bf18      	it	ne
 8006f9a:	6059      	strne	r1, [r3, #4]
 8006f9c:	6863      	ldr	r3, [r4, #4]
 8006f9e:	bf08      	it	eq
 8006fa0:	f8c8 1000 	streq.w	r1, [r8]
 8006fa4:	5162      	str	r2, [r4, r5]
 8006fa6:	604b      	str	r3, [r1, #4]
 8006fa8:	4630      	mov	r0, r6
 8006faa:	f000 f82f 	bl	800700c <__malloc_unlock>
 8006fae:	f104 000b 	add.w	r0, r4, #11
 8006fb2:	1d23      	adds	r3, r4, #4
 8006fb4:	f020 0007 	bic.w	r0, r0, #7
 8006fb8:	1ac2      	subs	r2, r0, r3
 8006fba:	bf1c      	itt	ne
 8006fbc:	1a1b      	subne	r3, r3, r0
 8006fbe:	50a3      	strne	r3, [r4, r2]
 8006fc0:	e7af      	b.n	8006f22 <_malloc_r+0x22>
 8006fc2:	6862      	ldr	r2, [r4, #4]
 8006fc4:	42a3      	cmp	r3, r4
 8006fc6:	bf0c      	ite	eq
 8006fc8:	f8c8 2000 	streq.w	r2, [r8]
 8006fcc:	605a      	strne	r2, [r3, #4]
 8006fce:	e7eb      	b.n	8006fa8 <_malloc_r+0xa8>
 8006fd0:	4623      	mov	r3, r4
 8006fd2:	6864      	ldr	r4, [r4, #4]
 8006fd4:	e7ae      	b.n	8006f34 <_malloc_r+0x34>
 8006fd6:	463c      	mov	r4, r7
 8006fd8:	687f      	ldr	r7, [r7, #4]
 8006fda:	e7b6      	b.n	8006f4a <_malloc_r+0x4a>
 8006fdc:	461a      	mov	r2, r3
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	42a3      	cmp	r3, r4
 8006fe2:	d1fb      	bne.n	8006fdc <_malloc_r+0xdc>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	6053      	str	r3, [r2, #4]
 8006fe8:	e7de      	b.n	8006fa8 <_malloc_r+0xa8>
 8006fea:	230c      	movs	r3, #12
 8006fec:	4630      	mov	r0, r6
 8006fee:	6033      	str	r3, [r6, #0]
 8006ff0:	f000 f80c 	bl	800700c <__malloc_unlock>
 8006ff4:	e794      	b.n	8006f20 <_malloc_r+0x20>
 8006ff6:	6005      	str	r5, [r0, #0]
 8006ff8:	e7d6      	b.n	8006fa8 <_malloc_r+0xa8>
 8006ffa:	bf00      	nop
 8006ffc:	200002cc 	.word	0x200002cc

08007000 <__malloc_lock>:
 8007000:	4801      	ldr	r0, [pc, #4]	@ (8007008 <__malloc_lock+0x8>)
 8007002:	f000 b86b 	b.w	80070dc <__retarget_lock_acquire_recursive>
 8007006:	bf00      	nop
 8007008:	2000040c 	.word	0x2000040c

0800700c <__malloc_unlock>:
 800700c:	4801      	ldr	r0, [pc, #4]	@ (8007014 <__malloc_unlock+0x8>)
 800700e:	f000 b866 	b.w	80070de <__retarget_lock_release_recursive>
 8007012:	bf00      	nop
 8007014:	2000040c 	.word	0x2000040c

08007018 <siprintf>:
 8007018:	b40e      	push	{r1, r2, r3}
 800701a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800701e:	b500      	push	{lr}
 8007020:	b09c      	sub	sp, #112	@ 0x70
 8007022:	ab1d      	add	r3, sp, #116	@ 0x74
 8007024:	9002      	str	r0, [sp, #8]
 8007026:	9006      	str	r0, [sp, #24]
 8007028:	9107      	str	r1, [sp, #28]
 800702a:	9104      	str	r1, [sp, #16]
 800702c:	4808      	ldr	r0, [pc, #32]	@ (8007050 <siprintf+0x38>)
 800702e:	4909      	ldr	r1, [pc, #36]	@ (8007054 <siprintf+0x3c>)
 8007030:	f853 2b04 	ldr.w	r2, [r3], #4
 8007034:	9105      	str	r1, [sp, #20]
 8007036:	6800      	ldr	r0, [r0, #0]
 8007038:	a902      	add	r1, sp, #8
 800703a:	9301      	str	r3, [sp, #4]
 800703c:	f000 f8f4 	bl	8007228 <_svfiprintf_r>
 8007040:	2200      	movs	r2, #0
 8007042:	9b02      	ldr	r3, [sp, #8]
 8007044:	701a      	strb	r2, [r3, #0]
 8007046:	b01c      	add	sp, #112	@ 0x70
 8007048:	f85d eb04 	ldr.w	lr, [sp], #4
 800704c:	b003      	add	sp, #12
 800704e:	4770      	bx	lr
 8007050:	20000040 	.word	0x20000040
 8007054:	ffff0208 	.word	0xffff0208

08007058 <memset>:
 8007058:	4603      	mov	r3, r0
 800705a:	4402      	add	r2, r0
 800705c:	4293      	cmp	r3, r2
 800705e:	d100      	bne.n	8007062 <memset+0xa>
 8007060:	4770      	bx	lr
 8007062:	f803 1b01 	strb.w	r1, [r3], #1
 8007066:	e7f9      	b.n	800705c <memset+0x4>

08007068 <_sbrk_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	2300      	movs	r3, #0
 800706c:	4d05      	ldr	r5, [pc, #20]	@ (8007084 <_sbrk_r+0x1c>)
 800706e:	4604      	mov	r4, r0
 8007070:	4608      	mov	r0, r1
 8007072:	602b      	str	r3, [r5, #0]
 8007074:	f7fb faa2 	bl	80025bc <_sbrk>
 8007078:	1c43      	adds	r3, r0, #1
 800707a:	d102      	bne.n	8007082 <_sbrk_r+0x1a>
 800707c:	682b      	ldr	r3, [r5, #0]
 800707e:	b103      	cbz	r3, 8007082 <_sbrk_r+0x1a>
 8007080:	6023      	str	r3, [r4, #0]
 8007082:	bd38      	pop	{r3, r4, r5, pc}
 8007084:	20000408 	.word	0x20000408

08007088 <__errno>:
 8007088:	4b01      	ldr	r3, [pc, #4]	@ (8007090 <__errno+0x8>)
 800708a:	6818      	ldr	r0, [r3, #0]
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	20000040 	.word	0x20000040

08007094 <__libc_init_array>:
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	2600      	movs	r6, #0
 8007098:	4d0c      	ldr	r5, [pc, #48]	@ (80070cc <__libc_init_array+0x38>)
 800709a:	4c0d      	ldr	r4, [pc, #52]	@ (80070d0 <__libc_init_array+0x3c>)
 800709c:	1b64      	subs	r4, r4, r5
 800709e:	10a4      	asrs	r4, r4, #2
 80070a0:	42a6      	cmp	r6, r4
 80070a2:	d109      	bne.n	80070b8 <__libc_init_array+0x24>
 80070a4:	f000 fbba 	bl	800781c <_init>
 80070a8:	2600      	movs	r6, #0
 80070aa:	4d0a      	ldr	r5, [pc, #40]	@ (80070d4 <__libc_init_array+0x40>)
 80070ac:	4c0a      	ldr	r4, [pc, #40]	@ (80070d8 <__libc_init_array+0x44>)
 80070ae:	1b64      	subs	r4, r4, r5
 80070b0:	10a4      	asrs	r4, r4, #2
 80070b2:	42a6      	cmp	r6, r4
 80070b4:	d105      	bne.n	80070c2 <__libc_init_array+0x2e>
 80070b6:	bd70      	pop	{r4, r5, r6, pc}
 80070b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070bc:	4798      	blx	r3
 80070be:	3601      	adds	r6, #1
 80070c0:	e7ee      	b.n	80070a0 <__libc_init_array+0xc>
 80070c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070c6:	4798      	blx	r3
 80070c8:	3601      	adds	r6, #1
 80070ca:	e7f2      	b.n	80070b2 <__libc_init_array+0x1e>
 80070cc:	080079c4 	.word	0x080079c4
 80070d0:	080079c4 	.word	0x080079c4
 80070d4:	080079c4 	.word	0x080079c4
 80070d8:	080079c8 	.word	0x080079c8

080070dc <__retarget_lock_acquire_recursive>:
 80070dc:	4770      	bx	lr

080070de <__retarget_lock_release_recursive>:
 80070de:	4770      	bx	lr

080070e0 <_free_r>:
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	4605      	mov	r5, r0
 80070e4:	2900      	cmp	r1, #0
 80070e6:	d040      	beq.n	800716a <_free_r+0x8a>
 80070e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ec:	1f0c      	subs	r4, r1, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	bfb8      	it	lt
 80070f2:	18e4      	addlt	r4, r4, r3
 80070f4:	f7ff ff84 	bl	8007000 <__malloc_lock>
 80070f8:	4a1c      	ldr	r2, [pc, #112]	@ (800716c <_free_r+0x8c>)
 80070fa:	6813      	ldr	r3, [r2, #0]
 80070fc:	b933      	cbnz	r3, 800710c <_free_r+0x2c>
 80070fe:	6063      	str	r3, [r4, #4]
 8007100:	6014      	str	r4, [r2, #0]
 8007102:	4628      	mov	r0, r5
 8007104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007108:	f7ff bf80 	b.w	800700c <__malloc_unlock>
 800710c:	42a3      	cmp	r3, r4
 800710e:	d908      	bls.n	8007122 <_free_r+0x42>
 8007110:	6820      	ldr	r0, [r4, #0]
 8007112:	1821      	adds	r1, r4, r0
 8007114:	428b      	cmp	r3, r1
 8007116:	bf01      	itttt	eq
 8007118:	6819      	ldreq	r1, [r3, #0]
 800711a:	685b      	ldreq	r3, [r3, #4]
 800711c:	1809      	addeq	r1, r1, r0
 800711e:	6021      	streq	r1, [r4, #0]
 8007120:	e7ed      	b.n	80070fe <_free_r+0x1e>
 8007122:	461a      	mov	r2, r3
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	b10b      	cbz	r3, 800712c <_free_r+0x4c>
 8007128:	42a3      	cmp	r3, r4
 800712a:	d9fa      	bls.n	8007122 <_free_r+0x42>
 800712c:	6811      	ldr	r1, [r2, #0]
 800712e:	1850      	adds	r0, r2, r1
 8007130:	42a0      	cmp	r0, r4
 8007132:	d10b      	bne.n	800714c <_free_r+0x6c>
 8007134:	6820      	ldr	r0, [r4, #0]
 8007136:	4401      	add	r1, r0
 8007138:	1850      	adds	r0, r2, r1
 800713a:	4283      	cmp	r3, r0
 800713c:	6011      	str	r1, [r2, #0]
 800713e:	d1e0      	bne.n	8007102 <_free_r+0x22>
 8007140:	6818      	ldr	r0, [r3, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	4408      	add	r0, r1
 8007146:	6010      	str	r0, [r2, #0]
 8007148:	6053      	str	r3, [r2, #4]
 800714a:	e7da      	b.n	8007102 <_free_r+0x22>
 800714c:	d902      	bls.n	8007154 <_free_r+0x74>
 800714e:	230c      	movs	r3, #12
 8007150:	602b      	str	r3, [r5, #0]
 8007152:	e7d6      	b.n	8007102 <_free_r+0x22>
 8007154:	6820      	ldr	r0, [r4, #0]
 8007156:	1821      	adds	r1, r4, r0
 8007158:	428b      	cmp	r3, r1
 800715a:	bf01      	itttt	eq
 800715c:	6819      	ldreq	r1, [r3, #0]
 800715e:	685b      	ldreq	r3, [r3, #4]
 8007160:	1809      	addeq	r1, r1, r0
 8007162:	6021      	streq	r1, [r4, #0]
 8007164:	6063      	str	r3, [r4, #4]
 8007166:	6054      	str	r4, [r2, #4]
 8007168:	e7cb      	b.n	8007102 <_free_r+0x22>
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	200002cc 	.word	0x200002cc

08007170 <__ssputs_r>:
 8007170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007174:	461f      	mov	r7, r3
 8007176:	688e      	ldr	r6, [r1, #8]
 8007178:	4682      	mov	sl, r0
 800717a:	42be      	cmp	r6, r7
 800717c:	460c      	mov	r4, r1
 800717e:	4690      	mov	r8, r2
 8007180:	680b      	ldr	r3, [r1, #0]
 8007182:	d82d      	bhi.n	80071e0 <__ssputs_r+0x70>
 8007184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007188:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800718c:	d026      	beq.n	80071dc <__ssputs_r+0x6c>
 800718e:	6965      	ldr	r5, [r4, #20]
 8007190:	6909      	ldr	r1, [r1, #16]
 8007192:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007196:	eba3 0901 	sub.w	r9, r3, r1
 800719a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800719e:	1c7b      	adds	r3, r7, #1
 80071a0:	444b      	add	r3, r9
 80071a2:	106d      	asrs	r5, r5, #1
 80071a4:	429d      	cmp	r5, r3
 80071a6:	bf38      	it	cc
 80071a8:	461d      	movcc	r5, r3
 80071aa:	0553      	lsls	r3, r2, #21
 80071ac:	d527      	bpl.n	80071fe <__ssputs_r+0x8e>
 80071ae:	4629      	mov	r1, r5
 80071b0:	f7ff fea6 	bl	8006f00 <_malloc_r>
 80071b4:	4606      	mov	r6, r0
 80071b6:	b360      	cbz	r0, 8007212 <__ssputs_r+0xa2>
 80071b8:	464a      	mov	r2, r9
 80071ba:	6921      	ldr	r1, [r4, #16]
 80071bc:	f000 faea 	bl	8007794 <memcpy>
 80071c0:	89a3      	ldrh	r3, [r4, #12]
 80071c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80071c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071ca:	81a3      	strh	r3, [r4, #12]
 80071cc:	6126      	str	r6, [r4, #16]
 80071ce:	444e      	add	r6, r9
 80071d0:	6026      	str	r6, [r4, #0]
 80071d2:	463e      	mov	r6, r7
 80071d4:	6165      	str	r5, [r4, #20]
 80071d6:	eba5 0509 	sub.w	r5, r5, r9
 80071da:	60a5      	str	r5, [r4, #8]
 80071dc:	42be      	cmp	r6, r7
 80071de:	d900      	bls.n	80071e2 <__ssputs_r+0x72>
 80071e0:	463e      	mov	r6, r7
 80071e2:	4632      	mov	r2, r6
 80071e4:	4641      	mov	r1, r8
 80071e6:	6820      	ldr	r0, [r4, #0]
 80071e8:	f000 faac 	bl	8007744 <memmove>
 80071ec:	2000      	movs	r0, #0
 80071ee:	68a3      	ldr	r3, [r4, #8]
 80071f0:	1b9b      	subs	r3, r3, r6
 80071f2:	60a3      	str	r3, [r4, #8]
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	4433      	add	r3, r6
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071fe:	462a      	mov	r2, r5
 8007200:	f000 fad6 	bl	80077b0 <_realloc_r>
 8007204:	4606      	mov	r6, r0
 8007206:	2800      	cmp	r0, #0
 8007208:	d1e0      	bne.n	80071cc <__ssputs_r+0x5c>
 800720a:	4650      	mov	r0, sl
 800720c:	6921      	ldr	r1, [r4, #16]
 800720e:	f7ff ff67 	bl	80070e0 <_free_r>
 8007212:	230c      	movs	r3, #12
 8007214:	f8ca 3000 	str.w	r3, [sl]
 8007218:	89a3      	ldrh	r3, [r4, #12]
 800721a:	f04f 30ff 	mov.w	r0, #4294967295
 800721e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007222:	81a3      	strh	r3, [r4, #12]
 8007224:	e7e9      	b.n	80071fa <__ssputs_r+0x8a>
	...

08007228 <_svfiprintf_r>:
 8007228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800722c:	4698      	mov	r8, r3
 800722e:	898b      	ldrh	r3, [r1, #12]
 8007230:	4607      	mov	r7, r0
 8007232:	061b      	lsls	r3, r3, #24
 8007234:	460d      	mov	r5, r1
 8007236:	4614      	mov	r4, r2
 8007238:	b09d      	sub	sp, #116	@ 0x74
 800723a:	d510      	bpl.n	800725e <_svfiprintf_r+0x36>
 800723c:	690b      	ldr	r3, [r1, #16]
 800723e:	b973      	cbnz	r3, 800725e <_svfiprintf_r+0x36>
 8007240:	2140      	movs	r1, #64	@ 0x40
 8007242:	f7ff fe5d 	bl	8006f00 <_malloc_r>
 8007246:	6028      	str	r0, [r5, #0]
 8007248:	6128      	str	r0, [r5, #16]
 800724a:	b930      	cbnz	r0, 800725a <_svfiprintf_r+0x32>
 800724c:	230c      	movs	r3, #12
 800724e:	603b      	str	r3, [r7, #0]
 8007250:	f04f 30ff 	mov.w	r0, #4294967295
 8007254:	b01d      	add	sp, #116	@ 0x74
 8007256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800725a:	2340      	movs	r3, #64	@ 0x40
 800725c:	616b      	str	r3, [r5, #20]
 800725e:	2300      	movs	r3, #0
 8007260:	9309      	str	r3, [sp, #36]	@ 0x24
 8007262:	2320      	movs	r3, #32
 8007264:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007268:	2330      	movs	r3, #48	@ 0x30
 800726a:	f04f 0901 	mov.w	r9, #1
 800726e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007272:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800740c <_svfiprintf_r+0x1e4>
 8007276:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800727a:	4623      	mov	r3, r4
 800727c:	469a      	mov	sl, r3
 800727e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007282:	b10a      	cbz	r2, 8007288 <_svfiprintf_r+0x60>
 8007284:	2a25      	cmp	r2, #37	@ 0x25
 8007286:	d1f9      	bne.n	800727c <_svfiprintf_r+0x54>
 8007288:	ebba 0b04 	subs.w	fp, sl, r4
 800728c:	d00b      	beq.n	80072a6 <_svfiprintf_r+0x7e>
 800728e:	465b      	mov	r3, fp
 8007290:	4622      	mov	r2, r4
 8007292:	4629      	mov	r1, r5
 8007294:	4638      	mov	r0, r7
 8007296:	f7ff ff6b 	bl	8007170 <__ssputs_r>
 800729a:	3001      	adds	r0, #1
 800729c:	f000 80a7 	beq.w	80073ee <_svfiprintf_r+0x1c6>
 80072a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072a2:	445a      	add	r2, fp
 80072a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80072a6:	f89a 3000 	ldrb.w	r3, [sl]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f000 809f 	beq.w	80073ee <_svfiprintf_r+0x1c6>
 80072b0:	2300      	movs	r3, #0
 80072b2:	f04f 32ff 	mov.w	r2, #4294967295
 80072b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072ba:	f10a 0a01 	add.w	sl, sl, #1
 80072be:	9304      	str	r3, [sp, #16]
 80072c0:	9307      	str	r3, [sp, #28]
 80072c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80072c8:	4654      	mov	r4, sl
 80072ca:	2205      	movs	r2, #5
 80072cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072d0:	484e      	ldr	r0, [pc, #312]	@ (800740c <_svfiprintf_r+0x1e4>)
 80072d2:	f000 fa51 	bl	8007778 <memchr>
 80072d6:	9a04      	ldr	r2, [sp, #16]
 80072d8:	b9d8      	cbnz	r0, 8007312 <_svfiprintf_r+0xea>
 80072da:	06d0      	lsls	r0, r2, #27
 80072dc:	bf44      	itt	mi
 80072de:	2320      	movmi	r3, #32
 80072e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072e4:	0711      	lsls	r1, r2, #28
 80072e6:	bf44      	itt	mi
 80072e8:	232b      	movmi	r3, #43	@ 0x2b
 80072ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072ee:	f89a 3000 	ldrb.w	r3, [sl]
 80072f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80072f4:	d015      	beq.n	8007322 <_svfiprintf_r+0xfa>
 80072f6:	4654      	mov	r4, sl
 80072f8:	2000      	movs	r0, #0
 80072fa:	f04f 0c0a 	mov.w	ip, #10
 80072fe:	9a07      	ldr	r2, [sp, #28]
 8007300:	4621      	mov	r1, r4
 8007302:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007306:	3b30      	subs	r3, #48	@ 0x30
 8007308:	2b09      	cmp	r3, #9
 800730a:	d94b      	bls.n	80073a4 <_svfiprintf_r+0x17c>
 800730c:	b1b0      	cbz	r0, 800733c <_svfiprintf_r+0x114>
 800730e:	9207      	str	r2, [sp, #28]
 8007310:	e014      	b.n	800733c <_svfiprintf_r+0x114>
 8007312:	eba0 0308 	sub.w	r3, r0, r8
 8007316:	fa09 f303 	lsl.w	r3, r9, r3
 800731a:	4313      	orrs	r3, r2
 800731c:	46a2      	mov	sl, r4
 800731e:	9304      	str	r3, [sp, #16]
 8007320:	e7d2      	b.n	80072c8 <_svfiprintf_r+0xa0>
 8007322:	9b03      	ldr	r3, [sp, #12]
 8007324:	1d19      	adds	r1, r3, #4
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	9103      	str	r1, [sp, #12]
 800732a:	2b00      	cmp	r3, #0
 800732c:	bfbb      	ittet	lt
 800732e:	425b      	neglt	r3, r3
 8007330:	f042 0202 	orrlt.w	r2, r2, #2
 8007334:	9307      	strge	r3, [sp, #28]
 8007336:	9307      	strlt	r3, [sp, #28]
 8007338:	bfb8      	it	lt
 800733a:	9204      	strlt	r2, [sp, #16]
 800733c:	7823      	ldrb	r3, [r4, #0]
 800733e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007340:	d10a      	bne.n	8007358 <_svfiprintf_r+0x130>
 8007342:	7863      	ldrb	r3, [r4, #1]
 8007344:	2b2a      	cmp	r3, #42	@ 0x2a
 8007346:	d132      	bne.n	80073ae <_svfiprintf_r+0x186>
 8007348:	9b03      	ldr	r3, [sp, #12]
 800734a:	3402      	adds	r4, #2
 800734c:	1d1a      	adds	r2, r3, #4
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	9203      	str	r2, [sp, #12]
 8007352:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007356:	9305      	str	r3, [sp, #20]
 8007358:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007410 <_svfiprintf_r+0x1e8>
 800735c:	2203      	movs	r2, #3
 800735e:	4650      	mov	r0, sl
 8007360:	7821      	ldrb	r1, [r4, #0]
 8007362:	f000 fa09 	bl	8007778 <memchr>
 8007366:	b138      	cbz	r0, 8007378 <_svfiprintf_r+0x150>
 8007368:	2240      	movs	r2, #64	@ 0x40
 800736a:	9b04      	ldr	r3, [sp, #16]
 800736c:	eba0 000a 	sub.w	r0, r0, sl
 8007370:	4082      	lsls	r2, r0
 8007372:	4313      	orrs	r3, r2
 8007374:	3401      	adds	r4, #1
 8007376:	9304      	str	r3, [sp, #16]
 8007378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800737c:	2206      	movs	r2, #6
 800737e:	4825      	ldr	r0, [pc, #148]	@ (8007414 <_svfiprintf_r+0x1ec>)
 8007380:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007384:	f000 f9f8 	bl	8007778 <memchr>
 8007388:	2800      	cmp	r0, #0
 800738a:	d036      	beq.n	80073fa <_svfiprintf_r+0x1d2>
 800738c:	4b22      	ldr	r3, [pc, #136]	@ (8007418 <_svfiprintf_r+0x1f0>)
 800738e:	bb1b      	cbnz	r3, 80073d8 <_svfiprintf_r+0x1b0>
 8007390:	9b03      	ldr	r3, [sp, #12]
 8007392:	3307      	adds	r3, #7
 8007394:	f023 0307 	bic.w	r3, r3, #7
 8007398:	3308      	adds	r3, #8
 800739a:	9303      	str	r3, [sp, #12]
 800739c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800739e:	4433      	add	r3, r6
 80073a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073a2:	e76a      	b.n	800727a <_svfiprintf_r+0x52>
 80073a4:	460c      	mov	r4, r1
 80073a6:	2001      	movs	r0, #1
 80073a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80073ac:	e7a8      	b.n	8007300 <_svfiprintf_r+0xd8>
 80073ae:	2300      	movs	r3, #0
 80073b0:	f04f 0c0a 	mov.w	ip, #10
 80073b4:	4619      	mov	r1, r3
 80073b6:	3401      	adds	r4, #1
 80073b8:	9305      	str	r3, [sp, #20]
 80073ba:	4620      	mov	r0, r4
 80073bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073c0:	3a30      	subs	r2, #48	@ 0x30
 80073c2:	2a09      	cmp	r2, #9
 80073c4:	d903      	bls.n	80073ce <_svfiprintf_r+0x1a6>
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d0c6      	beq.n	8007358 <_svfiprintf_r+0x130>
 80073ca:	9105      	str	r1, [sp, #20]
 80073cc:	e7c4      	b.n	8007358 <_svfiprintf_r+0x130>
 80073ce:	4604      	mov	r4, r0
 80073d0:	2301      	movs	r3, #1
 80073d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80073d6:	e7f0      	b.n	80073ba <_svfiprintf_r+0x192>
 80073d8:	ab03      	add	r3, sp, #12
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	462a      	mov	r2, r5
 80073de:	4638      	mov	r0, r7
 80073e0:	4b0e      	ldr	r3, [pc, #56]	@ (800741c <_svfiprintf_r+0x1f4>)
 80073e2:	a904      	add	r1, sp, #16
 80073e4:	f3af 8000 	nop.w
 80073e8:	1c42      	adds	r2, r0, #1
 80073ea:	4606      	mov	r6, r0
 80073ec:	d1d6      	bne.n	800739c <_svfiprintf_r+0x174>
 80073ee:	89ab      	ldrh	r3, [r5, #12]
 80073f0:	065b      	lsls	r3, r3, #25
 80073f2:	f53f af2d 	bmi.w	8007250 <_svfiprintf_r+0x28>
 80073f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073f8:	e72c      	b.n	8007254 <_svfiprintf_r+0x2c>
 80073fa:	ab03      	add	r3, sp, #12
 80073fc:	9300      	str	r3, [sp, #0]
 80073fe:	462a      	mov	r2, r5
 8007400:	4638      	mov	r0, r7
 8007402:	4b06      	ldr	r3, [pc, #24]	@ (800741c <_svfiprintf_r+0x1f4>)
 8007404:	a904      	add	r1, sp, #16
 8007406:	f000 f87d 	bl	8007504 <_printf_i>
 800740a:	e7ed      	b.n	80073e8 <_svfiprintf_r+0x1c0>
 800740c:	0800798e 	.word	0x0800798e
 8007410:	08007994 	.word	0x08007994
 8007414:	08007998 	.word	0x08007998
 8007418:	00000000 	.word	0x00000000
 800741c:	08007171 	.word	0x08007171

08007420 <_printf_common>:
 8007420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007424:	4616      	mov	r6, r2
 8007426:	4698      	mov	r8, r3
 8007428:	688a      	ldr	r2, [r1, #8]
 800742a:	690b      	ldr	r3, [r1, #16]
 800742c:	4607      	mov	r7, r0
 800742e:	4293      	cmp	r3, r2
 8007430:	bfb8      	it	lt
 8007432:	4613      	movlt	r3, r2
 8007434:	6033      	str	r3, [r6, #0]
 8007436:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800743a:	460c      	mov	r4, r1
 800743c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007440:	b10a      	cbz	r2, 8007446 <_printf_common+0x26>
 8007442:	3301      	adds	r3, #1
 8007444:	6033      	str	r3, [r6, #0]
 8007446:	6823      	ldr	r3, [r4, #0]
 8007448:	0699      	lsls	r1, r3, #26
 800744a:	bf42      	ittt	mi
 800744c:	6833      	ldrmi	r3, [r6, #0]
 800744e:	3302      	addmi	r3, #2
 8007450:	6033      	strmi	r3, [r6, #0]
 8007452:	6825      	ldr	r5, [r4, #0]
 8007454:	f015 0506 	ands.w	r5, r5, #6
 8007458:	d106      	bne.n	8007468 <_printf_common+0x48>
 800745a:	f104 0a19 	add.w	sl, r4, #25
 800745e:	68e3      	ldr	r3, [r4, #12]
 8007460:	6832      	ldr	r2, [r6, #0]
 8007462:	1a9b      	subs	r3, r3, r2
 8007464:	42ab      	cmp	r3, r5
 8007466:	dc2b      	bgt.n	80074c0 <_printf_common+0xa0>
 8007468:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800746c:	6822      	ldr	r2, [r4, #0]
 800746e:	3b00      	subs	r3, #0
 8007470:	bf18      	it	ne
 8007472:	2301      	movne	r3, #1
 8007474:	0692      	lsls	r2, r2, #26
 8007476:	d430      	bmi.n	80074da <_printf_common+0xba>
 8007478:	4641      	mov	r1, r8
 800747a:	4638      	mov	r0, r7
 800747c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007480:	47c8      	blx	r9
 8007482:	3001      	adds	r0, #1
 8007484:	d023      	beq.n	80074ce <_printf_common+0xae>
 8007486:	6823      	ldr	r3, [r4, #0]
 8007488:	6922      	ldr	r2, [r4, #16]
 800748a:	f003 0306 	and.w	r3, r3, #6
 800748e:	2b04      	cmp	r3, #4
 8007490:	bf14      	ite	ne
 8007492:	2500      	movne	r5, #0
 8007494:	6833      	ldreq	r3, [r6, #0]
 8007496:	f04f 0600 	mov.w	r6, #0
 800749a:	bf08      	it	eq
 800749c:	68e5      	ldreq	r5, [r4, #12]
 800749e:	f104 041a 	add.w	r4, r4, #26
 80074a2:	bf08      	it	eq
 80074a4:	1aed      	subeq	r5, r5, r3
 80074a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80074aa:	bf08      	it	eq
 80074ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074b0:	4293      	cmp	r3, r2
 80074b2:	bfc4      	itt	gt
 80074b4:	1a9b      	subgt	r3, r3, r2
 80074b6:	18ed      	addgt	r5, r5, r3
 80074b8:	42b5      	cmp	r5, r6
 80074ba:	d11a      	bne.n	80074f2 <_printf_common+0xd2>
 80074bc:	2000      	movs	r0, #0
 80074be:	e008      	b.n	80074d2 <_printf_common+0xb2>
 80074c0:	2301      	movs	r3, #1
 80074c2:	4652      	mov	r2, sl
 80074c4:	4641      	mov	r1, r8
 80074c6:	4638      	mov	r0, r7
 80074c8:	47c8      	blx	r9
 80074ca:	3001      	adds	r0, #1
 80074cc:	d103      	bne.n	80074d6 <_printf_common+0xb6>
 80074ce:	f04f 30ff 	mov.w	r0, #4294967295
 80074d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d6:	3501      	adds	r5, #1
 80074d8:	e7c1      	b.n	800745e <_printf_common+0x3e>
 80074da:	2030      	movs	r0, #48	@ 0x30
 80074dc:	18e1      	adds	r1, r4, r3
 80074de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074e8:	4422      	add	r2, r4
 80074ea:	3302      	adds	r3, #2
 80074ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074f0:	e7c2      	b.n	8007478 <_printf_common+0x58>
 80074f2:	2301      	movs	r3, #1
 80074f4:	4622      	mov	r2, r4
 80074f6:	4641      	mov	r1, r8
 80074f8:	4638      	mov	r0, r7
 80074fa:	47c8      	blx	r9
 80074fc:	3001      	adds	r0, #1
 80074fe:	d0e6      	beq.n	80074ce <_printf_common+0xae>
 8007500:	3601      	adds	r6, #1
 8007502:	e7d9      	b.n	80074b8 <_printf_common+0x98>

08007504 <_printf_i>:
 8007504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007508:	7e0f      	ldrb	r7, [r1, #24]
 800750a:	4691      	mov	r9, r2
 800750c:	2f78      	cmp	r7, #120	@ 0x78
 800750e:	4680      	mov	r8, r0
 8007510:	460c      	mov	r4, r1
 8007512:	469a      	mov	sl, r3
 8007514:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007516:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800751a:	d807      	bhi.n	800752c <_printf_i+0x28>
 800751c:	2f62      	cmp	r7, #98	@ 0x62
 800751e:	d80a      	bhi.n	8007536 <_printf_i+0x32>
 8007520:	2f00      	cmp	r7, #0
 8007522:	f000 80d3 	beq.w	80076cc <_printf_i+0x1c8>
 8007526:	2f58      	cmp	r7, #88	@ 0x58
 8007528:	f000 80ba 	beq.w	80076a0 <_printf_i+0x19c>
 800752c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007530:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007534:	e03a      	b.n	80075ac <_printf_i+0xa8>
 8007536:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800753a:	2b15      	cmp	r3, #21
 800753c:	d8f6      	bhi.n	800752c <_printf_i+0x28>
 800753e:	a101      	add	r1, pc, #4	@ (adr r1, 8007544 <_printf_i+0x40>)
 8007540:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007544:	0800759d 	.word	0x0800759d
 8007548:	080075b1 	.word	0x080075b1
 800754c:	0800752d 	.word	0x0800752d
 8007550:	0800752d 	.word	0x0800752d
 8007554:	0800752d 	.word	0x0800752d
 8007558:	0800752d 	.word	0x0800752d
 800755c:	080075b1 	.word	0x080075b1
 8007560:	0800752d 	.word	0x0800752d
 8007564:	0800752d 	.word	0x0800752d
 8007568:	0800752d 	.word	0x0800752d
 800756c:	0800752d 	.word	0x0800752d
 8007570:	080076b3 	.word	0x080076b3
 8007574:	080075db 	.word	0x080075db
 8007578:	0800766d 	.word	0x0800766d
 800757c:	0800752d 	.word	0x0800752d
 8007580:	0800752d 	.word	0x0800752d
 8007584:	080076d5 	.word	0x080076d5
 8007588:	0800752d 	.word	0x0800752d
 800758c:	080075db 	.word	0x080075db
 8007590:	0800752d 	.word	0x0800752d
 8007594:	0800752d 	.word	0x0800752d
 8007598:	08007675 	.word	0x08007675
 800759c:	6833      	ldr	r3, [r6, #0]
 800759e:	1d1a      	adds	r2, r3, #4
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6032      	str	r2, [r6, #0]
 80075a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80075ac:	2301      	movs	r3, #1
 80075ae:	e09e      	b.n	80076ee <_printf_i+0x1ea>
 80075b0:	6833      	ldr	r3, [r6, #0]
 80075b2:	6820      	ldr	r0, [r4, #0]
 80075b4:	1d19      	adds	r1, r3, #4
 80075b6:	6031      	str	r1, [r6, #0]
 80075b8:	0606      	lsls	r6, r0, #24
 80075ba:	d501      	bpl.n	80075c0 <_printf_i+0xbc>
 80075bc:	681d      	ldr	r5, [r3, #0]
 80075be:	e003      	b.n	80075c8 <_printf_i+0xc4>
 80075c0:	0645      	lsls	r5, r0, #25
 80075c2:	d5fb      	bpl.n	80075bc <_printf_i+0xb8>
 80075c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80075c8:	2d00      	cmp	r5, #0
 80075ca:	da03      	bge.n	80075d4 <_printf_i+0xd0>
 80075cc:	232d      	movs	r3, #45	@ 0x2d
 80075ce:	426d      	negs	r5, r5
 80075d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075d4:	230a      	movs	r3, #10
 80075d6:	4859      	ldr	r0, [pc, #356]	@ (800773c <_printf_i+0x238>)
 80075d8:	e011      	b.n	80075fe <_printf_i+0xfa>
 80075da:	6821      	ldr	r1, [r4, #0]
 80075dc:	6833      	ldr	r3, [r6, #0]
 80075de:	0608      	lsls	r0, r1, #24
 80075e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80075e4:	d402      	bmi.n	80075ec <_printf_i+0xe8>
 80075e6:	0649      	lsls	r1, r1, #25
 80075e8:	bf48      	it	mi
 80075ea:	b2ad      	uxthmi	r5, r5
 80075ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80075ee:	6033      	str	r3, [r6, #0]
 80075f0:	bf14      	ite	ne
 80075f2:	230a      	movne	r3, #10
 80075f4:	2308      	moveq	r3, #8
 80075f6:	4851      	ldr	r0, [pc, #324]	@ (800773c <_printf_i+0x238>)
 80075f8:	2100      	movs	r1, #0
 80075fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075fe:	6866      	ldr	r6, [r4, #4]
 8007600:	2e00      	cmp	r6, #0
 8007602:	bfa8      	it	ge
 8007604:	6821      	ldrge	r1, [r4, #0]
 8007606:	60a6      	str	r6, [r4, #8]
 8007608:	bfa4      	itt	ge
 800760a:	f021 0104 	bicge.w	r1, r1, #4
 800760e:	6021      	strge	r1, [r4, #0]
 8007610:	b90d      	cbnz	r5, 8007616 <_printf_i+0x112>
 8007612:	2e00      	cmp	r6, #0
 8007614:	d04b      	beq.n	80076ae <_printf_i+0x1aa>
 8007616:	4616      	mov	r6, r2
 8007618:	fbb5 f1f3 	udiv	r1, r5, r3
 800761c:	fb03 5711 	mls	r7, r3, r1, r5
 8007620:	5dc7      	ldrb	r7, [r0, r7]
 8007622:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007626:	462f      	mov	r7, r5
 8007628:	42bb      	cmp	r3, r7
 800762a:	460d      	mov	r5, r1
 800762c:	d9f4      	bls.n	8007618 <_printf_i+0x114>
 800762e:	2b08      	cmp	r3, #8
 8007630:	d10b      	bne.n	800764a <_printf_i+0x146>
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	07df      	lsls	r7, r3, #31
 8007636:	d508      	bpl.n	800764a <_printf_i+0x146>
 8007638:	6923      	ldr	r3, [r4, #16]
 800763a:	6861      	ldr	r1, [r4, #4]
 800763c:	4299      	cmp	r1, r3
 800763e:	bfde      	ittt	le
 8007640:	2330      	movle	r3, #48	@ 0x30
 8007642:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007646:	f106 36ff 	addle.w	r6, r6, #4294967295
 800764a:	1b92      	subs	r2, r2, r6
 800764c:	6122      	str	r2, [r4, #16]
 800764e:	464b      	mov	r3, r9
 8007650:	4621      	mov	r1, r4
 8007652:	4640      	mov	r0, r8
 8007654:	f8cd a000 	str.w	sl, [sp]
 8007658:	aa03      	add	r2, sp, #12
 800765a:	f7ff fee1 	bl	8007420 <_printf_common>
 800765e:	3001      	adds	r0, #1
 8007660:	d14a      	bne.n	80076f8 <_printf_i+0x1f4>
 8007662:	f04f 30ff 	mov.w	r0, #4294967295
 8007666:	b004      	add	sp, #16
 8007668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800766c:	6823      	ldr	r3, [r4, #0]
 800766e:	f043 0320 	orr.w	r3, r3, #32
 8007672:	6023      	str	r3, [r4, #0]
 8007674:	2778      	movs	r7, #120	@ 0x78
 8007676:	4832      	ldr	r0, [pc, #200]	@ (8007740 <_printf_i+0x23c>)
 8007678:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800767c:	6823      	ldr	r3, [r4, #0]
 800767e:	6831      	ldr	r1, [r6, #0]
 8007680:	061f      	lsls	r7, r3, #24
 8007682:	f851 5b04 	ldr.w	r5, [r1], #4
 8007686:	d402      	bmi.n	800768e <_printf_i+0x18a>
 8007688:	065f      	lsls	r7, r3, #25
 800768a:	bf48      	it	mi
 800768c:	b2ad      	uxthmi	r5, r5
 800768e:	6031      	str	r1, [r6, #0]
 8007690:	07d9      	lsls	r1, r3, #31
 8007692:	bf44      	itt	mi
 8007694:	f043 0320 	orrmi.w	r3, r3, #32
 8007698:	6023      	strmi	r3, [r4, #0]
 800769a:	b11d      	cbz	r5, 80076a4 <_printf_i+0x1a0>
 800769c:	2310      	movs	r3, #16
 800769e:	e7ab      	b.n	80075f8 <_printf_i+0xf4>
 80076a0:	4826      	ldr	r0, [pc, #152]	@ (800773c <_printf_i+0x238>)
 80076a2:	e7e9      	b.n	8007678 <_printf_i+0x174>
 80076a4:	6823      	ldr	r3, [r4, #0]
 80076a6:	f023 0320 	bic.w	r3, r3, #32
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	e7f6      	b.n	800769c <_printf_i+0x198>
 80076ae:	4616      	mov	r6, r2
 80076b0:	e7bd      	b.n	800762e <_printf_i+0x12a>
 80076b2:	6833      	ldr	r3, [r6, #0]
 80076b4:	6825      	ldr	r5, [r4, #0]
 80076b6:	1d18      	adds	r0, r3, #4
 80076b8:	6961      	ldr	r1, [r4, #20]
 80076ba:	6030      	str	r0, [r6, #0]
 80076bc:	062e      	lsls	r6, r5, #24
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	d501      	bpl.n	80076c6 <_printf_i+0x1c2>
 80076c2:	6019      	str	r1, [r3, #0]
 80076c4:	e002      	b.n	80076cc <_printf_i+0x1c8>
 80076c6:	0668      	lsls	r0, r5, #25
 80076c8:	d5fb      	bpl.n	80076c2 <_printf_i+0x1be>
 80076ca:	8019      	strh	r1, [r3, #0]
 80076cc:	2300      	movs	r3, #0
 80076ce:	4616      	mov	r6, r2
 80076d0:	6123      	str	r3, [r4, #16]
 80076d2:	e7bc      	b.n	800764e <_printf_i+0x14a>
 80076d4:	6833      	ldr	r3, [r6, #0]
 80076d6:	2100      	movs	r1, #0
 80076d8:	1d1a      	adds	r2, r3, #4
 80076da:	6032      	str	r2, [r6, #0]
 80076dc:	681e      	ldr	r6, [r3, #0]
 80076de:	6862      	ldr	r2, [r4, #4]
 80076e0:	4630      	mov	r0, r6
 80076e2:	f000 f849 	bl	8007778 <memchr>
 80076e6:	b108      	cbz	r0, 80076ec <_printf_i+0x1e8>
 80076e8:	1b80      	subs	r0, r0, r6
 80076ea:	6060      	str	r0, [r4, #4]
 80076ec:	6863      	ldr	r3, [r4, #4]
 80076ee:	6123      	str	r3, [r4, #16]
 80076f0:	2300      	movs	r3, #0
 80076f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076f6:	e7aa      	b.n	800764e <_printf_i+0x14a>
 80076f8:	4632      	mov	r2, r6
 80076fa:	4649      	mov	r1, r9
 80076fc:	4640      	mov	r0, r8
 80076fe:	6923      	ldr	r3, [r4, #16]
 8007700:	47d0      	blx	sl
 8007702:	3001      	adds	r0, #1
 8007704:	d0ad      	beq.n	8007662 <_printf_i+0x15e>
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	079b      	lsls	r3, r3, #30
 800770a:	d413      	bmi.n	8007734 <_printf_i+0x230>
 800770c:	68e0      	ldr	r0, [r4, #12]
 800770e:	9b03      	ldr	r3, [sp, #12]
 8007710:	4298      	cmp	r0, r3
 8007712:	bfb8      	it	lt
 8007714:	4618      	movlt	r0, r3
 8007716:	e7a6      	b.n	8007666 <_printf_i+0x162>
 8007718:	2301      	movs	r3, #1
 800771a:	4632      	mov	r2, r6
 800771c:	4649      	mov	r1, r9
 800771e:	4640      	mov	r0, r8
 8007720:	47d0      	blx	sl
 8007722:	3001      	adds	r0, #1
 8007724:	d09d      	beq.n	8007662 <_printf_i+0x15e>
 8007726:	3501      	adds	r5, #1
 8007728:	68e3      	ldr	r3, [r4, #12]
 800772a:	9903      	ldr	r1, [sp, #12]
 800772c:	1a5b      	subs	r3, r3, r1
 800772e:	42ab      	cmp	r3, r5
 8007730:	dcf2      	bgt.n	8007718 <_printf_i+0x214>
 8007732:	e7eb      	b.n	800770c <_printf_i+0x208>
 8007734:	2500      	movs	r5, #0
 8007736:	f104 0619 	add.w	r6, r4, #25
 800773a:	e7f5      	b.n	8007728 <_printf_i+0x224>
 800773c:	0800799f 	.word	0x0800799f
 8007740:	080079b0 	.word	0x080079b0

08007744 <memmove>:
 8007744:	4288      	cmp	r0, r1
 8007746:	b510      	push	{r4, lr}
 8007748:	eb01 0402 	add.w	r4, r1, r2
 800774c:	d902      	bls.n	8007754 <memmove+0x10>
 800774e:	4284      	cmp	r4, r0
 8007750:	4623      	mov	r3, r4
 8007752:	d807      	bhi.n	8007764 <memmove+0x20>
 8007754:	1e43      	subs	r3, r0, #1
 8007756:	42a1      	cmp	r1, r4
 8007758:	d008      	beq.n	800776c <memmove+0x28>
 800775a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800775e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007762:	e7f8      	b.n	8007756 <memmove+0x12>
 8007764:	4601      	mov	r1, r0
 8007766:	4402      	add	r2, r0
 8007768:	428a      	cmp	r2, r1
 800776a:	d100      	bne.n	800776e <memmove+0x2a>
 800776c:	bd10      	pop	{r4, pc}
 800776e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007772:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007776:	e7f7      	b.n	8007768 <memmove+0x24>

08007778 <memchr>:
 8007778:	4603      	mov	r3, r0
 800777a:	b510      	push	{r4, lr}
 800777c:	b2c9      	uxtb	r1, r1
 800777e:	4402      	add	r2, r0
 8007780:	4293      	cmp	r3, r2
 8007782:	4618      	mov	r0, r3
 8007784:	d101      	bne.n	800778a <memchr+0x12>
 8007786:	2000      	movs	r0, #0
 8007788:	e003      	b.n	8007792 <memchr+0x1a>
 800778a:	7804      	ldrb	r4, [r0, #0]
 800778c:	3301      	adds	r3, #1
 800778e:	428c      	cmp	r4, r1
 8007790:	d1f6      	bne.n	8007780 <memchr+0x8>
 8007792:	bd10      	pop	{r4, pc}

08007794 <memcpy>:
 8007794:	440a      	add	r2, r1
 8007796:	4291      	cmp	r1, r2
 8007798:	f100 33ff 	add.w	r3, r0, #4294967295
 800779c:	d100      	bne.n	80077a0 <memcpy+0xc>
 800779e:	4770      	bx	lr
 80077a0:	b510      	push	{r4, lr}
 80077a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077a6:	4291      	cmp	r1, r2
 80077a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077ac:	d1f9      	bne.n	80077a2 <memcpy+0xe>
 80077ae:	bd10      	pop	{r4, pc}

080077b0 <_realloc_r>:
 80077b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077b4:	4680      	mov	r8, r0
 80077b6:	4615      	mov	r5, r2
 80077b8:	460c      	mov	r4, r1
 80077ba:	b921      	cbnz	r1, 80077c6 <_realloc_r+0x16>
 80077bc:	4611      	mov	r1, r2
 80077be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077c2:	f7ff bb9d 	b.w	8006f00 <_malloc_r>
 80077c6:	b92a      	cbnz	r2, 80077d4 <_realloc_r+0x24>
 80077c8:	f7ff fc8a 	bl	80070e0 <_free_r>
 80077cc:	2400      	movs	r4, #0
 80077ce:	4620      	mov	r0, r4
 80077d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077d4:	f000 f81a 	bl	800780c <_malloc_usable_size_r>
 80077d8:	4285      	cmp	r5, r0
 80077da:	4606      	mov	r6, r0
 80077dc:	d802      	bhi.n	80077e4 <_realloc_r+0x34>
 80077de:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80077e2:	d8f4      	bhi.n	80077ce <_realloc_r+0x1e>
 80077e4:	4629      	mov	r1, r5
 80077e6:	4640      	mov	r0, r8
 80077e8:	f7ff fb8a 	bl	8006f00 <_malloc_r>
 80077ec:	4607      	mov	r7, r0
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d0ec      	beq.n	80077cc <_realloc_r+0x1c>
 80077f2:	42b5      	cmp	r5, r6
 80077f4:	462a      	mov	r2, r5
 80077f6:	4621      	mov	r1, r4
 80077f8:	bf28      	it	cs
 80077fa:	4632      	movcs	r2, r6
 80077fc:	f7ff ffca 	bl	8007794 <memcpy>
 8007800:	4621      	mov	r1, r4
 8007802:	4640      	mov	r0, r8
 8007804:	f7ff fc6c 	bl	80070e0 <_free_r>
 8007808:	463c      	mov	r4, r7
 800780a:	e7e0      	b.n	80077ce <_realloc_r+0x1e>

0800780c <_malloc_usable_size_r>:
 800780c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007810:	1f18      	subs	r0, r3, #4
 8007812:	2b00      	cmp	r3, #0
 8007814:	bfbc      	itt	lt
 8007816:	580b      	ldrlt	r3, [r1, r0]
 8007818:	18c0      	addlt	r0, r0, r3
 800781a:	4770      	bx	lr

0800781c <_init>:
 800781c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781e:	bf00      	nop
 8007820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007822:	bc08      	pop	{r3}
 8007824:	469e      	mov	lr, r3
 8007826:	4770      	bx	lr

08007828 <_fini>:
 8007828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800782a:	bf00      	nop
 800782c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782e:	bc08      	pop	{r3}
 8007830:	469e      	mov	lr, r3
 8007832:	4770      	bx	lr
