vendor_name = ModelSim
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/FullAdder.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/Adder4.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/Adder4.vwf
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/AdderDemo.bdf
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/AddSub4.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/AddSub4.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha3/Parte1/db/AdderDemo.cbx.xml
design_name = AddSub4
instance = comp, \s[0]~output\, s[0]~output, AddSub4, 1
instance = comp, \s[1]~output\, s[1]~output, AddSub4, 1
instance = comp, \s[2]~output\, s[2]~output, AddSub4, 1
instance = comp, \s[3]~output\, s[3]~output, AddSub4, 1
instance = comp, \cout~output\, cout~output, AddSub4, 1
instance = comp, \b[0]~input\, b[0]~input, AddSub4, 1
instance = comp, \a[0]~input\, a[0]~input, AddSub4, 1
instance = comp, \addSub|bit0|s~0\, addSub|bit0|s~0, AddSub4, 1
instance = comp, \b[1]~input\, b[1]~input, AddSub4, 1
instance = comp, \a[1]~input\, a[1]~input, AddSub4, 1
instance = comp, \sub~input\, sub~input, AddSub4, 1
instance = comp, \addSub|bit0|cout~0\, addSub|bit0|cout~0, AddSub4, 1
instance = comp, \addSub|bit1|s\, addSub|bit1|s, AddSub4, 1
instance = comp, \a[2]~input\, a[2]~input, AddSub4, 1
instance = comp, \b[2]~input\, b[2]~input, AddSub4, 1
instance = comp, \addSub|bit1|cout~0\, addSub|bit1|cout~0, AddSub4, 1
instance = comp, \addSub|bit2|s~0\, addSub|bit2|s~0, AddSub4, 1
instance = comp, \b[3]~input\, b[3]~input, AddSub4, 1
instance = comp, \a[3]~input\, a[3]~input, AddSub4, 1
instance = comp, \addSub|bit2|cout~0\, addSub|bit2|cout~0, AddSub4, 1
instance = comp, \addSub|bit3|s~0\, addSub|bit3|s~0, AddSub4, 1
