synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sun Feb 21 01:49:20 2021


Command Line:  synthesis -f music_player_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Argon/Desktop/Verilog/music_uart_player (searchpath added)
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Argon/Desktop/Verilog/music_uart_player/impl1 (searchpath added)
-p C:/Users/Argon/Desktop/Verilog/music_uart_player (searchpath added)
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/Top.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/uart_send.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/uart_recv.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/uart_loop.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/beep.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/clock.v
Verilog design file = C:/Users/Argon/Desktop/Verilog/music_uart_player/music_player.v
NGD file = music_player_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/top.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/uart_send.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/uart_recv.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/uart_loop.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/beep.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/clock.v. VERI-1482
Analyzing Verilog file c:/users/argon/desktop/verilog/music_uart_player/music_player.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(1): compiling module top. VERI-1018
INFO - synthesis: c:/users/argon/desktop/verilog/music_uart_player/uart_recv.v(23): compiling module uart_recv(CLK_FREQ=12000000,UART_BPS=115200). VERI-1018
INFO - synthesis: c:/users/argon/desktop/verilog/music_uart_player/uart_send.v(23): compiling module uart_send(CLK_FREQ=12000000,UART_BPS=115200). VERI-1018
INFO - synthesis: c:/users/argon/desktop/verilog/music_uart_player/uart_loop.v(23): compiling module uart_loop. VERI-1018
INFO - synthesis: c:/users/argon/desktop/verilog/music_uart_player/beep.v(18): compiling module Beeper. VERI-1018
WARNING - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(99): actual bit length 8 differs from formal bit length 5 for port tone. VERI-1330
INFO - synthesis: c:/users/argon/desktop/verilog/music_uart_player/clock.v(1): compiling module divide. VERI-1018
WARNING - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(143): if-condition does not match any sensitivity list edge. VERI-1167
WARNING - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(144): blink should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(144): assignment under multiple single edges is not supported for synthesis. VERI-1466
WARNING - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(42): net music_tone[4] does not have a driver. VDB-1002
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
WARNING - synthesis: c:/users/argon/desktop/verilog/music_uart_player/top.v(109): Removing unused instance divide_1ms. VDB-5034
######## Missing driver on net music_tone[4]. Patching with GND.
######## Missing driver on net music_tone[3]. Patching with GND.
######## Missing driver on net music_tone[2]. Patching with GND.
######## Missing driver on net music_tone[1]. Patching with GND.
######## Missing driver on net music_tone[0]. Patching with GND.
INFO - synthesis: Extracted state machine for register '\u_uart_send/tx_cnt' with one-hot encoding
State machine has 16 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

 1101 

 1110 

 1111 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

INFO - synthesis: Extracted state machine for register '\u_uart_recv/rx_cnt' with one-hot encoding
State machine has 16 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

 1101 

 1110 

 1111 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




GSR instance connected to net sys_rst_n_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'switch_2' has no load.
WARNING - synthesis: input pad net 'switch_2' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file music_player_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 128 of 4635 (2 % )
CCU2D => 38
FD1P3AX => 9
FD1P3IX => 38
FD1P3JX => 3
FD1S1A => 1
FD1S3AX => 19
FD1S3IX => 58
GSR => 1
IB => 4
LUT4 => 86
OB => 3
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : sys_clk_c, loads : 127
  Net : sys_clk_c_enable_13, loads : 2
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : u_uart_recv/sys_clk_c_enable_37, loads : 16
  Net : u_uart_send/sys_clk_c_enable_50, loads : 16
  Net : u_uart_recv/sys_clk_c_enable_35, loads : 7
  Net : u_uart_recv/sys_clk_c_enable_2, loads : 1
  Net : sys_clk_c_enable_1, loads : 1
  Net : u_uart_send/sys_clk_c_enable_38, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u_uart_recv/n420, loads : 24
  Net : m_beep/n254, loads : 18
  Net : u_uart_loop/n1713, loads : 16
  Net : u_uart_send/sys_clk_c_enable_50, loads : 16
  Net : u_uart_recv/n776, loads : 16
  Net : u_uart_recv/sys_clk_c_enable_37, loads : 16
  Net : u_uart_loop/n777, loads : 15
  Net : u_uart_recv/n169, loads : 10
  Net : u_uart_send/n15, loads : 9
  Net : u_uart_recv/uart_rxd_d1, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets sys_clk_c_enable_13]     |    1.000 MHz|  309.023 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |    1.000 MHz|   96.386 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 60.391  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.578  secs
--------------------------------------------------------------
