/user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/moore_fsm.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/moore_fsm.vhd
QuestaSim vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity moore_fsm
-- Compiling architecture rtl of moore_fsm

} {} {}} /user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/state_machines_tb.vhd {2 {vcom -work work -2002 -explicit -vopt -stats=none /user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/state_machines_tb.vhd
QuestaSim vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity state_machines_tb
-- Compiling architecture beh of state_machines_tb
** Warning: /user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/state_machines_tb.vhd(88): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} /user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/mealy_fsm.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /user/Labs_user/chipw7/vhdlLab/exercise_4/state_machines/mealy_fsm.vhd
QuestaSim vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mealy_fsm
-- Compiling architecture rtl of mealy_fsm

} {} {}}
