static inline unsigned long F_1 ( volatile unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%1], %0\n\t" :\r\n"=&r" (val), "=&r" (ptr) :\r\n"0" (val), "1" (ptr));\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_2 ( int V_3 )\r\n{\r\nV_3 &= 0x1e ;\r\n__asm__ __volatile__ ("stba %0, [%1] %2" : :\r\n"r" ((cpu_leds[cpuid] << 4) | cpu_leds[cpuid+1]),\r\n"r" (ECSR_BASE(cpuid) | BB_LEDS),\r\n"i" (ASI_M_CTL));\r\n}\r\nvoid T_1 F_3 ( void )\r\n{\r\nint V_3 = F_4 () ;\r\nunsigned long V_4 ;\r\nV_5 [ V_3 ] = 0x6 ;\r\nF_2 ( V_3 ) ;\r\nF_5 ( ( F_6 () & ~ 0x8000 ) | 0x4000 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\nF_7 ( V_3 ) ;\r\nF_8 ( V_3 ) ;\r\nF_9 () ;\r\nF_10 ( V_3 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\nF_1 ( ( unsigned long * ) & V_9 [ V_3 ] , 1 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\nwhile ( ( unsigned long ) V_10 [ V_3 ] < V_11 )\r\nF_11 () ;\r\nwhile ( V_10 [ V_3 ] -> V_12 != V_3 )\r\nF_11 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t"\r\n: : "r" (&current_set[cpuid])\r\n: "memory" );\r\nV_5 [ V_3 ] = 0x9 ;\r\nF_2 ( V_3 ) ;\r\nF_12 ( & V_13 . V_14 ) ;\r\nV_15 -> V_16 = & V_13 ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\nF_13 () ;\r\nwhile ( ! F_14 ( V_3 , & V_17 ) )\r\nF_11 () ;\r\nF_15 ( & V_18 , V_4 ) ;\r\nF_5 ( F_6 () & ~ 0x4000 ) ;\r\nF_16 ( & V_18 , V_4 ) ;\r\nF_17 ( V_3 , true ) ;\r\n}\r\nvoid T_2 F_18 ( void )\r\n{\r\nF_19 () ;\r\nif ( V_19 )\r\nV_10 [ 0 ] = NULL ;\r\nV_6 -> V_7 () ;\r\n}\r\nint T_1 F_20 ( int V_20 , struct V_21 * V_22 )\r\n{\r\nunsigned long * V_23 = & V_24 ;\r\nint V_25 ;\r\nint V_26 ;\r\nF_21 ( V_20 , & V_26 , NULL ) ;\r\nV_10 [ V_20 ] = F_22 ( V_22 ) ;\r\nV_27 . V_28 = 0 ;\r\nV_27 . V_29 = ( unsigned int ) V_30 ;\r\nV_27 . V_31 = 0 ;\r\nF_23 ( V_32 L_1 , V_20 , V_23 ) ;\r\nV_6 -> V_7 () ;\r\nF_24 ( V_26 ,\r\n& V_27 , 0 , ( char * ) V_23 ) ;\r\nF_23 ( V_32 L_2 ) ;\r\nfor ( V_25 = 0 ; V_25 < 10000 ; V_25 ++ ) {\r\nif ( V_9 [ V_20 ] )\r\nbreak;\r\nF_25 ( 200 ) ;\r\n}\r\nif ( ! ( V_9 [ V_20 ] ) ) {\r\nF_23 ( V_33 L_3 , V_20 ) ;\r\nreturn - V_34 ;\r\n}\r\nV_6 -> V_7 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_26 ( void )\r\n{\r\nint V_20 , V_35 ;\r\nint * V_36 ;\r\nV_35 = 0 ;\r\nV_36 = & V_35 ;\r\nF_27 (i) {\r\n* V_36 = V_20 ;\r\nV_36 = & F_28 ( V_20 ) . V_37 ;\r\n}\r\n* V_36 = V_35 ;\r\nV_6 -> V_7 () ;\r\nV_38 = 1 ;\r\nF_29 () ;\r\n}\r\nstatic void T_2 F_19 ( void )\r\n{\r\nint V_12 ;\r\nstruct V_39 * V_40 ;\r\nF_23 ( V_32 L_4 , V_41 ) ;\r\nF_30 (cpu) {\r\nV_40 = & F_31 ( V_39 , V_12 ) ;\r\nV_40 -> V_42 = V_40 -> V_43 = V_40 -> V_44 = 0 ;\r\n}\r\n}\r\nvoid F_32 ( void )\r\n{\r\nstruct V_39 * V_40 = & F_33 ( V_39 ) ;\r\nif ( V_40 -> V_42 ) {\r\nV_40 -> V_42 = 0 ;\r\nF_34 () ;\r\n}\r\nif ( V_40 -> V_43 ) {\r\nV_40 -> V_43 = 0 ;\r\nF_35 () ;\r\n}\r\nif ( V_40 -> V_44 ) {\r\nV_40 -> V_44 = 0 ;\r\nF_36 () ;\r\n}\r\n}\r\nstatic void F_37 ( int V_12 , int V_45 )\r\n{\r\nF_38 ( F_39 ( 0 , V_12 << 3 , 6 + ( ( V_45 >> 1 ) & 7 ) , 1 << ( V_45 - 1 ) ) ) ;\r\n}\r\nstatic void F_40 ( int V_12 )\r\n{\r\nstruct V_39 * V_40 = & F_31 ( V_39 , V_12 ) ;\r\nV_40 -> V_42 = 1 ;\r\nF_37 ( V_12 , V_41 ) ;\r\n}\r\nstatic void F_41 ( int V_12 )\r\n{\r\nstruct V_39 * V_40 = & F_31 ( V_39 , V_12 ) ;\r\nV_40 -> V_43 = 1 ;\r\nF_37 ( V_12 , V_41 ) ;\r\n}\r\nstatic void F_42 ( int V_12 )\r\n{\r\nstruct V_39 * V_40 = & F_31 ( V_39 , V_12 ) ;\r\nV_40 -> V_44 = 1 ;\r\nF_37 ( V_12 , V_41 ) ;\r\n}\r\nstatic void F_43 ( T_3 V_46 , T_4 V_47 , unsigned long V_48 ,\r\nunsigned long V_49 , unsigned long V_50 ,\r\nunsigned long V_51 )\r\n{\r\nif ( V_38 ) {\r\nregister int V_52 = V_53 ;\r\nunsigned long V_4 ;\r\nF_15 ( & V_54 , V_4 ) ;\r\n{\r\nregister T_3 T_5 V_55 ( L_5 ) = V_46 ;\r\nregister unsigned long T_6 V_55 ( L_6 ) = V_48 ;\r\nregister unsigned long T_7 V_55 ( L_7 ) = V_49 ;\r\nregister unsigned long T_8 V_55 ( L_8 ) = V_50 ;\r\nregister unsigned long T_9 V_55 ( L_9 ) = V_51 ;\r\nregister unsigned long T_10 V_55 ( L_10 ) = 0 ;\r\n__asm__ __volatile__(\r\n"std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3), "r"(a4), "r"(a5),\r\n"r" (&ccall_info.func));\r\n}\r\n{\r\nregister int V_20 ;\r\nF_44 ( F_45 () , & V_47 ) ;\r\nF_46 ( & V_47 , V_56 , & V_47 ) ;\r\nfor ( V_20 = 0 ; V_20 <= V_52 ; V_20 ++ ) {\r\nif ( F_14 ( V_20 , & V_47 ) ) {\r\nV_57 . V_58 [ V_20 ] = 0 ;\r\nV_57 . V_59 [ V_20 ] = 0 ;\r\nF_37 ( V_20 , V_60 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_20 ;\r\nV_20 = 0 ;\r\ndo {\r\nif ( ! F_14 ( V_20 , & V_47 ) )\r\ncontinue;\r\nwhile ( ! V_57 . V_58 [ V_20 ] )\r\nF_11 () ;\r\n} while ( ++ V_20 <= V_52 );\r\nV_20 = 0 ;\r\ndo {\r\nif ( ! F_14 ( V_20 , & V_47 ) )\r\ncontinue;\r\nwhile ( ! V_57 . V_59 [ V_20 ] )\r\nF_11 () ;\r\n} while ( ++ V_20 <= V_52 );\r\n}\r\nF_16 ( & V_54 , V_4 ) ;\r\n}\r\n}\r\nvoid F_47 ( void )\r\n{\r\nint V_20 = F_4 () ;\r\nV_57 . V_58 [ V_20 ] = 1 ;\r\nV_57 . V_46 ( V_57 . V_48 , V_57 . V_49 , V_57 . V_50 ,\r\nV_57 . V_51 , V_57 . V_61 ) ;\r\nV_57 . V_59 [ V_20 ] = 1 ;\r\n}\r\nvoid F_48 ( struct V_62 * V_63 )\r\n{\r\nstruct V_62 * V_64 ;\r\nint V_12 = F_4 () ;\r\nstruct V_65 * V_66 ;\r\nstatic int V_67 [ V_68 ] ;\r\nstatic char V_69 [] = { 0xe , 0xd , 0xb , 0x7 , 0xb , 0xd } ;\r\nV_64 = F_49 ( V_63 ) ;\r\nF_50 ( V_12 ) ;\r\nF_51 ( 0 , 1 ) ;\r\nV_67 [ V_12 ] ++ ;\r\nif ( ! ( V_67 [ V_12 ] & 15 ) ) {\r\nif ( V_67 [ V_12 ] == 0x60 )\r\nV_67 [ V_12 ] = 0 ;\r\nV_5 [ V_12 ] = V_69 [ V_67 [ V_12 ] >> 4 ] ;\r\nF_2 ( V_12 ) ;\r\n}\r\nV_66 = & F_31 ( V_70 , V_12 ) ;\r\nF_52 () ;\r\nV_66 -> V_71 ( V_66 ) ;\r\nF_53 () ;\r\nF_49 ( V_64 ) ;\r\n}\r\nvoid T_2 F_54 ( void )\r\n{\r\nint V_20 ;\r\nV_72 [ 1 ] = V_72 [ 1 ] + ( V_73 - V_74 ) ;\r\nV_75 = & V_76 ;\r\nfor ( V_20 = 0 ; V_20 < V_68 ; V_20 ++ ) {\r\nV_57 . V_58 [ V_20 ] = 1 ;\r\nV_57 . V_59 [ V_20 ] = 1 ;\r\n}\r\n}
