Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/FPGA_lab/lab/mealy_nonoverlapping/mealy_nonoverlapping.srcs/sim_1/new/tb.v" Line 43
