!Device
part_number: STM32H7x5_CM7
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: COMP1
  description: COMP1
  base_addr: 0x58003800
  size: 0x400
  registers:
  - !Register
    name: SR
    addr: 0x0
    size_bits: 32
    description: Comparator status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: C1VAL
      bit_offset: 0
      bit_width: 1
      description: "COMP channel 1 output status\n              bit"
    - !Field
      name: C2VAL
      bit_offset: 1
      bit_width: 1
      description: "COMP channel 2 output status\n              bit"
    - !Field
      name: C1IF
      bit_offset: 16
      bit_width: 1
      description: "COMP channel 1 Interrupt\n              Flag"
    - !Field
      name: C2IF
      bit_offset: 17
      bit_width: 1
      description: "COMP channel 2 Interrupt\n              Flag"
  - !Register
    name: ICFR
    addr: 0x4
    size_bits: 32
    description: "Comparator interrupt clear flag\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CC1IF
      bit_offset: 16
      bit_width: 1
      description: "Clear COMP channel 1 Interrupt\n              Flag"
    - !Field
      name: CC2IF
      bit_offset: 17
      bit_width: 1
      description: "Clear COMP channel 2 Interrupt\n              Flag"
  - !Register
    name: OR
    addr: 0x8
    size_bits: 32
    description: Comparator option register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFOP
      bit_offset: 0
      bit_width: 11
      description: "Selection of source for alternate\n              function of output\
        \ ports"
    - !Field
      name: OR
      bit_offset: 11
      bit_width: 21
      description: Option Register
  - !Register
    name: CFGR1
    addr: 0xc
    size_bits: 32
    description: "Comparator configuration register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: COMP channel 1 enable bit
    - !Field
      name: BRGEN
      bit_offset: 1
      bit_width: 1
      description: Scaler bridge enable
    - !Field
      name: SCALEN
      bit_offset: 2
      bit_width: 1
      description: Voltage scaler enable bit
    - !Field
      name: POLARITY
      bit_offset: 3
      bit_width: 1
      description: "COMP channel 1 polarity selection\n              bit"
    - !Field
      name: ITEN
      bit_offset: 6
      bit_width: 1
      description: "COMP channel 1 interrupt\n              enable"
    - !Field
      name: HYST
      bit_offset: 8
      bit_width: 2
      description: "COMP channel 1 hysteresis selection\n              bits"
    - !Field
      name: PWRMODE
      bit_offset: 12
      bit_width: 2
      description: "Power Mode of the COMP channel\n              1"
    - !Field
      name: INMSEL
      bit_offset: 16
      bit_width: 3
      description: "COMP channel 1 inverting input selection\n              field"
    - !Field
      name: INPSEL
      bit_offset: 20
      bit_width: 1
      description: "COMP channel 1 non-inverting input\n              selection bit"
    - !Field
      name: BLANKING
      bit_offset: 24
      bit_width: 4
      description: "COMP channel 1 blanking source selection\n              bits"
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock bit
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: "Comparator configuration register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: COMP channel 1 enable bit
    - !Field
      name: BRGEN
      bit_offset: 1
      bit_width: 1
      description: Scaler bridge enable
    - !Field
      name: SCALEN
      bit_offset: 2
      bit_width: 1
      description: Voltage scaler enable bit
    - !Field
      name: POLARITY
      bit_offset: 3
      bit_width: 1
      description: "COMP channel 1 polarity selection\n              bit"
    - !Field
      name: WINMODE
      bit_offset: 4
      bit_width: 1
      description: "Window comparator mode selection\n              bit"
    - !Field
      name: ITEN
      bit_offset: 6
      bit_width: 1
      description: "COMP channel 1 interrupt\n              enable"
    - !Field
      name: HYST
      bit_offset: 8
      bit_width: 2
      description: "COMP channel 1 hysteresis selection\n              bits"
    - !Field
      name: PWRMODE
      bit_offset: 12
      bit_width: 2
      description: "Power Mode of the COMP channel\n              1"
    - !Field
      name: INMSEL
      bit_offset: 16
      bit_width: 3
      description: "COMP channel 1 inverting input selection\n              field"
    - !Field
      name: INPSEL
      bit_offset: 20
      bit_width: 1
      description: "COMP channel 1 non-inverting input\n              selection bit"
    - !Field
      name: BLANKING
      bit_offset: 24
      bit_width: 4
      description: "COMP channel 1 blanking source selection\n              bits"
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock bit
- !Module
  name: CRS
  description: CRS
  base_addr: 0x40008400
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: CRS control register
    reset_value: 0x2000
    fields:
    - !Field
      name: SYNCOKIE
      bit_offset: 0
      bit_width: 1
      description: "SYNC event OK interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNCWARNIE
      bit_offset: 1
      bit_width: 1
      description: "SYNC warning interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERRIE
      bit_offset: 2
      bit_width: 1
      description: "Synchronization or trimming error\n              interrupt enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESYNCIE
      bit_offset: 3
      bit_width: 1
      description: "Expected SYNC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CEN
      bit_offset: 5
      bit_width: 1
      description: "Frequency error counter enable This bit\n              enables\
        \ the oscillator clock for the frequency error\n              counter. When\
        \ this bit is set, the CRS_CFGR register\n              is write-protected\
        \ and cannot be\n              modified."
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOTRIMEN
      bit_offset: 6
      bit_width: 1
      description: "Automatic trimming enable This bit\n              enables the\
        \ automatic hardware adjustment of TRIM\n              bits according to the\
        \ measured frequency error\n              between two SYNC events. If this\
        \ bit is set, the TRIM\n              bits are read-only. The TRIM value can\
        \ be adjusted by\n              hardware by one or two steps at a time, depending\
        \ on\n              the measured frequency error value. Refer to\n       \
        \       Section7.3.4: Frequency error evaluation and\n              automatic\
        \ trimming for more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWSYNC
      bit_offset: 7
      bit_width: 1
      description: "Generate software SYNC event This bit is\n              set by\
        \ software in order to generate a software SYNC\n              event. It is\
        \ automatically cleared by\n              hardware."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRIM
      bit_offset: 8
      bit_width: 6
      description: "HSI48 oscillator smooth trimming These\n              bits provide\
        \ a user-programmable trimming value to\n              the HSI48 oscillator.\
        \ They can be programmed to\n              adjust to variations in voltage\
        \ and temperature that\n              influence the frequency of the HSI48.\
        \ The default\n              value is 32, which corresponds to the middle\
        \ of the\n              trimming interval. The trimming step is around 67\
        \ kHz\n              between two consecutive TRIM steps. A higher TRIM\n \
        \             value corresponds to a higher output frequency. When\n     \
        \         the AUTOTRIMEN bit is set, this field is controlled\n          \
        \    by hardware and is read-only."
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFGR
    addr: 0x4
    size_bits: 32
    description: "This register can be written only when the\n          frequency\
      \ error counter is disabled (CEN bit is cleared\n          in CRS_CR). When\
      \ the counter is enabled, this register is\n          write-protected."
    read_allowed: true
    write_allowed: true
    reset_value: 0x2022bb7f
    fields:
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 16
      description: "Counter reload value RELOAD is the value\n              to be\
        \ loaded in the frequency error counter with each\n              SYNC event.\
        \ Refer to Section7.3.3: Frequency error\n              measurement for more\
        \ details about counter\n              behavior."
    - !Field
      name: FELIM
      bit_offset: 16
      bit_width: 8
      description: "Frequency error limit FELIM contains the\n              value\
        \ to be used to evaluate the captured frequency\n              error value\
        \ latched in the FECAP[15:0] bits of the\n              CRS_ISR register.\
        \ Refer to Section7.3.4: Frequency\n              error evaluation and automatic\
        \ trimming for more\n              details about FECAP evaluation."
    - !Field
      name: SYNCDIV
      bit_offset: 24
      bit_width: 3
      description: "SYNC divider These bits are set and\n              cleared by\
        \ software to control the division factor of\n              the SYNC signal."
    - !Field
      name: SYNCSRC
      bit_offset: 28
      bit_width: 2
      description: "SYNC signal source selection These bits\n              are set\
        \ and cleared by software to select the SYNC\n              signal source.\
        \ Note: When using USB LPM (Link Power\n              Management) and the\
        \ device is in Sleep mode, the\n              periodic USB SOF will not be\
        \ generated by the host.\n              No SYNC signal will therefore be provided\
        \ to the CRS\n              to calibrate the HSI48 on the run. To guarantee\
        \ the\n              required clock precision after waking up from Sleep\n\
        \              mode, the LSE or reference clock on the GPIOs should\n    \
        \          be used as SYNC signal."
    - !Field
      name: SYNCPOL
      bit_offset: 31
      bit_width: 1
      description: "SYNC polarity selection This bit is set\n              and cleared\
        \ by software to select the input polarity\n              for the SYNC signal\
        \ source."
  - !Register
    name: ISR
    addr: 0x8
    size_bits: 32
    description: "CRS interrupt and status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SYNCOKF
      bit_offset: 0
      bit_width: 1
      description: "SYNC event OK flag This flag is set by\n              hardware\
        \ when the measured frequency error is smaller\n              than FELIM *\
        \ 3. This means that either no adjustment\n              of the TRIM value\
        \ is needed or that an adjustment by\n              one trimming step is enough\
        \ to compensate the\n              frequency error. An interrupt is generated\
        \ if the\n              SYNCOKIE bit is set in the CRS_CR register. It is\n\
        \              cleared by software by setting the SYNCOKC bit in the\n   \
        \           CRS_ICR register."
    - !Field
      name: SYNCWARNF
      bit_offset: 1
      bit_width: 1
      description: "SYNC warning flag This flag is set by\n              hardware\
        \ when the measured frequency error is greater\n              than or equal\
        \ to FELIM * 3, but smaller than FELIM *\n              128. This means that\
        \ to compensate the frequency\n              error, the TRIM value must be\
        \ adjusted by two steps\n              or more. An interrupt is generated\
        \ if the SYNCWARNIE\n              bit is set in the CRS_CR register. It is\
        \ cleared by\n              software by setting the SYNCWARNC bit in the CRS_ICR\n\
        \              register."
    - !Field
      name: ERRF
      bit_offset: 2
      bit_width: 1
      description: "Error flag This flag is set by hardware\n              in case\
        \ of any synchronization or trimming error. It\n              is the logical\
        \ OR of the TRIMOVF, SYNCMISS and\n              SYNCERR bits. An interrupt\
        \ is generated if the ERRIE\n              bit is set in the CRS_CR register.\
        \ It is cleared by\n              software in reaction to setting the ERRC\
        \ bit in the\n              CRS_ICR register, which clears the TRIMOVF, SYNCMISS\n\
        \              and SYNCERR bits."
    - !Field
      name: ESYNCF
      bit_offset: 3
      bit_width: 1
      description: "Expected SYNC flag This flag is set by\n              hardware\
        \ when the frequency error counter reached a\n              zero value. An\
        \ interrupt is generated if the ESYNCIE\n              bit is set in the CRS_CR\
        \ register. It is cleared by\n              software by setting the ESYNCC\
        \ bit in the CRS_ICR\n              register."
    - !Field
      name: SYNCERR
      bit_offset: 8
      bit_width: 1
      description: "SYNC error This flag is set by hardware\n              when the\
        \ SYNC pulse arrives before the ESYNC event\n              and the measured\
        \ frequency error is greater than or\n              equal to FELIM * 128.\
        \ This means that the frequency\n              error is too big (internal\
        \ frequency too low) to be\n              compensated by adjusting the TRIM\
        \ value, and that\n              some other action should be taken. An interrupt\
        \ is\n              generated if the ERRIE bit is set in the CRS_CR\n    \
        \          register. It is cleared by software by setting the\n          \
        \    ERRC bit in the CRS_ICR register."
    - !Field
      name: SYNCMISS
      bit_offset: 9
      bit_width: 1
      description: "SYNC missed This flag is set by hardware\n              when the\
        \ frequency error counter reached value FELIM\n              * 128 and no\
        \ SYNC was detected, meaning either that a\n              SYNC pulse was missed\
        \ or that the frequency error is\n              too big (internal frequency\
        \ too high) to be\n              compensated by adjusting the TRIM value,\
        \ and that\n              some other action should be taken. At this point,\
        \ the\n              frequency error counter is stopped (waiting for a\n \
        \             next SYNC) and an interrupt is generated if the ERRIE\n    \
        \          bit is set in the CRS_CR register. It is cleared by\n         \
        \     software by setting the ERRC bit in the CRS_ICR\n              register."
    - !Field
      name: TRIMOVF
      bit_offset: 10
      bit_width: 1
      description: "Trimming overflow or underflow This flag\n              is set\
        \ by hardware when the automatic trimming tries\n              to over- or\
        \ under-flow the TRIM value. An interrupt\n              is generated if the\
        \ ERRIE bit is set in the CRS_CR\n              register. It is cleared by\
        \ software by setting the\n              ERRC bit in the CRS_ICR register."
    - !Field
      name: FEDIR
      bit_offset: 15
      bit_width: 1
      description: "Frequency error direction FEDIR is the\n              counting\
        \ direction of the frequency error counter\n              latched in the time\
        \ of the last SYNC event. It shows\n              whether the actual frequency\
        \ is below or above the\n              target."
    - !Field
      name: FECAP
      bit_offset: 16
      bit_width: 16
      description: "Frequency error capture FECAP is the\n              frequency\
        \ error counter value latched in the time of\n              the last SYNC\
        \ event. Refer to Section7.3.4: Frequency\n              error evaluation\
        \ and automatic trimming for more\n              details about FECAP usage."
  - !Register
    name: ICR
    addr: 0xc
    size_bits: 32
    description: "CRS interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCOKC
      bit_offset: 0
      bit_width: 1
      description: "SYNC event OK clear flag Writing 1 to\n              this bit\
        \ clears the SYNCOKF flag in the CRS_ISR\n              register."
    - !Field
      name: SYNCWARNC
      bit_offset: 1
      bit_width: 1
      description: "SYNC warning clear flag Writing 1 to\n              this bit clears\
        \ the SYNCWARNF flag in the CRS_ISR\n              register."
    - !Field
      name: ERRC
      bit_offset: 2
      bit_width: 1
      description: "Error clear flag Writing 1 to this bit\n              clears TRIMOVF,\
        \ SYNCMISS and SYNCERR bits and\n              consequently also the ERRF\
        \ flag in the CRS_ISR\n              register."
    - !Field
      name: ESYNCC
      bit_offset: 3
      bit_width: 1
      description: "Expected SYNC clear flag Writing 1 to\n              this bit\
        \ clears the ESYNCF flag in the CRS_ISR\n              register."
- !Module
  name: DAC
  description: DAC
  base_addr: 0x40007400
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: DAC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN1
      bit_offset: 0
      bit_width: 1
      description: "DAC channel1 enable This bit is set and\n              cleared\
        \ by software to enable/disable DAC\n              channel1."
    - !Field
      name: TEN1
      bit_offset: 1
      bit_width: 1
      description: "DAC channel1 trigger\n              enable"
    - !Field
      name: TSEL1
      bit_offset: 2
      bit_width: 3
      description: "DAC channel1 trigger selection These\n              bits select\
        \ the external event used to trigger DAC\n              channel1. Note: Only\
        \ used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
    - !Field
      name: WAVE1
      bit_offset: 6
      bit_width: 2
      description: "DAC channel1 noise/triangle wave\n              generation enable\
        \ These bits are set and cleared by\n              software. Note: Only used\
        \ if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
    - !Field
      name: MAMP1
      bit_offset: 8
      bit_width: 4
      description: "DAC channel1 mask/amplitude selector\n              These bits\
        \ are written by software to select mask in\n              wave generation\
        \ mode or amplitude in triangle\n              generation mode. = 1011: Unmask\
        \ bits[11:0] of LFSR/\n              triangle amplitude equal to 4095"
    - !Field
      name: DMAEN1
      bit_offset: 12
      bit_width: 1
      description: "DAC channel1 DMA enable This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: DMAUDRIE1
      bit_offset: 13
      bit_width: 1
      description: "DAC channel1 DMA Underrun Interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
    - !Field
      name: CEN1
      bit_offset: 14
      bit_width: 1
      description: "DAC Channel 1 calibration enable This\n              bit is set\
        \ and cleared by software to enable/disable\n              DAC channel 1 calibration,\
        \ it can be written only if\n              bit EN1=0 into DAC_CR (the calibration\
        \ mode can be\n              entered/exit only when the DAC channel is disabled)\n\
        \              Otherwise, the write operation is\n              ignored."
    - !Field
      name: EN2
      bit_offset: 16
      bit_width: 1
      description: "DAC channel2 enable This bit is set and\n              cleared\
        \ by software to enable/disable DAC\n              channel2."
    - !Field
      name: TEN2
      bit_offset: 17
      bit_width: 1
      description: "DAC channel2 trigger\n              enable"
    - !Field
      name: TSEL2
      bit_offset: 18
      bit_width: 3
      description: "DAC channel2 trigger selection These\n              bits select\
        \ the external event used to trigger DAC\n              channel2 Note: Only\
        \ used if bit TEN2 = 1 (DAC\n              channel2 trigger enabled)."
    - !Field
      name: WAVE2
      bit_offset: 22
      bit_width: 2
      description: "DAC channel2 noise/triangle wave\n              generation enable\
        \ These bits are set/reset by\n              software. 1x: Triangle wave generation\
        \ enabled Note:\n              Only used if bit TEN2 = 1 (DAC channel2 trigger\n\
        \              enabled)"
    - !Field
      name: MAMP2
      bit_offset: 24
      bit_width: 4
      description: "DAC channel2 mask/amplitude selector\n              These bits\
        \ are written by software to select mask in\n              wave generation\
        \ mode or amplitude in triangle\n              generation mode. = 1011: Unmask\
        \ bits[11:0] of LFSR/\n              triangle amplitude equal to 4095"
    - !Field
      name: DMAEN2
      bit_offset: 28
      bit_width: 1
      description: "DAC channel2 DMA enable This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: DMAUDRIE2
      bit_offset: 29
      bit_width: 1
      description: "DAC channel2 DMA underrun interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
    - !Field
      name: CEN2
      bit_offset: 30
      bit_width: 1
      description: "DAC Channel 2 calibration enable This\n              bit is set\
        \ and cleared by software to enable/disable\n              DAC channel 2 calibration,\
        \ it can be written only if\n              bit EN2=0 into DAC_CR (the calibration\
        \ mode can be\n              entered/exit only when the DAC channel is disabled)\n\
        \              Otherwise, the write operation is\n              ignored."
  - !Register
    name: SWTRGR
    addr: 0x4
    size_bits: 32
    description: DAC software trigger register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SWTRIG1
      bit_offset: 0
      bit_width: 1
      description: "DAC channel1 software trigger This bit\n              is set by\
        \ software to trigger the DAC in software\n              trigger mode. Note:\
        \ This bit is cleared by hardware\n              (one APB1 clock cycle later)\
        \ once the DAC_DHR1\n              register value has been loaded into the\
        \ DAC_DOR1\n              register."
    - !Field
      name: SWTRIG2
      bit_offset: 1
      bit_width: 1
      description: "DAC channel2 software trigger This bit\n              is set by\
        \ software to trigger the DAC in software\n              trigger mode. Note:\
        \ This bit is cleared by hardware\n              (one APB1 clock cycle later)\
        \ once the DAC_DHR2\n              register value has been loaded into the\
        \ DAC_DOR2\n              register."
  - !Register
    name: DHR12R1
    addr: 0x8
    size_bits: 32
    description: "DAC channel1 12-bit right-aligned data\n          holding register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: "DAC channel1 12-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel1."
  - !Register
    name: DHR12L1
    addr: 0xc
    size_bits: 32
    description: "DAC channel1 12-bit left aligned data\n          holding register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: "DAC channel1 12-bit left-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel1."
  - !Register
    name: DHR8R1
    addr: 0x10
    size_bits: 32
    description: "DAC channel1 8-bit right aligned data\n          holding register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: "DAC channel1 8-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              8-bit data for DAC\
        \ channel1."
  - !Register
    name: DHR12R2
    addr: 0x14
    size_bits: 32
    description: "DAC channel2 12-bit right aligned data\n          holding register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 12
      description: "DAC channel2 12-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel2."
  - !Register
    name: DHR12L2
    addr: 0x18
    size_bits: 32
    description: "DAC channel2 12-bit left aligned data\n          holding register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 4
      bit_width: 12
      description: "DAC channel2 12-bit left-aligned data\n              These bits\
        \ are written by software which specify\n              12-bit data for DAC\
        \ channel2."
  - !Register
    name: DHR8R2
    addr: 0x1c
    size_bits: 32
    description: "DAC channel2 8-bit right-aligned data\n          holding register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC2DHR
      bit_offset: 0
      bit_width: 8
      description: "DAC channel2 8-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              8-bit data for DAC\
        \ channel2."
  - !Register
    name: DHR12RD
    addr: 0x20
    size_bits: 32
    description: "Dual DAC 12-bit right-aligned data holding\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 12
      description: "DAC channel1 12-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel1."
    - !Field
      name: DACC2DHR
      bit_offset: 16
      bit_width: 12
      description: "DAC channel2 12-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel2."
  - !Register
    name: DHR12LD
    addr: 0x24
    size_bits: 32
    description: "DUAL DAC 12-bit left aligned data holding\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 4
      bit_width: 12
      description: "DAC channel1 12-bit left-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel1."
    - !Field
      name: DACC2DHR
      bit_offset: 20
      bit_width: 12
      description: "DAC channel2 12-bit left-aligned data\n              These bits\
        \ are written by software which specifies\n              12-bit data for DAC\
        \ channel2."
  - !Register
    name: DHR8RD
    addr: 0x28
    size_bits: 32
    description: "DUAL DAC 8-bit right aligned data holding\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACC1DHR
      bit_offset: 0
      bit_width: 8
      description: "DAC channel1 8-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              8-bit data for DAC\
        \ channel1."
    - !Field
      name: DACC2DHR
      bit_offset: 8
      bit_width: 8
      description: "DAC channel2 8-bit right-aligned data\n              These bits\
        \ are written by software which specifies\n              8-bit data for DAC\
        \ channel2."
  - !Register
    name: DOR1
    addr: 0x2c
    size_bits: 32
    description: "DAC channel1 data output\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC1DOR
      bit_offset: 0
      bit_width: 12
      description: "DAC channel1 data output These bits are\n              read-only,\
        \ they contain data output for DAC\n              channel1."
  - !Register
    name: DOR2
    addr: 0x30
    size_bits: 32
    description: "DAC channel2 data output\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DACC2DOR
      bit_offset: 0
      bit_width: 12
      description: "DAC channel2 data output These bits are\n              read-only,\
        \ they contain data output for DAC\n              channel2."
  - !Register
    name: SR
    addr: 0x34
    size_bits: 32
    description: DAC status register
    fields:
    - !Field
      name: DMAUDR1
      bit_offset: 13
      bit_width: 1
      description: "DAC channel1 DMA underrun flag This bit\n              is set\
        \ by hardware and cleared by software (by\n              writing it to 1)."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG1
      bit_offset: 14
      bit_width: 1
      description: "DAC Channel 1 calibration offset status\n              This bit\
        \ is set and cleared by hardware"
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST1
      bit_offset: 15
      bit_width: 1
      description: "DAC Channel 1 busy writing sample time\n              flag This\
        \ bit is systematically set just after Sample\n              & Hold mode enable\
        \ and is set each time the\n              software writes the register DAC_SHSR1,\
        \ It is cleared\n              by hardware when the write operation of DAC_SHSR1\
        \ is\n              complete. (It takes about 3LSI periods of\n          \
        \    synchronization)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMAUDR2
      bit_offset: 29
      bit_width: 1
      description: "DAC channel2 DMA underrun flag This bit\n              is set\
        \ by hardware and cleared by software (by\n              writing it to 1)."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAL_FLAG2
      bit_offset: 30
      bit_width: 1
      description: "DAC Channel 2 calibration offset status\n              This bit\
        \ is set and cleared by hardware"
      read_allowed: true
      write_allowed: false
    - !Field
      name: BWST2
      bit_offset: 31
      bit_width: 1
      description: "DAC Channel 2 busy writing sample time\n              flag This\
        \ bit is systematically set just after Sample\n              & Hold mode enable\
        \ and is set each time the\n              software writes the register DAC_SHSR2,\
        \ It is cleared\n              by hardware when the write operation of DAC_SHSR2\
        \ is\n              complete. (It takes about 3 LSI periods of\n         \
        \     synchronization)."
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCR
    addr: 0x38
    size_bits: 32
    description: "DAC calibration control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OTRIM1
      bit_offset: 0
      bit_width: 5
      description: "DAC Channel 1 offset trimming\n              value"
    - !Field
      name: OTRIM2
      bit_offset: 16
      bit_width: 5
      description: "DAC Channel 2 offset trimming\n              value"
  - !Register
    name: MCR
    addr: 0x3c
    size_bits: 32
    description: DAC mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE1
      bit_offset: 0
      bit_width: 3
      description: "DAC Channel 1 mode These bits can be\n              written only\
        \ when the DAC is disabled and not in the\n              calibration mode\
        \ (when bit EN1=0 and bit CEN1 =0 in\n              the DAC_CR register).\
        \ If EN1=1 or CEN1 =1 the write\n              operation is ignored. They\
        \ can be set and cleared by\n              software to select the DAC Channel\
        \ 1 mode: DAC\n              Channel 1 in normal Mode DAC Channel 1 in sample\n\
        \              &amp; hold mode"
    - !Field
      name: MODE2
      bit_offset: 16
      bit_width: 3
      description: "DAC Channel 2 mode These bits can be\n              written only\
        \ when the DAC is disabled and not in the\n              calibration mode\
        \ (when bit EN2=0 and bit CEN2 =0 in\n              the DAC_CR register).\
        \ If EN2=1 or CEN2 =1 the write\n              operation is ignored. They\
        \ can be set and cleared by\n              software to select the DAC Channel\
        \ 2 mode: DAC\n              Channel 2 in normal Mode DAC Channel 2 in sample\n\
        \              &amp; hold mode"
  - !Register
    name: SHSR1
    addr: 0x40
    size_bits: 32
    description: "DAC Sample and Hold sample time register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE1
      bit_offset: 0
      bit_width: 10
      description: "DAC Channel 1 sample Time (only valid in\n              sample\
        \ &amp; hold mode) These bits can be written\n              when the DAC channel1\
        \ is disabled or also during\n              normal operation. in the latter\
        \ case, the write can\n              be done only when BWSTx of DAC_SR register\
        \ is low, If\n              BWSTx=1, the write operation is\n            \
        \  ignored."
  - !Register
    name: SHSR2
    addr: 0x44
    size_bits: 32
    description: "DAC Sample and Hold sample time register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAMPLE2
      bit_offset: 0
      bit_width: 10
      description: "DAC Channel 2 sample Time (only valid in\n              sample\
        \ &amp; hold mode) These bits can be written\n              when the DAC channel2\
        \ is disabled or also during\n              normal operation. in the latter\
        \ case, the write can\n              be done only when BWSTx of DAC_SR register\
        \ is low, if\n              BWSTx=1, the write operation is\n            \
        \  ignored."
  - !Register
    name: SHHR
    addr: 0x48
    size_bits: 32
    description: "DAC Sample and Hold hold time\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: THOLD1
      bit_offset: 0
      bit_width: 10
      description: "DAC Channel 1 hold Time (only valid in\n              sample &amp;\
        \ hold mode) Hold time= (THOLD[9:0]) x\n              T LSI"
    - !Field
      name: THOLD2
      bit_offset: 16
      bit_width: 10
      description: "DAC Channel 2 hold time (only valid in\n              sample &amp;\
        \ hold mode). Hold time= (THOLD[9:0])\n              x T LSI"
  - !Register
    name: SHRR
    addr: 0x4c
    size_bits: 32
    description: "DAC Sample and Hold refresh time\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x10001
    fields:
    - !Field
      name: TREFRESH1
      bit_offset: 0
      bit_width: 8
      description: "DAC Channel 1 refresh Time (only valid\n              in sample\
        \ &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
    - !Field
      name: TREFRESH2
      bit_offset: 16
      bit_width: 8
      description: "DAC Channel 2 refresh Time (only valid\n              in sample\
        \ &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
- !Module
  name: BDMA
  description: BDMA
  base_addr: 0x58025400
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: DMA interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: GIF1
      bit_offset: 0
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF1
      bit_offset: 1
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF1
      bit_offset: 2
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF1
      bit_offset: 3
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF2
      bit_offset: 4
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF2
      bit_offset: 5
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF2
      bit_offset: 6
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF2
      bit_offset: 7
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF3
      bit_offset: 8
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF3
      bit_offset: 9
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF3
      bit_offset: 10
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF3
      bit_offset: 11
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF4
      bit_offset: 12
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF4
      bit_offset: 13
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF4
      bit_offset: 14
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF4
      bit_offset: 15
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF5
      bit_offset: 16
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF5
      bit_offset: 17
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF5
      bit_offset: 18
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF5
      bit_offset: 19
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF6
      bit_offset: 20
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF6
      bit_offset: 22
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF6
      bit_offset: 23
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF7
      bit_offset: 24
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF7
      bit_offset: 25
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF7
      bit_offset: 27
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: GIF8
      bit_offset: 28
      bit_width: 1
      description: "Channel x global interrupt flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TCIF8
      bit_offset: 29
      bit_width: 1
      description: "Channel x transfer complete flag (x =\n              1..8) This\
        \ bit is set by hardware. It is cleared by\n              software writing\
        \ 1 to the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: HTIF8
      bit_offset: 30
      bit_width: 1
      description: "Channel x half transfer flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
    - !Field
      name: TEIF8
      bit_offset: 31
      bit_width: 1
      description: "Channel x transfer error flag (x = 1..8)\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCR register."
  - !Register
    name: IFCR
    addr: 0x4
    size_bits: 32
    description: "DMA interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CGIF1
      bit_offset: 0
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF1
      bit_offset: 1
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF1
      bit_offset: 2
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF1
      bit_offset: 3
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF2
      bit_offset: 4
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF2
      bit_offset: 5
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF2
      bit_offset: 6
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF2
      bit_offset: 7
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF3
      bit_offset: 8
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF3
      bit_offset: 9
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF3
      bit_offset: 10
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF3
      bit_offset: 11
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF4
      bit_offset: 12
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF4
      bit_offset: 13
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF4
      bit_offset: 14
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF4
      bit_offset: 15
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF5
      bit_offset: 16
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF5
      bit_offset: 17
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF5
      bit_offset: 18
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF5
      bit_offset: 19
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF6
      bit_offset: 20
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF6
      bit_offset: 21
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF6
      bit_offset: 22
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF6
      bit_offset: 23
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF7
      bit_offset: 24
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF7
      bit_offset: 25
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF7
      bit_offset: 26
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF7
      bit_offset: 27
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: CGIF8
      bit_offset: 28
      bit_width: 1
      description: "Channel x global interrupt clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CTCIF8
      bit_offset: 29
      bit_width: 1
      description: "Channel x transfer complete clear This\n              bit is set\
        \ and cleared by software."
    - !Field
      name: CHTIF8
      bit_offset: 30
      bit_width: 1
      description: "Channel x half transfer clear This bit\n              is set and\
        \ cleared by software."
    - !Field
      name: CTEIF8
      bit_offset: 31
      bit_width: 1
      description: "Channel x transfer error clear This bit\n              is set\
        \ and cleared by software."
  - !Register
    name: CCR1
    addr: 0x8
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR1
    addr: 0xc
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR1
    addr: 0x10
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR1
    addr: 0x14
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR2
    addr: 0x1c
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR2
    addr: 0x20
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR2
    addr: 0x24
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR2
    addr: 0x28
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR3
    addr: 0x30
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR3
    addr: 0x34
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR3
    addr: 0x38
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR3
    addr: 0x3c
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR4
    addr: 0x44
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR4
    addr: 0x48
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR4
    addr: 0x4c
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR4
    addr: 0x50
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR5
    addr: 0x58
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR5
    addr: 0x5c
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR5
    addr: 0x60
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR5
    addr: 0x64
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR6
    addr: 0x6c
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR6
    addr: 0x70
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR6
    addr: 0x74
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR6
    addr: 0x78
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR7
    addr: 0x80
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR7
    addr: 0x84
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR7
    addr: 0x88
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR7
    addr: 0x8c
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
  - !Register
    name: CCR8
    addr: 0x94
    size_bits: 32
    description: "DMA channel x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Channel enable This bit is set and\n              cleared by software."
    - !Field
      name: TCIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: HTIE
      bit_offset: 2
      bit_width: 1
      description: "Half transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TEIE
      bit_offset: 3
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: "Data transfer direction This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: CIRC
      bit_offset: 5
      bit_width: 1
      description: "Circular mode This bit is set and\n              cleared by software."
    - !Field
      name: PINC
      bit_offset: 6
      bit_width: 1
      description: "Peripheral increment mode This bit is\n              set and cleared\
        \ by software."
    - !Field
      name: MINC
      bit_offset: 7
      bit_width: 1
      description: "Memory increment mode This bit is set\n              and cleared\
        \ by software."
    - !Field
      name: PSIZE
      bit_offset: 8
      bit_width: 2
      description: "Peripheral size These bits are set and\n              cleared\
        \ by software."
    - !Field
      name: MSIZE
      bit_offset: 10
      bit_width: 2
      description: "Memory size These bits are set and\n              cleared by software."
    - !Field
      name: PL
      bit_offset: 12
      bit_width: 2
      description: "Channel priority level These bits are\n              set and cleared\
        \ by software."
    - !Field
      name: MEM2MEM
      bit_offset: 14
      bit_width: 1
      description: "Memory to memory mode This bit is set\n              and cleared\
        \ by software."
  - !Register
    name: CNDTR8
    addr: 0x98
    size_bits: 32
    description: "DMA channel x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data to transfer Number of\n              data to be\
        \ transferred (0 up to 65535). This register\n              can only be written\
        \ when the channel is disabled.\n              Once the channel is enabled,\
        \ this register is\n              read-only, indicating the remaining bytes\
        \ to be\n              transmitted. This register decrements after each DMA\n\
        \              transfer. Once the transfer is completed, this\n          \
        \    register can either stay at zero or be reloaded\n              automatically\
        \ by the value previously programmed if\n              the channel is configured\
        \ in auto-reload mode. If\n              this register is zero, no transaction\
        \ can be served\n              whether the channel is enabled or not."
  - !Register
    name: CPAR8
    addr: 0x9c
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: "Peripheral address Base address of the\n              peripheral\
        \ data register from/to which the data will\n              be read/written.\
        \ When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access\
        \ is automatically aligned to a\n              half-word address. When PSIZE\
        \ is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically\
        \ aligned to a\n              word address."
  - !Register
    name: CMAR8
    addr: 0xa0
    size_bits: 32
    description: "This register must not be written when the\n          channel is\
      \ enabled."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Base address of the\n              memory area\
        \ from/to which the data will be\n              read/written. When MSIZE is\
        \ 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically\
        \ aligned to a\n              half-word address. When MSIZE is 10 (32-bit),\
        \ MA[1:0]\n              are ignored. Access is automatically aligned to a\n\
        \              word address."
- !Module
  name: DMA2D
  description: DMA2D
  base_addr: 0x52001000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: DMA2D control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: "Start This bit can be used to launch the\n              DMA2D\
        \ according to the parameters loaded in the\n              various configuration\
        \ registers"
    - !Field
      name: SUSP
      bit_offset: 1
      bit_width: 1
      description: "Suspend This bit can be used to suspend\n              the current\
        \ transfer. This bit is set and reset by\n              software. It is automatically\
        \ reset by hardware when\n              the START bit is reset."
    - !Field
      name: ABORT
      bit_offset: 2
      bit_width: 1
      description: "Abort This bit can be used to abort the\n              current\
        \ transfer. This bit is set by software and is\n              automatically\
        \ reset by hardware when the START bit is\n              reset."
    - !Field
      name: TEIE
      bit_offset: 8
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
    - !Field
      name: TCIE
      bit_offset: 9
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: TWIE
      bit_offset: 10
      bit_width: 1
      description: "Transfer watermark interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: CAEIE
      bit_offset: 11
      bit_width: 1
      description: "CLUT access error interrupt enable This\n              bit is\
        \ set and cleared by software."
    - !Field
      name: CTCIE
      bit_offset: 12
      bit_width: 1
      description: "CLUT transfer complete interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
    - !Field
      name: CEIE
      bit_offset: 13
      bit_width: 1
      description: "Configuration Error Interrupt Enable\n              This bit is\
        \ set and cleared by\n              software."
    - !Field
      name: MODE
      bit_offset: 16
      bit_width: 2
      description: "DMA2D mode This bit is set and cleared\n              by software.\
        \ It cannot be modified while a transfer\n              is ongoing."
  - !Register
    name: ISR
    addr: 0x4
    size_bits: 32
    description: "DMA2D Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF
      bit_offset: 0
      bit_width: 1
      description: "Transfer error interrupt flag This bit\n              is set when\
        \ an error occurs during a DMA transfer\n              (data transfer or automatic\
        \ CLUT\n              loading)."
    - !Field
      name: TCIF
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete interrupt flag This\n              bit is set\
        \ when a DMA2D transfer operation is\n              complete (data transfer\
        \ only)."
    - !Field
      name: TWIF
      bit_offset: 2
      bit_width: 1
      description: "Transfer watermark interrupt flag This\n              bit is set\
        \ when the last pixel of the watermarked\n              line has been transferred."
    - !Field
      name: CAEIF
      bit_offset: 3
      bit_width: 1
      description: "CLUT access error interrupt flag This\n              bit is set\
        \ when the CPU accesses the CLUT while the\n              CLUT is being automatically\
        \ copied from a system\n              memory to the internal DMA2D."
    - !Field
      name: CTCIF
      bit_offset: 4
      bit_width: 1
      description: "CLUT transfer complete interrupt flag\n              This bit\
        \ is set when the CLUT copy from a system\n              memory area to the\
        \ internal DMA2D memory is\n              complete."
    - !Field
      name: CEIF
      bit_offset: 5
      bit_width: 1
      description: "Configuration error interrupt flag This\n              bit is\
        \ set when the START bit of DMA2D_CR,\n              DMA2DFGPFCCR or DMA2D_BGPFCCR\
        \ is set and a wrong\n              configuration has been programmed."
  - !Register
    name: IFCR
    addr: 0x8
    size_bits: 32
    description: "DMA2D interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTEIF
      bit_offset: 0
      bit_width: 1
      description: "Clear Transfer error interrupt flag\n              Programming\
        \ this bit to 1 clears the TEIF flag in the\n              DMA2D_ISR register"
    - !Field
      name: CTCIF
      bit_offset: 1
      bit_width: 1
      description: "Clear transfer complete interrupt flag\n              Programming\
        \ this bit to 1 clears the TCIF flag in the\n              DMA2D_ISR register"
    - !Field
      name: CTWIF
      bit_offset: 2
      bit_width: 1
      description: "Clear transfer watermark interrupt flag\n              Programming\
        \ this bit to 1 clears the TWIF flag in the\n              DMA2D_ISR register"
    - !Field
      name: CAECIF
      bit_offset: 3
      bit_width: 1
      description: "Clear CLUT access error interrupt flag\n              Programming\
        \ this bit to 1 clears the CAEIF flag in\n              the DMA2D_ISR register"
    - !Field
      name: CCTCIF
      bit_offset: 4
      bit_width: 1
      description: "Clear CLUT transfer complete interrupt\n              flag Programming\
        \ this bit to 1 clears the CTCIF flag\n              in the DMA2D_ISR register"
    - !Field
      name: CCEIF
      bit_offset: 5
      bit_width: 1
      description: "Clear configuration error interrupt flag\n              Programming\
        \ this bit to 1 clears the CEIF flag in the\n              DMA2D_ISR register"
  - !Register
    name: FGMAR
    addr: 0xc
    size_bits: 32
    description: "DMA2D foreground memory address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Address of the data used\n              for the\
        \ foreground image. This register can only be\n              written when\
        \ data transfers are disabled. Once the\n              data transfer has started,\
        \ this register is\n              read-only. The address alignment must match\
        \ the image\n              format selected e.g. a 32-bit per pixel format\
        \ must\n              be 32-bit aligned, a 16-bit per pixel format must be\n\
        \              16-bit aligned and a 4-bit per pixel format must be\n     \
        \         8-bit aligned."
  - !Register
    name: FGOR
    addr: 0x10
    size_bits: 32
    description: "DMA2D foreground offset\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LO
      bit_offset: 0
      bit_width: 14
      description: "Line offset Line offset used for the\n              foreground\
        \ expressed in pixel. This value is used to\n              generate the address.\
        \ It is added at the end of each\n              line to determine the starting\
        \ address of the next\n              line. These bits can only be written\
        \ when data\n              transfers are disabled. Once a data transfer has\n\
        \              started, they become read-only. If the image format\n     \
        \         is 4-bit per pixel, the line offset must be\n              even."
  - !Register
    name: BGMAR
    addr: 0x14
    size_bits: 32
    description: "DMA2D background memory address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Address of the data used\n              for the\
        \ background image. This register can only be\n              written when\
        \ data transfers are disabled. Once a data\n              transfer has started,\
        \ this register is read-only. The\n              address alignment must match\
        \ the image format\n              selected e.g. a 32-bit per pixel format\
        \ must be\n              32-bit aligned, a 16-bit per pixel format must be\n\
        \              16-bit aligned and a 4-bit per pixel format must be\n     \
        \         8-bit aligned."
  - !Register
    name: BGOR
    addr: 0x18
    size_bits: 32
    description: "DMA2D background offset\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LO
      bit_offset: 0
      bit_width: 14
      description: "Line offset Line offset used for the\n              background\
        \ image (expressed in pixel). This value is\n              used for the address\
        \ generation. It is added at the\n              end of each line to determine\
        \ the starting address of\n              the next line. These bits can only\
        \ be written when\n              data transfers are disabled. Once data transfer\
        \ has\n              started, they become read-only. If the image format\n\
        \              is 4-bit per pixel, the line offset must be\n             \
        \ even."
  - !Register
    name: FGPFCCR
    addr: 0x1c
    size_bits: 32
    description: "DMA2D foreground PFC control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 4
      description: "Color mode These bits defines the color\n              format\
        \ of the foreground image. They can only be\n              written when data\
        \ transfers are disabled. Once the\n              transfer has started, they\
        \ are read-only. others:\n              meaningless"
    - !Field
      name: CCM
      bit_offset: 4
      bit_width: 1
      description: "CLUT color mode This bit defines the\n              color format\
        \ of the CLUT. It can only be written when\n              the transfer is\
        \ disabled. Once the CLUT transfer has\n              started, this bit is\
        \ read-only."
    - !Field
      name: START
      bit_offset: 5
      bit_width: 1
      description: "Start This bit can be set to start the\n              automatic\
        \ loading of the CLUT. It is automatically\n              reset: ** at the\
        \ end of the transfer ** when the\n              transfer is aborted by the\
        \ user application by\n              setting the ABORT bit in DMA2D_CR **\
        \ when a transfer\n              error occurs ** when the transfer has not\
        \ started due\n              to a configuration error or another transfer\n\
        \              operation already ongoing (data transfer or automatic\n   \
        \           background CLUT transfer)."
    - !Field
      name: CS
      bit_offset: 8
      bit_width: 8
      description: "CLUT size These bits define the size of\n              the CLUT\
        \ used for the foreground image. Once the CLUT\n              transfer has\
        \ started, this field is read-only. The\n              number of CLUT entries\
        \ is equal to CS[7:0] +\n              1."
    - !Field
      name: AM
      bit_offset: 16
      bit_width: 2
      description: "Alpha mode These bits select the alpha\n              channel\
        \ value to be used for the foreground image.\n              They can only\
        \ be written data the transfer are\n              disabled. Once the transfer\
        \ has started, they become\n              read-only. other configurations\
        \ are\n              meaningless"
    - !Field
      name: CSS
      bit_offset: 18
      bit_width: 2
      description: "Chroma Sub-Sampling These bits define\n              the chroma\
        \ sub-sampling mode for YCbCr color mode.\n              Once the transfer\
        \ has started, these bits are\n              read-only. others: meaningless"
    - !Field
      name: AI
      bit_offset: 20
      bit_width: 1
      description: "Alpha Inverted This bit inverts the\n              alpha value.\
        \ Once the transfer has started, this bit\n              is read-only."
    - !Field
      name: RBS
      bit_offset: 21
      bit_width: 1
      description: "Red Blue Swap This bit allows to swap\n              the R &amp;\
        \ B to support BGR or ABGR color\n              formats. Once the transfer\
        \ has started, this bit is\n              read-only."
    - !Field
      name: ALPHA
      bit_offset: 24
      bit_width: 8
      description: "Alpha value These bits define a fixed\n              alpha channel\
        \ value which can replace the original\n              alpha value or be multiplied\
        \ by the original alpha\n              value according to the alpha mode selected\
        \ through\n              the AM[1:0] bits. These bits can only be written\
        \ when\n              data transfers are disabled. Once a transfer has\n \
        \             started, they become read-only."
  - !Register
    name: FGCOLR
    addr: 0x20
    size_bits: 32
    description: "DMA2D foreground color\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLUE
      bit_offset: 0
      bit_width: 8
      description: "Blue Value These bits defines the blue\n              value for\
        \ the A4 or A8 mode of the foreground image.\n              They can only\
        \ be written when data transfers are\n              disabled. Once the transfer\
        \ has started, They are\n              read-only."
    - !Field
      name: GREEN
      bit_offset: 8
      bit_width: 8
      description: "Green Value These bits defines the green\n              value\
        \ for the A4 or A8 mode of the foreground image.\n              They can only\
        \ be written when data transfers are\n              disabled. Once the transfer\
        \ has started, They are\n              read-only."
    - !Field
      name: RED
      bit_offset: 16
      bit_width: 8
      description: "Red Value These bits defines the red\n              value for\
        \ the A4 or A8 mode of the foreground image.\n              They can only\
        \ be written when data transfers are\n              disabled. Once the transfer\
        \ has started, they are\n              read-only."
  - !Register
    name: BGPFCCR
    addr: 0x24
    size_bits: 32
    description: "DMA2D background PFC control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 4
      description: "Color mode These bits define the color\n              format of\
        \ the foreground image. These bits can only\n              be written when\
        \ data transfers are disabled. Once the\n              transfer has started,\
        \ they are read-only. others:\n              meaningless"
    - !Field
      name: CCM
      bit_offset: 4
      bit_width: 1
      description: "CLUT Color mode These bits define the\n              color format\
        \ of the CLUT. This register can only be\n              written when the transfer\
        \ is disabled. Once the CLUT\n              transfer has started, this bit\
        \ is\n              read-only."
    - !Field
      name: START
      bit_offset: 5
      bit_width: 1
      description: "Start This bit is set to start the\n              automatic loading\
        \ of the CLUT. This bit is\n              automatically reset: ** at the end\
        \ of the transfer **\n              when the transfer is aborted by the user\
        \ application\n              by setting the ABORT bit in the DMA2D_CR ** when\
        \ a\n              transfer error occurs ** when the transfer has not\n  \
        \            started due to a configuration error or another\n           \
        \   transfer operation already on going (data transfer or\n              automatic\
        \ BackGround CLUT transfer)."
    - !Field
      name: CS
      bit_offset: 8
      bit_width: 8
      description: "CLUT size These bits define the size of\n              the CLUT\
        \ used for the BG. Once the CLUT transfer has\n              started, this\
        \ field is read-only. The number of CLUT\n              entries is equal to\
        \ CS[7:0] + 1."
    - !Field
      name: AM
      bit_offset: 16
      bit_width: 2
      description: "Alpha mode These bits define which alpha\n              channel\
        \ value to be used for the background image.\n              These bits can\
        \ only be written when data transfers\n              are disabled. Once the\
        \ transfer has started, they are\n              read-only. others: meaningless"
    - !Field
      name: AI
      bit_offset: 20
      bit_width: 1
      description: "Alpha Inverted This bit inverts the\n              alpha value.\
        \ Once the transfer has started, this bit\n              is read-only."
    - !Field
      name: RBS
      bit_offset: 21
      bit_width: 1
      description: "Red Blue Swap This bit allows to swap\n              the R &amp;\
        \ B to support BGR or ABGR color\n              formats. Once the transfer\
        \ has started, this bit is\n              read-only."
    - !Field
      name: ALPHA
      bit_offset: 24
      bit_width: 8
      description: "Alpha value These bits define a fixed\n              alpha channel\
        \ value which can replace the original\n              alpha value or be multiplied\
        \ with the original alpha\n              value according to the alpha mode\
        \ selected with bits\n              AM[1: 0]. These bits can only be written\
        \ when data\n              transfers are disabled. Once the transfer has\n\
        \              started, they are read-only."
  - !Register
    name: BGCOLR
    addr: 0x28
    size_bits: 32
    description: "DMA2D background color\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLUE
      bit_offset: 0
      bit_width: 8
      description: "Blue Value These bits define the blue\n              value for\
        \ the A4 or A8 mode of the background. These\n              bits can only\
        \ be written when data transfers are\n              disabled. Once the transfer\
        \ has started, they are\n              read-only."
    - !Field
      name: GREEN
      bit_offset: 8
      bit_width: 8
      description: "Green Value These bits define the green\n              value for\
        \ the A4 or A8 mode of the background. These\n              bits can only\
        \ be written when data transfers are\n              disabled. Once the transfer\
        \ has started, they are\n              read-only."
    - !Field
      name: RED
      bit_offset: 16
      bit_width: 8
      description: "Red Value These bits define the red\n              value for the\
        \ A4 or A8 mode of the background. These\n              bits can only be written\
        \ when data transfers are\n              disabled. Once the transfer has started,\
        \ they are\n              read-only."
  - !Register
    name: FGCMAR
    addr: 0x2c
    size_bits: 32
    description: "DMA2D foreground CLUT memory address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory Address Address of the data used\n              for the\
        \ CLUT address dedicated to the foreground\n              image. This register\
        \ can only be written when no\n              transfer is ongoing. Once the\
        \ CLUT transfer has\n              started, this register is read-only. If\
        \ the\n              foreground CLUT format is 32-bit, the address must be\n\
        \              32-bit aligned."
  - !Register
    name: BGCMAR
    addr: 0x30
    size_bits: 32
    description: "DMA2D background CLUT memory address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory address Address of the data used\n              for the\
        \ CLUT address dedicated to the background\n              image. This register\
        \ can only be written when no\n              transfer is on going. Once the\
        \ CLUT transfer has\n              started, this register is read-only. If\
        \ the\n              background CLUT format is 32-bit, the address must be\n\
        \              32-bit aligned."
  - !Register
    name: OPFCCR
    addr: 0x34
    size_bits: 32
    description: "DMA2D output PFC control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 3
      description: "Color mode These bits define the color\n              format of\
        \ the output image. These bits can only be\n              written when data\
        \ transfers are disabled. Once the\n              transfer has started, they\
        \ are read-only. others:\n              meaningless"
    - !Field
      name: AI
      bit_offset: 20
      bit_width: 1
      description: "Alpha Inverted This bit inverts the\n              alpha value.\
        \ Once the transfer has started, this bit\n              is read-only."
    - !Field
      name: RBS
      bit_offset: 21
      bit_width: 1
      description: "Red Blue Swap This bit allows to swap\n              the R &amp;\
        \ B to support BGR or ABGR color\n              formats. Once the transfer\
        \ has started, this bit is\n              read-only."
  - !Register
    name: OCOLR
    addr: 0x38
    size_bits: 32
    description: DMA2D output color register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLUE
      bit_offset: 0
      bit_width: 8
      description: "Blue Value These bits define the blue\n              value of\
        \ the output image. These bits can only be\n              written when data\
        \ transfers are disabled. Once the\n              transfer has started, they\
        \ are\n              read-only."
    - !Field
      name: GREEN
      bit_offset: 8
      bit_width: 8
      description: "Green Value These bits define the green\n              value of\
        \ the output image. These bits can only be\n              written when data\
        \ transfers are disabled. Once the\n              transfer has started, they\
        \ are\n              read-only."
    - !Field
      name: RED
      bit_offset: 16
      bit_width: 8
      description: "Red Value These bits define the red\n              value of the\
        \ output image. These bits can only be\n              written when data transfers\
        \ are disabled. Once the\n              transfer has started, they are\n \
        \             read-only."
    - !Field
      name: ALPHA
      bit_offset: 24
      bit_width: 8
      description: "Alpha Channel Value These bits define\n              the alpha\
        \ channel of the output color. These bits can\n              only be written\
        \ when data transfers are disabled.\n              Once the transfer has started,\
        \ they are\n              read-only."
  - !Register
    name: OMAR
    addr: 0x3c
    size_bits: 32
    description: "DMA2D output memory address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 32
      description: "Memory Address Address of the data used\n              for the\
        \ output FIFO. These bits can only be written\n              when data transfers\
        \ are disabled. Once the transfer\n              has started, they are read-only.\
        \ The address\n              alignment must match the image format selected\
        \ e.g. a\n              32-bit per pixel format must be 32-bit aligned and\
        \ a\n              16-bit per pixel format must be 16-bit\n              aligned."
  - !Register
    name: OOR
    addr: 0x40
    size_bits: 32
    description: DMA2D output offset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LO
      bit_offset: 0
      bit_width: 14
      description: "Line Offset Line offset used for the\n              output (expressed\
        \ in pixels). This value is used for\n              the address generation.\
        \ It is added at the end of\n              each line to determine the starting\
        \ address of the\n              next line. These bits can only be written\
        \ when data\n              transfers are disabled. Once the transfer has\n\
        \              started, they are read-only."
  - !Register
    name: NLR
    addr: 0x44
    size_bits: 32
    description: DMA2D number of line register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NL
      bit_offset: 0
      bit_width: 16
      description: "Number of lines Number of lines of the\n              area to\
        \ be transferred. These bits can only be\n              written when data\
        \ transfers are disabled. Once the\n              transfer has started, they\
        \ are\n              read-only."
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 14
      description: "Pixel per lines Number of pixels per\n              lines of the\
        \ area to be transferred. These bits can\n              only be written when\
        \ data transfers are disabled.\n              Once the transfer has started,\
        \ they are read-only. If\n              any of the input image format is 4-bit\
        \ per pixel,\n              pixel per lines must be even."
  - !Register
    name: LWR
    addr: 0x48
    size_bits: 32
    description: DMA2D line watermark register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LW
      bit_offset: 0
      bit_width: 16
      description: "Line watermark These bits allow to\n              configure the\
        \ line watermark for interrupt\n              generation. An interrupt is\
        \ raised when the last\n              pixel of the watermarked line has been\
        \ transferred.\n              These bits can only be written when data transfers\n\
        \              are disabled. Once the transfer has started, they are\n   \
        \           read-only."
  - !Register
    name: AMTCR
    addr: 0x4c
    size_bits: 32
    description: "DMA2D AXI master timer configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Enable Enables the dead time\n              functionality."
    - !Field
      name: DT
      bit_offset: 8
      bit_width: 8
      description: "Dead Time Dead time value in the AXI\n              clock cycle\
        \ inserted between two consecutive accesses\n              on the AXI master\
        \ port. These bits represent the\n              minimum guaranteed number\
        \ of cycles between two\n              consecutive AXI accesses."
- !Module
  name: DMAMUX2
  description: DMAMUX
  base_addr: 0x58025800
  size: 0x400
  registers:
  - !Register
    name: C0CR
    addr: 0x0
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C1CR
    addr: 0x4
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C2CR
    addr: 0x8
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C3CR
    addr: 0xc
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C4CR
    addr: 0x10
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C5CR
    addr: 0x14
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C6CR
    addr: 0x18
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C7CR
    addr: 0x1c
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: RG0CR
    addr: 0x100
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG1CR
    addr: 0x104
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG2CR
    addr: 0x108
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG3CR
    addr: 0x10c
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG4CR
    addr: 0x110
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG5CR
    addr: 0x114
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG6CR
    addr: 0x118
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG7CR
    addr: 0x11c
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RGSR
    addr: 0x140
    size_bits: 32
    description: "DMAMux - DMA request generator status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OF
      bit_offset: 0
      bit_width: 8
      description: "Trigger event overrun flag The flag is\n              set when\
        \ a trigger event occurs on DMA request\n              generator channel x,\
        \ while the DMA request generator\n              counter value is lower than\
        \ GNBREQ. The flag is\n              cleared by writing 1 to the corresponding\
        \ COFx bit in\n              DMAMUX_RGCFR register."
  - !Register
    name: RGCFR
    addr: 0x144
    size_bits: 32
    description: "DMAMux - DMA request generator clear flag\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COF
      bit_offset: 0
      bit_width: 8
      description: "Clear trigger event overrun flag Upon\n              setting,\
        \ this bit clears the corresponding overrun\n              flag OFx in the\
        \ DMAMUX_RGCSR register."
  - !Register
    name: CSR
    addr: 0x80
    size_bits: 32
    description: "DMAMUX request line multiplexer interrupt\n          channel status\
      \ register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SOF
      bit_offset: 0
      bit_width: 16
      description: "Synchronization overrun event\n              flag"
  - !Register
    name: CFR
    addr: 0x84
    size_bits: 32
    description: "DMAMUX request line multiplexer interrupt\n          clear flag\
      \ register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CSOF
      bit_offset: 0
      bit_width: 16
      description: "Clear synchronization overrun event\n              flag"
- !Module
  name: FMC
  description: FMC
  base_addr: 0x52004000
  size: 0x400
  registers:
  - !Register
    name: BCR1
    addr: 0x0
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
    read_allowed: true
    write_allowed: true
    reset_value: 0x30db
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: "Memory bank enable bit This bit enables\n              the memory\
        \ bank. After reset Bank1 is enabled, all\n              others are disabled.\
        \ Accessing a disabled bank causes\n              an ERROR on AXI bus."
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: "Address/data multiplexing enable bit\n              When this\
        \ bit is set, the address and data values are\n              multiplexed on\
        \ the data bus, valid only with NOR and\n              PSRAM memories:"
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: "Memory type These bits define the type\n              of external\
        \ memory attached to the corresponding\n              memory bank:"
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: "Memory data bus width Defines the\n              external memory\
        \ device width, valid for all type of\n              memories."
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: "Flash access enable This bit enables NOR\n              Flash\
        \ memory access operations."
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: "Burst enable bit This bit\n              enables/disables synchronous\
        \ accesses during read\n              operations. It is valid only for synchronous\
        \ memories\n              operating in Burst mode:"
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: "Wait signal polarity bit This bit\n              defines the polarity\
        \ of the wait signal from memory\n              used for either in synchronous\
        \ or asynchronous\n              mode:"
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: "Wait timing configuration The NWAIT\n              signal indicates\
        \ whether the data from the memory are\n              valid or if a wait state\
        \ must be inserted when\n              accessing the memory in synchronous\
        \ mode. This\n              configuration bit determines if NWAIT is asserted\
        \ by\n              the memory one clock cycle before the wait state or\n\
        \              during the wait state:"
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: "Write enable bit This bit indicates\n              whether write\
        \ operations are enabled/disabled in the\n              bank by the FMC:"
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: "Wait enable bit This bit\n              enables/disables wait-state\
        \ insertion via the NWAIT\n              signal when accessing the memory\
        \ in synchronous\n              mode."
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: "Extended mode enable. This bit enables\n              the FMC\
        \ to program the write timings for asynchronous\n              accesses inside\
        \ the FMC_BWTR register, thus resulting\n              in different timings\
        \ for read and write operations.\n              Note: When the extended mode\
        \ is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows:\
        \ ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory\
        \ type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n\
        \              mode when the NOR memory type is selected (MTYP =\n       \
        \       0x10)."
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: "Wait signal during asynchronous\n              transfers This\
        \ bit enables/disables the FMC to use\n              the wait signal even\
        \ during an asynchronous\n              protocol."
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: "CRAM Page Size These are used for\n              Cellular RAM\
        \ 1.5 which does not allow burst access to\n              cross the address\
        \ boundaries between pages. When\n              these bits are configured,\
        \ the FMC controller splits\n              automatically the burst access\
        \ when the memory page\n              size is reached (refer to memory datasheet\
        \ for page\n              size). Other configuration: reserved."
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: "Write burst enable For PSRAM (CRAM)\n              operating in\
        \ Burst mode, the bit enables synchronous\n              accesses during write\
        \ operations. The enable bit for\n              synchronous read accesses\
        \ is the BURSTEN bit in the\n              FMC_BCRx register."
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: "Continuous Clock Enable This bit enables\n              the FMC_CLK\
        \ clock output to external memory devices.\n              Note: The CCLKEN\
        \ bit of the FMC_BCR2..4 registers is\n              dont care. It is only\
        \ enabled through the FMC_BCR1\n              register. Bank 1 must be configured\
        \ in synchronous\n              mode to generate the FMC_CLK continuous clock.\
        \ If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n      \
        \        specified by CLKDIV value in the FMC_BTR1 register.\n           \
        \   CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode\
        \ is used and CCLKEN bit is set, the synchronous\n              memories connected\
        \ to other banks than Bank 1 are\n              clocked by the same clock\
        \ (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers\
        \ for other\n              banks has no effect.)"
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: "Write FIFO Disable This bit disables the\n              Write\
        \ FIFO used by the FMC controller. Note: The\n              WFDIS bit of the\
        \ FMC_BCR2..4 registers is dont care.\n              It is only enabled through\
        \ the FMC_BCR1\n              register."
    - !Field
      name: BMAP
      bit_offset: 24
      bit_width: 2
      description: "FMC bank mapping These bits allows\n              different to\
        \ remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer\
        \ to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers\
        \ are dont\n              care. It is only enabled through the FMC_BCR1\n\
        \              register."
    - !Field
      name: FMCEN
      bit_offset: 31
      bit_width: 1
      description: "FMC controller Enable This bit\n              enables/disables\
        \ the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4\
        \ registers is dont care. It is\n              only enabled through the FMC_BCR1\n\
        \              register."
  - !Register
    name: BTR1
    addr: 0x4
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the\
      \ EXTMOD bit is set in the\n          FMC_BCRx register, then this register\
      \ is partitioned for\n          write and read access, that is, 2 registers\
      \ are\n          available: one to configure read accesses (this register)\n\
      \          and one to configure write accesses (FMC_BWTRx\n          registers)."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and\
        \ asynchronous NOR Flash: For\n              each access mode address setup\
        \ phase duration, please\n              refer to the respective figure (refer\
        \ to Figure81 to\n              Figure93). Note: In synchronous accesses,\
        \ this value\n              is dont care. In Muxed mode or Mode D, the minimum\n\
        \              value for ADDSET is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in mode D or multiplexed\
        \ accesses: For each\n              access mode address-hold phase duration,\
        \ please refer\n              to the respective figure (Figure81 to Figure93).\n\
        \              Note: In synchronous accesses, this value is not\n        \
        \      used, the address hold phase is always 1 memory clock\n           \
        \   period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration These bits are\n              written by software\
        \ to define the duration of the\n              data phase (refer to Figure81\
        \ to Figure93), used in\n              asynchronous accesses: For each memory\
        \ type and\n              access mode data-phase duration, please refer to\
        \ the\n              respective figure (Figure81 to Figure93). Example:\n\
        \              Mode1, write access, DATAST=1: Data-phase duration=\n     \
        \         DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous\
        \ accesses, this value is dont\n              care."
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write-to-read\
        \ or read-to write transaction. The\n              programmed bus turnaround\
        \ delay is inserted between\n              an asynchronous read (in muxed\
        \ or mode D) or write\n              transaction and any other asynchronous\
        \ /synchronous\n              read/write from/to a static bank. If a read\
        \ operation\n              is performed, the bank can be the same or a different\n\
        \              one, whereas it must be different in case of write\n      \
        \        operation to the bank, except in muxed mode or mode\n           \
        \   D. In some cases, whatever the programmed BUSTRUN\n              values,\
        \ the bus turnaround delay is fixed as follows:\n              The bus turnaround\
        \ delay is not inserted between two\n              consecutive asynchronous\
        \ write transfers to the same\n              static memory bank except in\
        \ muxed mode and mode D.\n              There is a bus turnaround delay of\
        \ 1 FMC clock cycle\n              between: Two consecutive asynchronous read\
        \ transfers\n              to the same static memory bank except for modes\
        \ muxed\n              and D. An asynchronous read to an asynchronous or\n\
        \              synchronous write to any static bank or dynamic bank\n    \
        \          except in modes muxed and D mode. There is a bus\n            \
        \  turnaround delay of 2 FMC clock cycle between: Two\n              consecutive\
        \ synchronous write operations (in Burst or\n              Single mode) to\
        \ the same bank. A synchronous write\n              (burst or single) access\
        \ and an asynchronous write or\n              read transfer to or from static\
        \ memory bank (the bank\n              can be the same or a different one\
        \ in case of a read\n              operation. Two consecutive synchronous\
        \ read\n              operations (in Burst or Single mode) followed by any\n\
        \              synchronous/asynchronous read or write from/to\n          \
        \    another static memory bank. There is a bus turnaround\n             \
        \ delay of 3 FMC clock cycle between: Two consecutive\n              synchronous\
        \ write operations (in Burst or Single\n              mode) to different static\
        \ banks. A synchronous write\n              access (in Burst or Single mode)\
        \ and a synchronous\n              read from the same or a different bank.\
        \ The bus\n              turnaround delay allows to match the minimum time\n\
        \              between consecutive transactions (tEHEL from NEx high\n   \
        \           to NEx low) and the maximum time required by the\n           \
        \   memory to free the data bus after a read access\n              (tEHQZ):\
        \ (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN\
        \ + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN\
        \ + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD\
        \ = 126.\n              ..."
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: "Clock divide ratio (for FMC_CLK signal)\n              These bits\
        \ define the period of FMC_CLK clock output\n              signal, expressed\
        \ in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM\
        \ or PSRAM accesses, this\n              value is dont care. Note: Refer to\
        \ Section20.6.5:\n              Synchronous transactions for FMC_CLK divider\
        \ ratio\n              formula)"
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: "Data latency for synchronous memory For\n              synchronous\
        \ access with read write burst mode enabled\n              these bits define\
        \ the number of memory clock\n              cycles"
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode These bits specify the\n              asynchronous\
        \ access modes as shown in the timing\n              diagrams. They are taken\
        \ into account only when the\n              EXTMOD bit in the FMC_BCRx register\
        \ is\n              1."
  - !Register
    name: BCR2
    addr: 0x8
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d2
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: "Memory bank enable bit This bit enables\n              the memory\
        \ bank. After reset Bank1 is enabled, all\n              others are disabled.\
        \ Accessing a disabled bank causes\n              an ERROR on AXI bus."
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: "Address/data multiplexing enable bit\n              When this\
        \ bit is set, the address and data values are\n              multiplexed on\
        \ the data bus, valid only with NOR and\n              PSRAM memories:"
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: "Memory type These bits define the type\n              of external\
        \ memory attached to the corresponding\n              memory bank:"
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: "Memory data bus width Defines the\n              external memory\
        \ device width, valid for all type of\n              memories."
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: "Flash access enable This bit enables NOR\n              Flash\
        \ memory access operations."
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: "Burst enable bit This bit\n              enables/disables synchronous\
        \ accesses during read\n              operations. It is valid only for synchronous\
        \ memories\n              operating in Burst mode:"
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: "Wait signal polarity bit This bit\n              defines the polarity\
        \ of the wait signal from memory\n              used for either in synchronous\
        \ or asynchronous\n              mode:"
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: "Wait timing configuration The NWAIT\n              signal indicates\
        \ whether the data from the memory are\n              valid or if a wait state\
        \ must be inserted when\n              accessing the memory in synchronous\
        \ mode. This\n              configuration bit determines if NWAIT is asserted\
        \ by\n              the memory one clock cycle before the wait state or\n\
        \              during the wait state:"
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: "Write enable bit This bit indicates\n              whether write\
        \ operations are enabled/disabled in the\n              bank by the FMC:"
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: "Wait enable bit This bit\n              enables/disables wait-state\
        \ insertion via the NWAIT\n              signal when accessing the memory\
        \ in synchronous\n              mode."
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: "Extended mode enable. This bit enables\n              the FMC\
        \ to program the write timings for asynchronous\n              accesses inside\
        \ the FMC_BWTR register, thus resulting\n              in different timings\
        \ for read and write operations.\n              Note: When the extended mode\
        \ is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows:\
        \ ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory\
        \ type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n\
        \              mode when the NOR memory type is selected (MTYP =\n       \
        \       0x10)."
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: "Wait signal during asynchronous\n              transfers This\
        \ bit enables/disables the FMC to use\n              the wait signal even\
        \ during an asynchronous\n              protocol."
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: "CRAM Page Size These are used for\n              Cellular RAM\
        \ 1.5 which does not allow burst access to\n              cross the address\
        \ boundaries between pages. When\n              these bits are configured,\
        \ the FMC controller splits\n              automatically the burst access\
        \ when the memory page\n              size is reached (refer to memory datasheet\
        \ for page\n              size). Other configuration: reserved."
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: "Write burst enable For PSRAM (CRAM)\n              operating in\
        \ Burst mode, the bit enables synchronous\n              accesses during write\
        \ operations. The enable bit for\n              synchronous read accesses\
        \ is the BURSTEN bit in the\n              FMC_BCRx register."
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: "Continuous Clock Enable This bit enables\n              the FMC_CLK\
        \ clock output to external memory devices.\n              Note: The CCLKEN\
        \ bit of the FMC_BCR2..4 registers is\n              dont care. It is only\
        \ enabled through the FMC_BCR1\n              register. Bank 1 must be configured\
        \ in synchronous\n              mode to generate the FMC_CLK continuous clock.\
        \ If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n      \
        \        specified by CLKDIV value in the FMC_BTR1 register.\n           \
        \   CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode\
        \ is used and CCLKEN bit is set, the synchronous\n              memories connected\
        \ to other banks than Bank 1 are\n              clocked by the same clock\
        \ (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers\
        \ for other\n              banks has no effect.)"
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: "Write FIFO Disable This bit disables the\n              Write\
        \ FIFO used by the FMC controller. Note: The\n              WFDIS bit of the\
        \ FMC_BCR2..4 registers is dont care.\n              It is only enabled through\
        \ the FMC_BCR1\n              register."
    - !Field
      name: BMAP
      bit_offset: 24
      bit_width: 2
      description: "FMC bank mapping These bits allows\n              different to\
        \ remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer\
        \ to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers\
        \ are dont\n              care. It is only enabled through the FMC_BCR1\n\
        \              register."
    - !Field
      name: FMCEN
      bit_offset: 31
      bit_width: 1
      description: "FMC controller Enable This bit\n              enables/disables\
        \ the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4\
        \ registers is dont care. It is\n              only enabled through the FMC_BCR1\n\
        \              register."
  - !Register
    name: BTR2
    addr: 0xc
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the\
      \ EXTMOD bit is set in the\n          FMC_BCRx register, then this register\
      \ is partitioned for\n          write and read access, that is, 2 registers\
      \ are\n          available: one to configure read accesses (this register)\n\
      \          and one to configure write accesses (FMC_BWTRx\n          registers)."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and\
        \ asynchronous NOR Flash: For\n              each access mode address setup\
        \ phase duration, please\n              refer to the respective figure (refer\
        \ to Figure81 to\n              Figure93). Note: In synchronous accesses,\
        \ this value\n              is dont care. In Muxed mode or Mode D, the minimum\n\
        \              value for ADDSET is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in mode D or multiplexed\
        \ accesses: For each\n              access mode address-hold phase duration,\
        \ please refer\n              to the respective figure (Figure81 to Figure93).\n\
        \              Note: In synchronous accesses, this value is not\n        \
        \      used, the address hold phase is always 1 memory clock\n           \
        \   period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration These bits are\n              written by software\
        \ to define the duration of the\n              data phase (refer to Figure81\
        \ to Figure93), used in\n              asynchronous accesses: For each memory\
        \ type and\n              access mode data-phase duration, please refer to\
        \ the\n              respective figure (Figure81 to Figure93). Example:\n\
        \              Mode1, write access, DATAST=1: Data-phase duration=\n     \
        \         DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous\
        \ accesses, this value is dont\n              care."
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write-to-read\
        \ or read-to write transaction. The\n              programmed bus turnaround\
        \ delay is inserted between\n              an asynchronous read (in muxed\
        \ or mode D) or write\n              transaction and any other asynchronous\
        \ /synchronous\n              read/write from/to a static bank. If a read\
        \ operation\n              is performed, the bank can be the same or a different\n\
        \              one, whereas it must be different in case of write\n      \
        \        operation to the bank, except in muxed mode or mode\n           \
        \   D. In some cases, whatever the programmed BUSTRUN\n              values,\
        \ the bus turnaround delay is fixed as follows:\n              The bus turnaround\
        \ delay is not inserted between two\n              consecutive asynchronous\
        \ write transfers to the same\n              static memory bank except in\
        \ muxed mode and mode D.\n              There is a bus turnaround delay of\
        \ 1 FMC clock cycle\n              between: Two consecutive asynchronous read\
        \ transfers\n              to the same static memory bank except for modes\
        \ muxed\n              and D. An asynchronous read to an asynchronous or\n\
        \              synchronous write to any static bank or dynamic bank\n    \
        \          except in modes muxed and D mode. There is a bus\n            \
        \  turnaround delay of 2 FMC clock cycle between: Two\n              consecutive\
        \ synchronous write operations (in Burst or\n              Single mode) to\
        \ the same bank. A synchronous write\n              (burst or single) access\
        \ and an asynchronous write or\n              read transfer to or from static\
        \ memory bank (the bank\n              can be the same or a different one\
        \ in case of a read\n              operation. Two consecutive synchronous\
        \ read\n              operations (in Burst or Single mode) followed by any\n\
        \              synchronous/asynchronous read or write from/to\n          \
        \    another static memory bank. There is a bus turnaround\n             \
        \ delay of 3 FMC clock cycle between: Two consecutive\n              synchronous\
        \ write operations (in Burst or Single\n              mode) to different static\
        \ banks. A synchronous write\n              access (in Burst or Single mode)\
        \ and a synchronous\n              read from the same or a different bank.\
        \ The bus\n              turnaround delay allows to match the minimum time\n\
        \              between consecutive transactions (tEHEL from NEx high\n   \
        \           to NEx low) and the maximum time required by the\n           \
        \   memory to free the data bus after a read access\n              (tEHQZ):\
        \ (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN\
        \ + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN\
        \ + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD\
        \ = 1.\n              ..."
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: "Clock divide ratio (for FMC_CLK signal)\n              These bits\
        \ define the period of FMC_CLK clock output\n              signal, expressed\
        \ in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM\
        \ or PSRAM accesses, this\n              value is dont care. Note: Refer to\
        \ Section20.6.5:\n              Synchronous transactions for FMC_CLK divider\
        \ ratio\n              formula)"
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: "Data latency for synchronous memory For\n              synchronous\
        \ access with read write burst mode enabled\n              these bits define\
        \ the number of memory clock\n              cycles"
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode These bits specify the\n              asynchronous\
        \ access modes as shown in the timing\n              diagrams. They are taken\
        \ into account only when the\n              EXTMOD bit in the FMC_BCRx register\
        \ is\n              1."
  - !Register
    name: BCR3
    addr: 0x10
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d2
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: "Memory bank enable bit This bit enables\n              the memory\
        \ bank. After reset Bank1 is enabled, all\n              others are disabled.\
        \ Accessing a disabled bank causes\n              an ERROR on AXI bus."
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: "Address/data multiplexing enable bit\n              When this\
        \ bit is set, the address and data values are\n              multiplexed on\
        \ the data bus, valid only with NOR and\n              PSRAM memories:"
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: "Memory type These bits define the type\n              of external\
        \ memory attached to the corresponding\n              memory bank:"
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: "Memory data bus width Defines the\n              external memory\
        \ device width, valid for all type of\n              memories."
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: "Flash access enable This bit enables NOR\n              Flash\
        \ memory access operations."
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: "Burst enable bit This bit\n              enables/disables synchronous\
        \ accesses during read\n              operations. It is valid only for synchronous\
        \ memories\n              operating in Burst mode:"
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: "Wait signal polarity bit This bit\n              defines the polarity\
        \ of the wait signal from memory\n              used for either in synchronous\
        \ or asynchronous\n              mode:"
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: "Wait timing configuration The NWAIT\n              signal indicates\
        \ whether the data from the memory are\n              valid or if a wait state\
        \ must be inserted when\n              accessing the memory in synchronous\
        \ mode. This\n              configuration bit determines if NWAIT is asserted\
        \ by\n              the memory one clock cycle before the wait state or\n\
        \              during the wait state:"
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: "Write enable bit This bit indicates\n              whether write\
        \ operations are enabled/disabled in the\n              bank by the FMC:"
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: "Wait enable bit This bit\n              enables/disables wait-state\
        \ insertion via the NWAIT\n              signal when accessing the memory\
        \ in synchronous\n              mode."
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: "Extended mode enable. This bit enables\n              the FMC\
        \ to program the write timings for asynchronous\n              accesses inside\
        \ the FMC_BWTR register, thus resulting\n              in different timings\
        \ for read and write operations.\n              Note: When the extended mode\
        \ is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows:\
        \ ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory\
        \ type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n\
        \              mode when the NOR memory type is selected (MTYP =\n       \
        \       0x10)."
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: "Wait signal during asynchronous\n              transfers This\
        \ bit enables/disables the FMC to use\n              the wait signal even\
        \ during an asynchronous\n              protocol."
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: "CRAM Page Size These are used for\n              Cellular RAM\
        \ 1.5 which does not allow burst access to\n              cross the address\
        \ boundaries between pages. When\n              these bits are configured,\
        \ the FMC controller splits\n              automatically the burst access\
        \ when the memory page\n              size is reached (refer to memory datasheet\
        \ for page\n              size). Other configuration: reserved."
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: "Write burst enable For PSRAM (CRAM)\n              operating in\
        \ Burst mode, the bit enables synchronous\n              accesses during write\
        \ operations. The enable bit for\n              synchronous read accesses\
        \ is the BURSTEN bit in the\n              FMC_BCRx register."
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: "Continuous Clock Enable This bit enables\n              the FMC_CLK\
        \ clock output to external memory devices.\n              Note: The CCLKEN\
        \ bit of the FMC_BCR2..4 registers is\n              dont care. It is only\
        \ enabled through the FMC_BCR1\n              register. Bank 1 must be configured\
        \ in synchronous\n              mode to generate the FMC_CLK continuous clock.\
        \ If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n      \
        \        specified by CLKDIV value in the FMC_BTR1 register.\n           \
        \   CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode\
        \ is used and CCLKEN bit is set, the synchronous\n              memories connected\
        \ to other banks than Bank 1 are\n              clocked by the same clock\
        \ (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers\
        \ for other\n              banks has no effect.)"
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: "Write FIFO Disable This bit disables the\n              Write\
        \ FIFO used by the FMC controller. Note: The\n              WFDIS bit of the\
        \ FMC_BCR2..4 registers is dont care.\n              It is only enabled through\
        \ the FMC_BCR1\n              register."
    - !Field
      name: BMAP
      bit_offset: 24
      bit_width: 2
      description: "FMC bank mapping These bits allows\n              different to\
        \ remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer\
        \ to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers\
        \ are dont\n              care. It is only enabled through the FMC_BCR1\n\
        \              register."
    - !Field
      name: FMCEN
      bit_offset: 31
      bit_width: 1
      description: "FMC controller Enable This bit\n              enables/disables\
        \ the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4\
        \ registers is dont care. It is\n              only enabled through the FMC_BCR1\n\
        \              register."
  - !Register
    name: BTR3
    addr: 0x14
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the\
      \ EXTMOD bit is set in the\n          FMC_BCRx register, then this register\
      \ is partitioned for\n          write and read access, that is, 2 registers\
      \ are\n          available: one to configure read accesses (this register)\n\
      \          and one to configure write accesses (FMC_BWTRx\n          registers)."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and\
        \ asynchronous NOR Flash: For\n              each access mode address setup\
        \ phase duration, please\n              refer to the respective figure (refer\
        \ to Figure81 to\n              Figure93). Note: In synchronous accesses,\
        \ this value\n              is dont care. In Muxed mode or Mode D, the minimum\n\
        \              value for ADDSET is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in mode D or multiplexed\
        \ accesses: For each\n              access mode address-hold phase duration,\
        \ please refer\n              to the respective figure (Figure81 to Figure93).\n\
        \              Note: In synchronous accesses, this value is not\n        \
        \      used, the address hold phase is always 1 memory clock\n           \
        \   period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration These bits are\n              written by software\
        \ to define the duration of the\n              data phase (refer to Figure81\
        \ to Figure93), used in\n              asynchronous accesses: For each memory\
        \ type and\n              access mode data-phase duration, please refer to\
        \ the\n              respective figure (Figure81 to Figure93). Example:\n\
        \              Mode1, write access, DATAST=1: Data-phase duration=\n     \
        \         DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous\
        \ accesses, this value is dont\n              care."
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write-to-read\
        \ or read-to write transaction. The\n              programmed bus turnaround\
        \ delay is inserted between\n              an asynchronous read (in muxed\
        \ or mode D) or write\n              transaction and any other asynchronous\
        \ /synchronous\n              read/write from/to a static bank. If a read\
        \ operation\n              is performed, the bank can be the same or a different\n\
        \              one, whereas it must be different in case of write\n      \
        \        operation to the bank, except in muxed mode or mode\n           \
        \   D. In some cases, whatever the programmed BUSTRUN\n              values,\
        \ the bus turnaround delay is fixed as follows:\n              The bus turnaround\
        \ delay is not inserted between two\n              consecutive asynchronous\
        \ write transfers to the same\n              static memory bank except in\
        \ muxed mode and mode D.\n              There is a bus turnaround delay of\
        \ 1 FMC clock cycle\n              between: Two consecutive asynchronous read\
        \ transfers\n              to the same static memory bank except for modes\
        \ muxed\n              and D. An asynchronous read to an asynchronous or\n\
        \              synchronous write to any static bank or dynamic bank\n    \
        \          except in modes muxed and D mode. There is a bus\n            \
        \  turnaround delay of 2 FMC clock cycle between: Two\n              consecutive\
        \ synchronous write operations (in Burst or\n              Single mode) to\
        \ the same bank. A synchronous write\n              (burst or single) access\
        \ and an asynchronous write or\n              read transfer to or from static\
        \ memory bank (the bank\n              can be the same or a different one\
        \ in case of a read\n              operation. Two consecutive synchronous\
        \ read\n              operations (in Burst or Single mode) followed by any\n\
        \              synchronous/asynchronous read or write from/to\n          \
        \    another static memory bank. There is a bus turnaround\n             \
        \ delay of 3 FMC clock cycle between: Two consecutive\n              synchronous\
        \ write operations (in Burst or Single\n              mode) to different static\
        \ banks. A synchronous write\n              access (in Burst or Single mode)\
        \ and a synchronous\n              read from the same or a different bank.\
        \ The bus\n              turnaround delay allows to match the minimum time\n\
        \              between consecutive transactions (tEHEL from NEx high\n   \
        \           to NEx low) and the maximum time required by the\n           \
        \   memory to free the data bus after a read access\n              (tEHQZ):\
        \ (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN\
        \ + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN\
        \ + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD\
        \ =1.\n              ..."
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: "Clock divide ratio (for FMC_CLK signal)\n              These bits\
        \ define the period of FMC_CLK clock output\n              signal, expressed\
        \ in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM\
        \ or PSRAM accesses, this\n              value is dont care. Note: Refer to\
        \ Section20.6.5:\n              Synchronous transactions for FMC_CLK divider\
        \ ratio\n              formula)"
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: "Data latency for synchronous memory For\n              synchronous\
        \ access with read write burst mode enabled\n              these bits define\
        \ the number of memory clock\n              cycles"
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode These bits specify the\n              asynchronous\
        \ access modes as shown in the timing\n              diagrams. They are taken\
        \ into account only when the\n              EXTMOD bit in the FMC_BCRx register\
        \ is\n              1."
  - !Register
    name: BCR4
    addr: 0x18
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
    read_allowed: true
    write_allowed: true
    reset_value: 0x30d2
    fields:
    - !Field
      name: MBKEN
      bit_offset: 0
      bit_width: 1
      description: "Memory bank enable bit This bit enables\n              the memory\
        \ bank. After reset Bank1 is enabled, all\n              others are disabled.\
        \ Accessing a disabled bank causes\n              an ERROR on AXI bus."
    - !Field
      name: MUXEN
      bit_offset: 1
      bit_width: 1
      description: "Address/data multiplexing enable bit\n              When this\
        \ bit is set, the address and data values are\n              multiplexed on\
        \ the data bus, valid only with NOR and\n              PSRAM memories:"
    - !Field
      name: MTYP
      bit_offset: 2
      bit_width: 2
      description: "Memory type These bits define the type\n              of external\
        \ memory attached to the corresponding\n              memory bank:"
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: "Memory data bus width Defines the\n              external memory\
        \ device width, valid for all type of\n              memories."
    - !Field
      name: FACCEN
      bit_offset: 6
      bit_width: 1
      description: "Flash access enable This bit enables NOR\n              Flash\
        \ memory access operations."
    - !Field
      name: BURSTEN
      bit_offset: 8
      bit_width: 1
      description: "Burst enable bit This bit\n              enables/disables synchronous\
        \ accesses during read\n              operations. It is valid only for synchronous\
        \ memories\n              operating in Burst mode:"
    - !Field
      name: WAITPOL
      bit_offset: 9
      bit_width: 1
      description: "Wait signal polarity bit This bit\n              defines the polarity\
        \ of the wait signal from memory\n              used for either in synchronous\
        \ or asynchronous\n              mode:"
    - !Field
      name: WAITCFG
      bit_offset: 11
      bit_width: 1
      description: "Wait timing configuration The NWAIT\n              signal indicates\
        \ whether the data from the memory are\n              valid or if a wait state\
        \ must be inserted when\n              accessing the memory in synchronous\
        \ mode. This\n              configuration bit determines if NWAIT is asserted\
        \ by\n              the memory one clock cycle before the wait state or\n\
        \              during the wait state:"
    - !Field
      name: WREN
      bit_offset: 12
      bit_width: 1
      description: "Write enable bit This bit indicates\n              whether write\
        \ operations are enabled/disabled in the\n              bank by the FMC:"
    - !Field
      name: WAITEN
      bit_offset: 13
      bit_width: 1
      description: "Wait enable bit This bit\n              enables/disables wait-state\
        \ insertion via the NWAIT\n              signal when accessing the memory\
        \ in synchronous\n              mode."
    - !Field
      name: EXTMOD
      bit_offset: 14
      bit_width: 1
      description: "Extended mode enable. This bit enables\n              the FMC\
        \ to program the write timings for asynchronous\n              accesses inside\
        \ the FMC_BWTR register, thus resulting\n              in different timings\
        \ for read and write operations.\n              Note: When the extended mode\
        \ is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows:\
        \ ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory\
        \ type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n\
        \              mode when the NOR memory type is selected (MTYP =\n       \
        \       0x10)."
    - !Field
      name: ASYNCWAIT
      bit_offset: 15
      bit_width: 1
      description: "Wait signal during asynchronous\n              transfers This\
        \ bit enables/disables the FMC to use\n              the wait signal even\
        \ during an asynchronous\n              protocol."
    - !Field
      name: CPSIZE
      bit_offset: 16
      bit_width: 3
      description: "CRAM Page Size These are used for\n              Cellular RAM\
        \ 1.5 which does not allow burst access to\n              cross the address\
        \ boundaries between pages. When\n              these bits are configured,\
        \ the FMC controller splits\n              automatically the burst access\
        \ when the memory page\n              size is reached (refer to memory datasheet\
        \ for page\n              size). Other configuration: reserved."
    - !Field
      name: CBURSTRW
      bit_offset: 19
      bit_width: 1
      description: "Write burst enable For PSRAM (CRAM)\n              operating in\
        \ Burst mode, the bit enables synchronous\n              accesses during write\
        \ operations. The enable bit for\n              synchronous read accesses\
        \ is the BURSTEN bit in the\n              FMC_BCRx register."
    - !Field
      name: CCLKEN
      bit_offset: 20
      bit_width: 1
      description: "Continuous Clock Enable This bit enables\n              the FMC_CLK\
        \ clock output to external memory devices.\n              Note: The CCLKEN\
        \ bit of the FMC_BCR2..4 registers is\n              dont care. It is only\
        \ enabled through the FMC_BCR1\n              register. Bank 1 must be configured\
        \ in synchronous\n              mode to generate the FMC_CLK continuous clock.\
        \ If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n      \
        \        specified by CLKDIV value in the FMC_BTR1 register.\n           \
        \   CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode\
        \ is used and CCLKEN bit is set, the synchronous\n              memories connected\
        \ to other banks than Bank 1 are\n              clocked by the same clock\
        \ (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers\
        \ for other\n              banks has no effect.)"
    - !Field
      name: WFDIS
      bit_offset: 21
      bit_width: 1
      description: "Write FIFO Disable This bit disables the\n              Write\
        \ FIFO used by the FMC controller. Note: The\n              WFDIS bit of the\
        \ FMC_BCR2..4 registers is dont care.\n              It is only enabled through\
        \ the FMC_BCR1\n              register."
    - !Field
      name: BMAP
      bit_offset: 24
      bit_width: 2
      description: "FMC bank mapping These bits allows\n              different to\
        \ remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer\
        \ to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers\
        \ are dont\n              care. It is only enabled through the FMC_BCR1\n\
        \              register."
    - !Field
      name: FMCEN
      bit_offset: 31
      bit_width: 1
      description: "FMC controller Enable This bit\n              enables/disables\
        \ the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4\
        \ registers is dont care. It is\n              only enabled through the FMC_BCR1\n\
        \              register."
  - !Register
    name: BTR4
    addr: 0x1c
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the\
      \ EXTMOD bit is set in the\n          FMC_BCRx register, then this register\
      \ is partitioned for\n          write and read access, that is, 2 registers\
      \ are\n          available: one to configure read accesses (this register)\n\
      \          and one to configure write accesses (FMC_BWTRx\n          registers)."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and\
        \ asynchronous NOR Flash: For\n              each access mode address setup\
        \ phase duration, please\n              refer to the respective figure (refer\
        \ to Figure81 to\n              Figure93). Note: In synchronous accesses,\
        \ this value\n              is dont care. In Muxed mode or Mode D, the minimum\n\
        \              value for ADDSET is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in mode D or multiplexed\
        \ accesses: For each\n              access mode address-hold phase duration,\
        \ please refer\n              to the respective figure (Figure81 to Figure93).\n\
        \              Note: In synchronous accesses, this value is not\n        \
        \      used, the address hold phase is always 1 memory clock\n           \
        \   period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration These bits are\n              written by software\
        \ to define the duration of the\n              data phase (refer to Figure81\
        \ to Figure93), used in\n              asynchronous accesses: For each memory\
        \ type and\n              access mode data-phase duration, please refer to\
        \ the\n              respective figure (Figure81 to Figure93). Example:\n\
        \              Mode1, write access, DATAST=1: Data-phase duration=\n     \
        \         DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous\
        \ accesses, this value is dont\n              care."
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write-to-read\
        \ or read-to write transaction. The\n              programmed bus turnaround\
        \ delay is inserted between\n              an asynchronous read (in muxed\
        \ or mode D) or write\n              transaction and any other asynchronous\
        \ /synchronous\n              read/write from/to a static bank. If a read\
        \ operation\n              is performed, the bank can be the same or a different\n\
        \              one, whereas it must be different in case of write\n      \
        \        operation to the bank, except in muxed mode or mode\n           \
        \   D. In some cases, whatever the programmed BUSTRUN\n              values,\
        \ the bus turnaround delay is fixed as follows:\n              The bus turnaround\
        \ delay is not inserted between two\n              consecutive asynchronous\
        \ write transfers to the same\n              static memory bank except in\
        \ muxed mode and mode D.\n              There is a bus turnaround delay of\
        \ 1 FMC clock cycle\n              between: Two consecutive asynchronous read\
        \ transfers\n              to the same static memory bank except for modes\
        \ muxed\n              and D. An asynchronous read to an asynchronous or\n\
        \              synchronous write to any static bank or dynamic bank\n    \
        \          except in modes muxed and D mode. There is a bus\n            \
        \  turnaround delay of 2 FMC clock cycle between: Two\n              consecutive\
        \ synchronous write operations (in Burst or\n              Single mode) to\
        \ the same bank. A synchronous write\n              (burst or single) access\
        \ and an asynchronous write or\n              read transfer to or from static\
        \ memory bank (the bank\n              can be the same or a different one\
        \ in case of a read\n              operation. Two consecutive synchronous\
        \ read\n              operations (in Burst or Single mode) followed by any\n\
        \              synchronous/asynchronous read or write from/to\n          \
        \    another static memory bank. There is a bus turnaround\n             \
        \ delay of 3 FMC clock cycle between: Two consecutive\n              synchronous\
        \ write operations (in Burst or Single\n              mode) to different static\
        \ banks. A synchronous write\n              access (in Burst or Single mode)\
        \ and a synchronous\n              read from the same or a different bank.\
        \ The bus\n              turnaround delay allows to match the minimum time\n\
        \              between consecutive transactions (tEHEL from NEx high\n   \
        \           to NEx low) and the maximum time required by the\n           \
        \   memory to free the data bus after a read access\n              (tEHQZ):\
        \ (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN\
        \ + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN\
        \ + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD\
        \ =1.\n              ..."
    - !Field
      name: CLKDIV
      bit_offset: 20
      bit_width: 4
      description: "Clock divide ratio (for FMC_CLK signal)\n              These bits\
        \ define the period of FMC_CLK clock output\n              signal, expressed\
        \ in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM\
        \ or PSRAM accesses, this\n              value is dont care. Note: Refer to\
        \ Section20.6.5:\n              Synchronous transactions for FMC_CLK divider\
        \ ratio\n              formula)"
    - !Field
      name: DATLAT
      bit_offset: 24
      bit_width: 4
      description: "Data latency for synchronous memory For\n              synchronous\
        \ access with read write burst mode enabled\n              these bits define\
        \ the number of memory clock\n              cycles"
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode These bits specify the\n              asynchronous\
        \ access modes as shown in the timing\n              diagrams. They are taken\
        \ into account only when the\n              EXTMOD bit in the FMC_BCRx register\
        \ is\n              1."
  - !Register
    name: PCR
    addr: 0x80
    size_bits: 32
    description: NAND Flash control registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x18
    fields:
    - !Field
      name: PWAITEN
      bit_offset: 1
      bit_width: 1
      description: "Wait feature enable bit. This bit\n              enables the Wait\
        \ feature for the NAND Flash memory\n              bank:"
    - !Field
      name: PBKEN
      bit_offset: 2
      bit_width: 1
      description: "NAND Flash memory bank enable bit. This\n              bit enables\
        \ the memory bank. Accessing a disabled\n              memory bank causes\
        \ an ERROR on AXI bus"
    - !Field
      name: PWID
      bit_offset: 4
      bit_width: 2
      description: "Data bus width. These bits define the\n              external\
        \ memory device width."
    - !Field
      name: ECCEN
      bit_offset: 6
      bit_width: 1
      description: "ECC computation logic enable\n              bit"
    - !Field
      name: TCLR
      bit_offset: 9
      bit_width: 4
      description: "CLE to RE delay. These bits set time\n              from CLE low\
        \ to RE low in number of KCK_FMC clock\n              cycles. The time is\
        \ give by the following formula:\n              t_clr = (TCLR + SET + 2) TKCK_FMC\
        \ where TKCK_FMC is\n              the KCK_FMC clock period Note: Set is MEMSET\
        \ or\n              ATTSET according to the addressed\n              space."
    - !Field
      name: TAR
      bit_offset: 13
      bit_width: 4
      description: "ALE to RE delay. These bits set time\n              from ALE low\
        \ to RE low in number of KCK_FMC clock\n              cycles. Time is: t_ar\
        \ = (TAR + SET + 2) TKCK_FMC\n              where TKCK_FMC is the FMC clock\
        \ period Note: Set is\n              MEMSET or ATTSET according to the addressed\n\
        \              space."
    - !Field
      name: ECCPS
      bit_offset: 17
      bit_width: 3
      description: "ECC page size. These bits define the\n              page size\
        \ for the extended ECC:"
  - !Register
    name: SR
    addr: 0x84
    size_bits: 32
    description: "This register contains information about the\n          FIFO status\
      \ and interrupt. The FMC features a FIFO that\n          is used when writing\
      \ to memories to transfer up to 16\n          words of data.This is used to\
      \ quickly write to the FIFO\n          and free the AXI bus for transactions\
      \ to peripherals\n          other than the FMC, while the FMC is draining its\
      \ FIFO\n          into the memory. One of these register bits indicates the\n\
      \          status of the FIFO, for ECC purposes.The ECC is\n          calculated\
      \ while the data are written to the memory. To\n          read the correct ECC,\
      \ the software must consequently wait\n          until the FIFO is empty."
    reset_value: 0x40
    fields:
    - !Field
      name: IRS
      bit_offset: 0
      bit_width: 1
      description: "Interrupt rising edge status The flag is\n              set by\
        \ hardware and reset by software. Note: If this\n              bit is written\
        \ by software to 1 it will be\n              set."
      read_allowed: true
      write_allowed: true
    - !Field
      name: ILS
      bit_offset: 1
      bit_width: 1
      description: "Interrupt high-level status The flag is\n              set by\
        \ hardware and reset by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: IFS
      bit_offset: 2
      bit_width: 1
      description: "Interrupt falling edge status The flag\n              is set by\
        \ hardware and reset by software. Note: If\n              this bit is written\
        \ by software to 1 it will be\n              set."
      read_allowed: true
      write_allowed: true
    - !Field
      name: IREN
      bit_offset: 3
      bit_width: 1
      description: "Interrupt rising edge detection enable\n              bit"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ILEN
      bit_offset: 4
      bit_width: 1
      description: "Interrupt high-level detection enable\n              bit"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IFEN
      bit_offset: 5
      bit_width: 1
      description: "Interrupt falling edge detection enable\n              bit"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FEMPT
      bit_offset: 6
      bit_width: 1
      description: "FIFO empty. Read-only bit that provides\n              the status\
        \ of the FIFO"
      read_allowed: true
      write_allowed: false
  - !Register
    name: PMEM
    addr: 0x88
    size_bits: 32
    description: "The FMC_PMEM read/write register contains\n          the timing\
      \ information for NAND Flash memory bank. This\n          information is used\
      \ to access either the common memory\n          space of the NAND Flash for\
      \ command, address write access\n          and data read/write access."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfcfcfcfc
    fields:
    - !Field
      name: MEMSET
      bit_offset: 0
      bit_width: 8
      description: "Common memory x setup time These bits\n              define the\
        \ number of KCK_FMC (+1) clock cycles to set\n              up the address\
        \ before the command assertion (NWE,\n              NOE), for NAND Flash read\
        \ or write access to common\n              memory space:"
    - !Field
      name: MEMWAIT
      bit_offset: 8
      bit_width: 8
      description: "Common memory wait time These bits\n              define the minimum\
        \ number of KCK_FMC (+1) clock\n              cycles to assert the command\
        \ (NWE, NOE), for NAND\n              Flash read or write access to common\
        \ memory space.\n              The duration of command assertion is extended\
        \ if the\n              wait signal (NWAIT) is active (low) at the end of\
        \ the\n              programmed value of KCK_FMC:"
    - !Field
      name: MEMHOLD
      bit_offset: 16
      bit_width: 8
      description: "Common memory hold time These bits\n              define the number\
        \ of KCK_FMC clock cycles for write\n              accesses and KCK_FMC+1\
        \ clock cycles for read accesses\n              during which the address is\
        \ held (and data for write\n              accesses) after the command is de-asserted\
        \ (NWE,\n              NOE), for NAND Flash read or write access to common\n\
        \              memory space:"
    - !Field
      name: MEMHIZ
      bit_offset: 24
      bit_width: 8
      description: "Common memory x data bus Hi-Z time These\n              bits define\
        \ the number of KCK_FMC clock cycles during\n              which the data\
        \ bus is kept Hi-Z after the start of a\n              NAND Flash write access\
        \ to common memory space. This\n              is only valid for write transactions:"
  - !Register
    name: PATT
    addr: 0x8c
    size_bits: 32
    description: "The FMC_PATT read/write register contains\n          the timing\
      \ information for NAND Flash memory bank. It is\n          used for 8-bit accesses\
      \ to the attribute memory space of\n          the NAND Flash for the last address\
      \ write access if the\n          timing must differ from that of previous accesses\
      \ (for\n          Ready/Busy management, refer to Section20.8.5: NAND Flash\n\
      \          prewait feature)."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfcfcfcfc
    fields:
    - !Field
      name: ATTSET
      bit_offset: 0
      bit_width: 8
      description: "Attribute memory setup time These bits\n              define the\
        \ number of KCK_FMC (+1) clock cycles to set\n              up address before\
        \ the command assertion (NWE, NOE),\n              for NAND Flash read or\
        \ write access to attribute\n              memory space:"
    - !Field
      name: ATTWAIT
      bit_offset: 8
      bit_width: 8
      description: "Attribute memory wait time These bits\n              define the\
        \ minimum number of x KCK_FMC (+1) clock\n              cycles to assert the\
        \ command (NWE, NOE), for NAND\n              Flash read or write access to\
        \ attribute memory space.\n              The duration for command assertion\
        \ is extended if the\n              wait signal (NWAIT) is active (low) at\
        \ the end of the\n              programmed value of KCK_FMC:"
    - !Field
      name: ATTHOLD
      bit_offset: 16
      bit_width: 8
      description: "Attribute memory hold time These bits\n              define the\
        \ number of KCK_FMC clock cycles during\n              which the address is\
        \ held (and data for write access)\n              after the command de-assertion\
        \ (NWE, NOE), for NAND\n              Flash read or write access to attribute\
        \ memory\n              space:"
    - !Field
      name: ATTHIZ
      bit_offset: 24
      bit_width: 8
      description: "Attribute memory data bus Hi-Z time\n              These bits\
        \ define the number of KCK_FMC clock cycles\n              during which the\
        \ data bus is kept in Hi-Z after the\n              start of a NAND Flash\
        \ write access to attribute\n              memory space on socket. Only valid\
        \ for writ\n              transaction:"
  - !Register
    name: ECCR
    addr: 0x94
    size_bits: 32
    description: "This register contain the current error\n          correction code\
      \ value computed by the ECC computation\n          modules of the FMC NAND controller.\
      \ When the CPU\n          reads/writes the data from a NAND Flash memory page\
      \ at\n          the correct address (refer to Section20.8.6: Computation\n \
      \         of the error correction code (ECC) in NAND Flash memory),\n      \
      \    the data read/written from/to the NAND Flash memory are\n          processed\
      \ automatically by the ECC computation module.\n          When X bytes have\
      \ been read (according to the ECCPS field\n          in the FMC_PCR registers),\
      \ the CPU must read the computed\n          ECC value from the FMC_ECC registers.\
      \ It then verifies if\n          these computed parity data are the same as\
      \ the parity\n          value recorded in the spare area, to determine whether\
      \ a\n          page is valid, and, to correct it otherwise. The FMC_ECCR\n \
      \         register should be cleared after being read by setting\n         \
      \ the ECCEN bit to 0. To compute a new data block, the\n          ECCEN bit\
      \ must be set to 1."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ECC
      bit_offset: 0
      bit_width: 32
      description: "ECC result This field contains the value\n              computed\
        \ by the ECC computation logic. Table167\n              describes the contents\
        \ of these bit\n              fields."
  - !Register
    name: BWTR1
    addr: 0x104
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories.\
      \ When the EXTMOD bit is set\n          in the FMC_BCRx register, then this\
      \ register is active\n          for write access."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in\
        \ asynchronous accesses:\n              ... Note: In synchronous accesses,\
        \ this value is not\n              used, the address setup phase is always\
        \ 1 Flash clock\n              period duration. In muxed mode, the minimum\
        \ ADDSET\n              value is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed\
        \ accesses: ... Note:\n              In synchronous NOR Flash accesses, this\
        \ value is not\n              used, the address hold phase is always 1 Flash\
        \ clock\n              period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration. These bits are\n              written by\
        \ software to define the duration of the\n              data phase (refer\
        \ to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM\
        \ and NOR Flash memory\n              accesses:"
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write transaction\
        \ to match the minimum time between\n              consecutive transactions\
        \ (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period\
        \ &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n\
        \              inserted between a an asynchronous write transfer and\n   \
        \           any other asynchronous /synchronous read or write\n          \
        \    transfer to or from a static bank. If a read\n              operation\
        \ is performed, the bank can be the same or a\n              different one,\
        \ whereas it must be different in case\n              of write operation to\
        \ the bank, except in muxed mode\n              or mode D. In some cases,\
        \ whatever the programmed\n              BUSTRUN values, the bus turnaround\
        \ delay is fixed as\n              follows: The bus turnaround delay is not\
        \ inserted\n              between two consecutive asynchronous write transfers\n\
        \              to the same static memory bank except for muxed mode\n    \
        \          and mode D. There is a bus turnaround delay of 2 FMC\n        \
        \      clock cycle between: Two consecutive synchronous\n              write\
        \ operations (in Burst or Single mode) to the\n              same bank A synchronous\
        \ write transfer ((in Burst or\n              Single mode) and an asynchronous\
        \ write or read\n              transfer to or from static memory bank. There\
        \ is a\n              bus turnaround delay of 3 FMC clock cycle between:\n\
        \              Two consecutive synchronous write operations (in\n        \
        \      Burst or Single mode) to different static banks. A\n              synchronous\
        \ write transfer (in Burst or Single mode)\n              and a synchronous\
        \ read from the same or a different\n              bank. ..."
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode. These bits specify the\n              asynchronous\
        \ access modes as shown in the next timing\n              diagrams.These bits\
        \ are taken into account only when\n              the EXTMOD bit in the FMC_BCRx\
        \ register is\n              1."
  - !Register
    name: BWTR2
    addr: 0x10c
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories.\
      \ When the EXTMOD bit is set\n          in the FMC_BCRx register, then this\
      \ register is active\n          for write access."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in\
        \ asynchronous accesses:\n              ... Note: In synchronous accesses,\
        \ this value is not\n              used, the address setup phase is always\
        \ 1 Flash clock\n              period duration. In muxed mode, the minimum\
        \ ADDSET\n              value is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed\
        \ accesses: ... Note:\n              In synchronous NOR Flash accesses, this\
        \ value is not\n              used, the address hold phase is always 1 Flash\
        \ clock\n              period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration. These bits are\n              written by\
        \ software to define the duration of the\n              data phase (refer\
        \ to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM\
        \ and NOR Flash memory\n              accesses:"
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write transaction\
        \ to match the minimum time between\n              consecutive transactions\
        \ (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period\
        \ &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n\
        \              inserted between a an asynchronous write transfer and\n   \
        \           any other asynchronous /synchronous read or write\n          \
        \    transfer to or from a static bank. If a read\n              operation\
        \ is performed, the bank can be the same or a\n              different one,\
        \ whereas it must be different in case\n              of write operation to\
        \ the bank, except in muxed mode\n              or mode D. In some cases,\
        \ whatever the programmed\n              BUSTRUN values, the bus turnaround\
        \ delay is fixed as\n              follows: The bus turnaround delay is not\
        \ inserted\n              between two consecutive asynchronous write transfers\n\
        \              to the same static memory bank except for muxed mode\n    \
        \          and mode D. There is a bus turnaround delay of 2 FMC\n        \
        \      clock cycle between: Two consecutive synchronous\n              write\
        \ operations (in Burst or Single mode) to the\n              same bank A synchronous\
        \ write transfer ((in Burst or\n              Single mode) and an asynchronous\
        \ write or read\n              transfer to or from static memory bank. There\
        \ is a\n              bus turnaround delay of 3 FMC clock cycle between:\n\
        \              Two consecutive synchronous write operations (in\n        \
        \      Burst or Single mode) to different static banks. A\n              synchronous\
        \ write transfer (in Burst or Single mode)\n              and a synchronous\
        \ read from the same or a different\n              bank. ..."
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode. These bits specify the\n              asynchronous\
        \ access modes as shown in the next timing\n              diagrams.These bits\
        \ are taken into account only when\n              the EXTMOD bit in the FMC_BCRx\
        \ register is\n              1."
  - !Register
    name: BWTR3
    addr: 0x114
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories.\
      \ When the EXTMOD bit is set\n          in the FMC_BCRx register, then this\
      \ register is active\n          for write access."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in\
        \ asynchronous accesses:\n              ... Note: In synchronous accesses,\
        \ this value is not\n              used, the address setup phase is always\
        \ 1 Flash clock\n              period duration. In muxed mode, the minimum\
        \ ADDSET\n              value is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed\
        \ accesses: ... Note:\n              In synchronous NOR Flash accesses, this\
        \ value is not\n              used, the address hold phase is always 1 Flash\
        \ clock\n              period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration. These bits are\n              written by\
        \ software to define the duration of the\n              data phase (refer\
        \ to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM\
        \ and NOR Flash memory\n              accesses:"
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write transaction\
        \ to match the minimum time between\n              consecutive transactions\
        \ (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period\
        \ &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n\
        \              inserted between a an asynchronous write transfer and\n   \
        \           any other asynchronous /synchronous read or write\n          \
        \    transfer to or from a static bank. If a read\n              operation\
        \ is performed, the bank can be the same or a\n              different one,\
        \ whereas it must be different in case\n              of write operation to\
        \ the bank, except in muxed mode\n              or mode D. In some cases,\
        \ whatever the programmed\n              BUSTRUN values, the bus turnaround\
        \ delay is fixed as\n              follows: The bus turnaround delay is not\
        \ inserted\n              between two consecutive asynchronous write transfers\n\
        \              to the same static memory bank except for muxed mode\n    \
        \          and mode D. There is a bus turnaround delay of 2 FMC\n        \
        \      clock cycle between: Two consecutive synchronous\n              write\
        \ operations (in Burst or Single mode) to the\n              same bank A synchronous\
        \ write transfer ((in Burst or\n              Single mode) and an asynchronous\
        \ write or read\n              transfer to or from static memory bank. There\
        \ is a\n              bus turnaround delay of 3 FMC clock cycle between:\n\
        \              Two consecutive synchronous write operations (in\n        \
        \      Burst or Single mode) to different static banks. A\n              synchronous\
        \ write transfer (in Burst or Single mode)\n              and a synchronous\
        \ read from the same or a different\n              bank. ..."
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode. These bits specify the\n              asynchronous\
        \ access modes as shown in the next timing\n              diagrams.These bits\
        \ are taken into account only when\n              the EXTMOD bit in the FMC_BCRx\
        \ register is\n              1."
  - !Register
    name: BWTR4
    addr: 0x11c
    size_bits: 32
    description: "This register contains the control\n          information of each\
      \ memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories.\
      \ When the EXTMOD bit is set\n          in the FMC_BCRx register, then this\
      \ register is active\n          for write access."
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: ADDSET
      bit_offset: 0
      bit_width: 4
      description: "Address setup phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address setup phase\
        \ in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in\
        \ asynchronous accesses:\n              ... Note: In synchronous accesses,\
        \ this value is not\n              used, the address setup phase is always\
        \ 1 Flash clock\n              period duration. In muxed mode, the minimum\
        \ ADDSET\n              value is 1."
    - !Field
      name: ADDHLD
      bit_offset: 4
      bit_width: 4
      description: "Address-hold phase duration. These bits\n              are written\
        \ by software to define the duration of the\n              address hold phase\
        \ (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed\
        \ accesses: ... Note:\n              In synchronous NOR Flash accesses, this\
        \ value is not\n              used, the address hold phase is always 1 Flash\
        \ clock\n              period duration."
    - !Field
      name: DATAST
      bit_offset: 8
      bit_width: 8
      description: "Data-phase duration. These bits are\n              written by\
        \ software to define the duration of the\n              data phase (refer\
        \ to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM\
        \ and NOR Flash memory\n              accesses:"
    - !Field
      name: BUSTURN
      bit_offset: 16
      bit_width: 4
      description: "Bus turnaround phase duration These bits\n              are written\
        \ by software to add a delay at the end of\n              a write transaction\
        \ to match the minimum time between\n              consecutive transactions\
        \ (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period\
        \ &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n\
        \              inserted between a an asynchronous write transfer and\n   \
        \           any other asynchronous /synchronous read or write\n          \
        \    transfer to or from a static bank. If a read\n              operation\
        \ is performed, the bank can be the same or a\n              different one,\
        \ whereas it must be different in case\n              of write operation to\
        \ the bank, except in muxed mode\n              or mode D. In some cases,\
        \ whatever the programmed\n              BUSTRUN values, the bus turnaround\
        \ delay is fixed as\n              follows: The bus turnaround delay is not\
        \ inserted\n              between two consecutive asynchronous write transfers\n\
        \              to the same static memory bank except for muxed mode\n    \
        \          and mode D. There is a bus turnaround delay of 2 FMC\n        \
        \      clock cycle between: Two consecutive synchronous\n              write\
        \ operations (in Burst or Single mode) to the\n              same bank A synchronous\
        \ write transfer ((in Burst or\n              Single mode) and an asynchronous\
        \ write or read\n              transfer to or from static memory bank. There\
        \ is a\n              bus turnaround delay of 3 FMC clock cycle between:\n\
        \              Two consecutive synchronous write operations (in\n        \
        \      Burst or Single mode) to different static banks. A\n              synchronous\
        \ write transfer (in Burst or Single mode)\n              and a synchronous\
        \ read from the same or a different\n              bank. ..."
    - !Field
      name: ACCMOD
      bit_offset: 28
      bit_width: 2
      description: "Access mode. These bits specify the\n              asynchronous\
        \ access modes as shown in the next timing\n              diagrams.These bits\
        \ are taken into account only when\n              the EXTMOD bit in the FMC_BCRx\
        \ register is\n              1."
  - !Register
    name: SDCR1
    addr: 0x140
    size_bits: 32
    description: "This register contains the control\n          parameters for each\
      \ SDRAM memory bank"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2d0
    fields:
    - !Field
      name: NC
      bit_offset: 0
      bit_width: 2
      description: "Number of column address bits These bits\n              define\
        \ the number of bits of a column\n              address."
    - !Field
      name: NR
      bit_offset: 2
      bit_width: 2
      description: "Number of row address bits These bits\n              define the\
        \ number of bits of a row\n              address."
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: "Memory data bus width. These bits define\n              the memory\
        \ device width."
    - !Field
      name: NB
      bit_offset: 6
      bit_width: 1
      description: "Number of internal banks This bit sets\n              the number\
        \ of internal banks."
    - !Field
      name: CAS
      bit_offset: 7
      bit_width: 2
      description: "CAS Latency This bits sets the SDRAM CAS\n              latency\
        \ in number of memory clock\n              cycles"
    - !Field
      name: WP
      bit_offset: 9
      bit_width: 1
      description: "Write protection This bit enables write\n              mode access\
        \ to the SDRAM bank."
    - !Field
      name: SDCLK
      bit_offset: 10
      bit_width: 2
      description: "SDRAM clock configuration These bits\n              define the\
        \ SDRAM clock period for both SDRAM banks\n              and allow disabling\
        \ the clock before changing the\n              frequency. In this case the\
        \ SDRAM must be\n              re-initialized. Note: The corresponding bits\
        \ in the\n              FMC_SDCR2 register is read only."
    - !Field
      name: RBURST
      bit_offset: 12
      bit_width: 1
      description: "Burst read This bit enables burst read\n              mode. The\
        \ SDRAM controller anticipates the next read\n              commands during\
        \ the CAS latency and stores data in\n              the Read FIFO. Note: The\
        \ corresponding bit in the\n              FMC_SDCR2 register is read only."
    - !Field
      name: RPIPE
      bit_offset: 13
      bit_width: 2
      description: "Read pipe These bits define the delay,\n              in KCK_FMC\
        \ clock cycles, for reading data after CAS\n              latency. Note: The\
        \ corresponding bits in the\n              FMC_SDCR2 register is read only."
  - !Register
    name: SDCR2
    addr: 0x144
    size_bits: 32
    description: "This register contains the control\n          parameters for each\
      \ SDRAM memory bank"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2d0
    fields:
    - !Field
      name: NC
      bit_offset: 0
      bit_width: 2
      description: "Number of column address bits These bits\n              define\
        \ the number of bits of a column\n              address."
    - !Field
      name: NR
      bit_offset: 2
      bit_width: 2
      description: "Number of row address bits These bits\n              define the\
        \ number of bits of a row\n              address."
    - !Field
      name: MWID
      bit_offset: 4
      bit_width: 2
      description: "Memory data bus width. These bits define\n              the memory\
        \ device width."
    - !Field
      name: NB
      bit_offset: 6
      bit_width: 1
      description: "Number of internal banks This bit sets\n              the number\
        \ of internal banks."
    - !Field
      name: CAS
      bit_offset: 7
      bit_width: 2
      description: "CAS Latency This bits sets the SDRAM CAS\n              latency\
        \ in number of memory clock\n              cycles"
    - !Field
      name: WP
      bit_offset: 9
      bit_width: 1
      description: "Write protection This bit enables write\n              mode access\
        \ to the SDRAM bank."
    - !Field
      name: SDCLK
      bit_offset: 10
      bit_width: 2
      description: "SDRAM clock configuration These bits\n              define the\
        \ SDRAM clock period for both SDRAM banks\n              and allow disabling\
        \ the clock before changing the\n              frequency. In this case the\
        \ SDRAM must be\n              re-initialized. Note: The corresponding bits\
        \ in the\n              FMC_SDCR2 register is read only."
    - !Field
      name: RBURST
      bit_offset: 12
      bit_width: 1
      description: "Burst read This bit enables burst read\n              mode. The\
        \ SDRAM controller anticipates the next read\n              commands during\
        \ the CAS latency and stores data in\n              the Read FIFO. Note: The\
        \ corresponding bit in the\n              FMC_SDCR2 register is read only."
    - !Field
      name: RPIPE
      bit_offset: 13
      bit_width: 2
      description: "Read pipe These bits define the delay,\n              in KCK_FMC\
        \ clock cycles, for reading data after CAS\n              latency. Note: The\
        \ corresponding bits in the\n              FMC_SDCR2 register is read only."
  - !Register
    name: SDTR1
    addr: 0x148
    size_bits: 32
    description: "This register contains the timing parameters\n          of each\
      \ SDRAM bank"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: TMRD
      bit_offset: 0
      bit_width: 4
      description: "Load Mode Register to Active These bits\n              define\
        \ the delay between a Load Mode Register command\n              and an Active\
        \ or Refresh command in number of memory\n              clock cycles. ...."
    - !Field
      name: TXSR
      bit_offset: 4
      bit_width: 4
      description: "Exit Self-refresh delay These bits\n              define the delay\
        \ from releasing the Self-refresh\n              command to issuing the Activate\
        \ command in number of\n              memory clock cycles. .... Note: If two\
        \ SDRAM devices\n              are used, the FMC_SDTR1 and FMC_SDTR2 must\
        \ be\n              programmed with the same TXSR timing corresponding to\n\
        \              the slowest SDRAM device."
    - !Field
      name: TRAS
      bit_offset: 8
      bit_width: 4
      description: "Self refresh time These bits define the\n              minimum\
        \ Self-refresh period in number of memory clock\n              cycles. ...."
    - !Field
      name: TRC
      bit_offset: 12
      bit_width: 4
      description: "Row cycle delay These bits define the\n              delay between\
        \ the Refresh command and the Activate\n              command, as well as\
        \ the delay between two consecutive\n              Refresh commands. It is\
        \ expressed in number of memory\n              clock cycles. The TRC timing\
        \ is only configured in\n              the FMC_SDTR1 register. If two SDRAM\
        \ devices are\n              used, the TRC must be programmed with the timings\
        \ of\n              the slowest device. .... Note: TRC must match the TRC\n\
        \              and TRFC (Auto Refresh period) timings defined in the\n   \
        \           SDRAM device datasheet. Note: The corresponding bits\n       \
        \       in the FMC_SDTR2 register are dont\n              care."
    - !Field
      name: TWR
      bit_offset: 16
      bit_width: 4
      description: "Recovery delay These bits define the\n              delay between\
        \ a Write and a Precharge command in\n              number of memory clock\
        \ cycles. .... Note: TWR must be\n              programmed to match the write\
        \ recovery time (tWR)\n              defined in the SDRAM datasheet, and to\
        \ guarantee\n              that: TWR &#8805; TRAS - TRCD and TWR\n       \
        \       &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,\n              TRCD=\
        \ 2 cycles. So, TWR &gt;= 2 cycles. TWR must\n              be programmed\
        \ to 0x1. If two SDRAM devices are used,\n              the FMC_SDTR1 and\
        \ FMC_SDTR2 must be programmed with\n              the same TWR timing corresponding\
        \ to the slowest\n              SDRAM device."
    - !Field
      name: TRP
      bit_offset: 20
      bit_width: 4
      description: "Row precharge delay These bits define\n              the delay\
        \ between a Precharge command and another\n              command in number\
        \ of memory clock cycles. The TRP\n              timing is only configured\
        \ in the FMC_SDTR1 register.\n              If two SDRAM devices are used,\
        \ the TRP must be\n              programmed with the timing of the slowest\
        \ device.\n              .... Note: The corresponding bits in the FMC_SDTR2\n\
        \              register are dont care."
    - !Field
      name: TRCD
      bit_offset: 24
      bit_width: 4
      description: "Row to column delay These bits define\n              the delay\
        \ between the Activate command and a\n              Read/Write command in\
        \ number of memory clock cycles.\n              ...."
  - !Register
    name: SDTR2
    addr: 0x14c
    size_bits: 32
    description: "This register contains the timing parameters\n          of each\
      \ SDRAM bank"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfffffff
    fields:
    - !Field
      name: TMRD
      bit_offset: 0
      bit_width: 4
      description: "Load Mode Register to Active These bits\n              define\
        \ the delay between a Load Mode Register command\n              and an Active\
        \ or Refresh command in number of memory\n              clock cycles. ...."
    - !Field
      name: TXSR
      bit_offset: 4
      bit_width: 4
      description: "Exit Self-refresh delay These bits\n              define the delay\
        \ from releasing the Self-refresh\n              command to issuing the Activate\
        \ command in number of\n              memory clock cycles. .... Note: If two\
        \ SDRAM devices\n              are used, the FMC_SDTR1 and FMC_SDTR2 must\
        \ be\n              programmed with the same TXSR timing corresponding to\n\
        \              the slowest SDRAM device."
    - !Field
      name: TRAS
      bit_offset: 8
      bit_width: 4
      description: "Self refresh time These bits define the\n              minimum\
        \ Self-refresh period in number of memory clock\n              cycles. ...."
    - !Field
      name: TRC
      bit_offset: 12
      bit_width: 4
      description: "Row cycle delay These bits define the\n              delay between\
        \ the Refresh command and the Activate\n              command, as well as\
        \ the delay between two consecutive\n              Refresh commands. It is\
        \ expressed in number of memory\n              clock cycles. The TRC timing\
        \ is only configured in\n              the FMC_SDTR1 register. If two SDRAM\
        \ devices are\n              used, the TRC must be programmed with the timings\
        \ of\n              the slowest device. .... Note: TRC must match the TRC\n\
        \              and TRFC (Auto Refresh period) timings defined in the\n   \
        \           SDRAM device datasheet. Note: The corresponding bits\n       \
        \       in the FMC_SDTR2 register are dont\n              care."
    - !Field
      name: TWR
      bit_offset: 16
      bit_width: 4
      description: "Recovery delay These bits define the\n              delay between\
        \ a Write and a Precharge command in\n              number of memory clock\
        \ cycles. .... Note: TWR must be\n              programmed to match the write\
        \ recovery time (tWR)\n              defined in the SDRAM datasheet, and to\
        \ guarantee\n              that: TWR &#8805; TRAS - TRCD and TWR\n       \
        \       &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,\n              TRCD=\
        \ 2 cycles. So, TWR &gt;= 2 cycles. TWR must\n              be programmed\
        \ to 0x1. If two SDRAM devices are used,\n              the FMC_SDTR1 and\
        \ FMC_SDTR2 must be programmed with\n              the same TWR timing corresponding\
        \ to the slowest\n              SDRAM device."
    - !Field
      name: TRP
      bit_offset: 20
      bit_width: 4
      description: "Row precharge delay These bits define\n              the delay\
        \ between a Precharge command and another\n              command in number\
        \ of memory clock cycles. The TRP\n              timing is only configured\
        \ in the FMC_SDTR1 register.\n              If two SDRAM devices are used,\
        \ the TRP must be\n              programmed with the timing of the slowest\
        \ device.\n              .... Note: The corresponding bits in the FMC_SDTR2\n\
        \              register are dont care."
    - !Field
      name: TRCD
      bit_offset: 24
      bit_width: 4
      description: "Row to column delay These bits define\n              the delay\
        \ between the Activate command and a\n              Read/Write command in\
        \ number of memory clock cycles.\n              ...."
  - !Register
    name: SDCMR
    addr: 0x150
    size_bits: 32
    description: "This register contains the command issued\n          when the SDRAM\
      \ device is accessed. This register is used\n          to initialize the SDRAM\
      \ device, and to activate the\n          Self-refresh and the Power-down modes.\
      \ As soon as the\n          MODE field is written, the command will be issued\
      \ only to\n          one or to both SDRAM banks according to CTB1 and CTB2\n\
      \          command bits. This register is the same for both SDRAM\n        \
      \  banks."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: "Command mode These bits define the\n              command issued\
        \ to the SDRAM device. Note: When a\n              command is issued, at least\
        \ one Command Target Bank\n              bit ( CTB1 or CTB2) must be set otherwise\
        \ the command\n              will be ignored. Note: If two SDRAM banks are\
        \ used,\n              the Auto-refresh and PALL command must be issued\n\
        \              simultaneously to the two devices with CTB1 and CTB2\n    \
        \          bits set otherwise the command will be ignored. Note:\n       \
        \       If only one SDRAM bank is used and a command is\n              issued\
        \ with its associated CTB bit set, the other CTB\n              bit of the\
        \ unused bank must be kept to\n              0."
    - !Field
      name: CTB2
      bit_offset: 3
      bit_width: 1
      description: "Command Target Bank 2 This bit indicates\n              whether\
        \ the command will be issued to SDRAM Bank 2 or\n              not."
    - !Field
      name: CTB1
      bit_offset: 4
      bit_width: 1
      description: "Command Target Bank 1 This bit indicates\n              whether\
        \ the command will be issued to SDRAM Bank 1 or\n              not."
    - !Field
      name: NRFS
      bit_offset: 5
      bit_width: 4
      description: "Number of Auto-refresh These bits define\n              the number\
        \ of consecutive Auto-refresh commands\n              issued when MODE = 011.\
        \ ...."
    - !Field
      name: MRD
      bit_offset: 9
      bit_width: 14
      description: "Mode Register definition This 14-bit\n              field defines\
        \ the SDRAM Mode Register content. The\n              Mode Register is programmed\
        \ using the Load Mode\n              Register command. The MRD[13:0] bits\
        \ are also used to\n              program the extended mode register for mobile\n\
        \              SDRAM."
  - !Register
    name: SDRTR
    addr: 0x154
    size_bits: 32
    description: "This register sets the refresh rate in\n          number of SDCLK\
      \ clock cycles between the refresh cycles\n          by configuring the Refresh\
      \ Timer Count value.Examplewhere\n          64 ms is the SDRAM refresh period.The\
      \ refresh rate must\n          be increased by 20 SDRAM clock cycles (as in\
      \ the above\n          example) to obtain a safe margin if an internal refresh\n\
      \          request occurs when a read request has been accepted. It\n      \
      \    corresponds to a COUNT value of 0000111000000 (448). This\n          13-bit\
      \ field is loaded into a timer which is decremented\n          using the SDRAM\
      \ clock. This timer generates a refresh\n          pulse when zero is reached.\
      \ The COUNT value must be set\n          at least to 41 SDRAM clock cycles.As\
      \ soon as the\n          FMC_SDRTR register is programmed, the timer starts\n\
      \          counting. If the value programmed in the register is 0,\n       \
      \   no refresh is carried out. This register must not be\n          reprogrammed\
      \ after the initialization procedure to avoid\n          modifying the refresh\
      \ rate.Each time a refresh pulse is\n          generated, this 13-bit COUNT\
      \ field is reloaded into the\n          counter.If a memory access is in progress,\
      \ the\n          Auto-refresh request is delayed. However, if the memory\n \
      \         access and Auto-refresh requests are generated\n          simultaneously,\
      \ the Auto-refresh takes precedence. If the\n          memory access occurs\
      \ during a refresh operation, the\n          request is buffered to be processed\
      \ when the refresh is\n          complete.This register is common to SDRAM bank\
      \ 1 and bank\n          2."
    fields:
    - !Field
      name: CRE
      bit_offset: 0
      bit_width: 1
      description: "Clear Refresh error flag This bit is\n              used to clear\
        \ the Refresh Error Flag (RE) in the\n              Status Register."
      read_allowed: false
      write_allowed: true
    - !Field
      name: COUNT
      bit_offset: 1
      bit_width: 13
      description: "Refresh Timer Count This 13-bit field\n              defines the\
        \ refresh rate of the SDRAM device. It is\n              expressed in number\
        \ of memory clock cycles. It must\n              be set at least to 41 SDRAM\
        \ clock cycles (0x29).\n              Refresh rate = (COUNT + 1) x SDRAM frequency\
        \ clock\n              COUNT = (SDRAM refresh period / Number of rows) -\n\
        \              20"
      read_allowed: true
      write_allowed: true
    - !Field
      name: REIE
      bit_offset: 14
      bit_width: 1
      description: RES Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDSR
    addr: 0x158
    size_bits: 32
    description: SDRAM Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RE
      bit_offset: 0
      bit_width: 1
      description: "Refresh error flag An interrupt is\n              generated if\
        \ REIE = 1 and RE = 1"
    - !Field
      name: MODES1
      bit_offset: 1
      bit_width: 2
      description: "Status Mode for Bank 1 These bits define\n              the Status\
        \ Mode of SDRAM Bank 1."
    - !Field
      name: MODES2
      bit_offset: 3
      bit_width: 2
      description: "Status Mode for Bank 2 These bits define\n              the Status\
        \ Mode of SDRAM Bank 2."
- !Module
  name: CEC
  description: CEC
  base_addr: 0x40006c00
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: CEC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CECEN
      bit_offset: 0
      bit_width: 1
      description: "CEC Enable The CECEN bit is set and\n              cleared by\
        \ software. CECEN=1 starts message reception\n              and enables the\
        \ TXSOM control. CECEN=0 disables the\n              CEC peripheral, clears\
        \ all bits of CEC_CR register\n              and aborts any on-going reception\
        \ or\n              transmission."
    - !Field
      name: TXSOM
      bit_offset: 1
      bit_width: 1
      description: "Tx Start Of Message TXSOM is set by\n              software to\
        \ command transmission of the first byte of\n              a CEC message.\
        \ If the CEC message consists of only\n              one byte, TXEOM must\
        \ be set before of TXSOM.\n              Start-Bit is effectively started\
        \ on the CEC line\n              after SFT is counted. If TXSOM is set while\
        \ a message\n              reception is ongoing, transmission will start after\n\
        \              the end of reception. TXSOM is cleared by hardware\n      \
        \        after the last byte of the message is sent with a\n             \
        \ positive acknowledge (TXEND=1), in case of\n              transmission underrun\
        \ (TXUDR=1), negative acknowledge\n              (TXACKE=1), and transmission\
        \ error (TXERR=1). It is\n              also cleared by CECEN=0. It is not\
        \ cleared and\n              transmission is automatically retried in case\
        \ of\n              arbitration lost (ARBLST=1). TXSOM can be also used\n\
        \              as a status bit informing application whether any\n       \
        \       transmission request is pending or under execution.\n            \
        \  The application can abort a transmission request at\n              any\
        \ time by clearing the CECEN bit. Note: TXSOM must\n              be set when\
        \ CECEN=1 TXSOM must be set when\n              transmission data is available\
        \ into TXDR HEADERs\n              first four bits containing own peripheral\
        \ address are\n              taken from TXDR[7:4], not from CEC_CFGR.OAR which\
        \ is\n              used only for reception"
    - !Field
      name: TXEOM
      bit_offset: 2
      bit_width: 1
      description: "Tx End Of Message The TXEOM bit is set\n              by software\
        \ to command transmission of the last byte\n              of a CEC message.\
        \ TXEOM is cleared by hardware at the\n              same time and under the\
        \ same conditions as for TXSOM.\n              Note: TXEOM must be set when\
        \ CECEN=1 TXEOM must be\n              set before writing transmission data\
        \ to TXDR If TXEOM\n              is set when TXSOM=0, transmitted message\
        \ will consist\n              of 1 byte (HEADER) only (PING message)"
  - !Register
    name: CFGR
    addr: 0x4
    size_bits: 32
    description: "This register is used to configure the\n          HDMI-CEC controller.\
      \ It is mandatory to write CEC_CFGR\n          only when CECEN=0."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SFT
      bit_offset: 0
      bit_width: 3
      description: "Signal Free Time SFT bits are set by\n              software.\
        \ In the SFT=0x0 configuration the number of\n              nominal data bit\
        \ periods waited before transmission\n              is ruled by hardware according\
        \ to the transmission\n              history. In all the other configurations\
        \ the SFT\n              number is determined by software. * 0x0 ** 2.5\n\
        \              Data-Bit periods if CEC is the last bus initiator\n       \
        \       with unsuccessful transmission (ARBLST=1, TXERR=1,\n             \
        \ TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is\n              the\
        \ new bus initiator ** 6 Data-Bit periods if CEC is\n              the last\
        \ bus initiator with successful transmission\n              (TXEOM=1) * 0x1:\
        \ 0.5 nominal data bit periods * 0x2:\n              1.5 nominal data bit\
        \ periods * 0x3: 2.5 nominal data\n              bit periods * 0x4: 3.5 nominal\
        \ data bit periods *\n              0x5: 4.5 nominal data bit periods * 0x6:\
        \ 5.5 nominal\n              data bit periods * 0x7: 6.5 nominal data bit\n\
        \              periods"
    - !Field
      name: RXTOL
      bit_offset: 3
      bit_width: 1
      description: "Rx-Tolerance The RXTOL bit is set and\n              cleared by\
        \ software. ** Start-Bit, +/- 200 s rise,\n              +/- 200 s fall. **\
        \ Data-Bit: +/- 200 s rise. +/- 350\n              s fall. ** Start-Bit: +/-\
        \ 400 s rise, +/- 400 s fall\n              ** Data-Bit: +/-300 s rise, +/-\
        \ 500 s\n              fall"
    - !Field
      name: BRESTP
      bit_offset: 4
      bit_width: 1
      description: "Rx-Stop on Bit Rising Error The BRESTP\n              bit is set\
        \ and cleared by software."
    - !Field
      name: BREGEN
      bit_offset: 5
      bit_width: 1
      description: "Generate Error-Bit on Bit Rising Error\n              The BREGEN\
        \ bit is set and cleared by software. Note:\n              If BRDNOGEN=0,\
        \ an Error-bit is generated upon BRE\n              detection with BRESTP=1\
        \ in broadcast even if\n              BREGEN=0"
    - !Field
      name: LBPEGEN
      bit_offset: 6
      bit_width: 1
      description: "Generate Error-Bit on Long Bit Period\n              Error The\
        \ LBPEGEN bit is set and cleared by software.\n              Note: If BRDNOGEN=0,\
        \ an Error-bit is generated upon\n              LBPE detection in broadcast\
        \ even if\n              LBPEGEN=0"
    - !Field
      name: BRDNOGEN
      bit_offset: 7
      bit_width: 1
      description: "Avoid Error-Bit Generation in Broadcast\n              The BRDNOGEN\
        \ bit is set and cleared by\n              software."
    - !Field
      name: SFTOPT
      bit_offset: 8
      bit_width: 1
      description: "SFT Option Bit The SFTOPT bit is set and\n              cleared\
        \ by software."
    - !Field
      name: OAR
      bit_offset: 16
      bit_width: 15
      description: "Own addresses configuration The OAR bits\n              are set\
        \ by software to select which destination\n              logical addresses\
        \ has to be considered in receive\n              mode. Each bit, when set,\
        \ enables the CEC logical\n              address identified by the given bit\
        \ position. At the\n              end of HEADER reception, the received destination\n\
        \              address is compared with the enabled addresses. In\n      \
        \        case of matching address, the incoming message is\n             \
        \ acknowledged and received. In case of non-matching\n              address,\
        \ the incoming message is received only in\n              listen mode (LSTN=1),\
        \ but without acknowledge sent.\n              Broadcast messages are always\
        \ received. Example: OAR\n              = 0b000 0000 0010 0001 means that\
        \ CEC acknowledges\n              addresses 0x0 and 0x5. Consequently, each\
        \ message\n              directed to one of these addresses is\n         \
        \     received."
    - !Field
      name: LSTN
      bit_offset: 31
      bit_width: 1
      description: "Listen mode LSTN bit is set and cleared\n              by software."
  - !Register
    name: TXDR
    addr: 0x8
    size_bits: 32
    description: CEC Tx data register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXD
      bit_offset: 0
      bit_width: 8
      description: "Tx Data register. TXD is a write-only\n              register\
        \ containing the data byte to be transmitted.\n              Note: TXD must\
        \ be written when\n              TXSTART=1"
  - !Register
    name: RXDR
    addr: 0xc
    size_bits: 32
    description: CEC Rx Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXD
      bit_offset: 0
      bit_width: 8
      description: "Rx Data register. RXD is read-only and\n              contains\
        \ the last data byte which has been received\n              from the CEC line."
  - !Register
    name: ISR
    addr: 0x10
    size_bits: 32
    description: "CEC Interrupt and Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXBR
      bit_offset: 0
      bit_width: 1
      description: "Rx-Byte Received The RXBR bit is set by\n              hardware\
        \ to inform application that a new byte has\n              been received from\
        \ the CEC line and stored into the\n              RXD buffer. RXBR is cleared\
        \ by software write at\n              1."
    - !Field
      name: RXEND
      bit_offset: 1
      bit_width: 1
      description: "End Of Reception RXEND is set by\n              hardware to inform\
        \ application that the last byte of\n              a CEC message is received\
        \ from the CEC line and\n              stored into the RXD buffer. RXEND is\
        \ set at the same\n              time of RXBR. RXEND is cleared by software\
        \ write at\n              1."
    - !Field
      name: RXOVR
      bit_offset: 2
      bit_width: 1
      description: "Rx-Overrun RXOVR is set by hardware if\n              RXBR is\
        \ not yet cleared at the time a new byte is\n              received on the\
        \ CEC line and stored into RXD. RXOVR\n              assertion stops message\
        \ reception so that no\n              acknowledge is sent. In case of broadcast,\
        \ a negative\n              acknowledge is sent. RXOVR is cleared by software\n\
        \              write at 1."
    - !Field
      name: BRE
      bit_offset: 3
      bit_width: 1
      description: "Rx-Bit Rising Error BRE is set by\n              hardware in case\
        \ a Data-Bit waveform is detected with\n              Bit Rising Error. BRE\
        \ is set either at the time the\n              misplaced rising edge occurs,\
        \ or at the end of the\n              maximum BRE tolerance allowed by RXTOL,\
        \ in case\n              rising edge is still longing. BRE stops message\n\
        \              reception if BRESTP=1. BRE generates an Error-Bit on\n    \
        \          the CEC line if BREGEN=1. BRE is cleared by software\n        \
        \      write at 1."
    - !Field
      name: SBPE
      bit_offset: 4
      bit_width: 1
      description: "Rx-Short Bit Period Error SBPE is set by\n              hardware\
        \ in case a Data-Bit waveform is detected with\n              Short Bit Period\
        \ Error. SBPE is set at the time the\n              anticipated falling edge\
        \ occurs. SBPE generates an\n              Error-Bit on the CEC line. SBPE\
        \ is cleared by\n              software write at 1."
    - !Field
      name: LBPE
      bit_offset: 5
      bit_width: 1
      description: "Rx-Long Bit Period Error LBPE is set by\n              hardware\
        \ in case a Data-Bit waveform is detected with\n              Long Bit Period\
        \ Error. LBPE is set at the end of the\n              maximum bit-extension\
        \ tolerance allowed by RXTOL, in\n              case falling edge is still\
        \ longing. LBPE always stops\n              reception of the CEC message.\
        \ LBPE generates an\n              Error-Bit on the CEC line if LBPEGEN=1.\
        \ In case of\n              broadcast, Error-Bit is generated even in case\
        \ of\n              LBPEGEN=0. LBPE is cleared by software write at\n    \
        \          1."
    - !Field
      name: RXACKE
      bit_offset: 6
      bit_width: 1
      description: "Rx-Missing Acknowledge In receive mode,\n              RXACKE\
        \ is set by hardware to inform application that\n              no acknowledge\
        \ was seen on the CEC line. RXACKE\n              applies only for broadcast\
        \ messages and in listen\n              mode also for not directly addressed\
        \ messages\n              (destination address not enabled in OAR). RXACKE\n\
        \              aborts message reception. RXACKE is cleared by\n          \
        \    software write at 1."
    - !Field
      name: ARBLST
      bit_offset: 7
      bit_width: 1
      description: "Arbitration Lost ARBLST is set by\n              hardware to inform\
        \ application that CEC device is\n              switching to reception due\
        \ to arbitration lost event\n              following the TXSOM command. ARBLST\
        \ can be due either\n              to a contending CEC device starting earlier\
        \ or\n              starting at the same time but with higher HEADER\n   \
        \           priority. After ARBLST assertion TXSOM bit keeps\n           \
        \   pending for next transmission attempt. ARBLST is\n              cleared\
        \ by software write at 1."
    - !Field
      name: TXBR
      bit_offset: 8
      bit_width: 1
      description: "Tx-Byte Request TXBR is set by hardware\n              to inform\
        \ application that the next transmission data\n              has to be written\
        \ to TXDR. TXBR is set when the 4th\n              bit of currently transmitted\
        \ byte is sent.\n              Application must write the next byte to TXDR\
        \ within 6\n              nominal data-bit periods before transmission underrun\n\
        \              error occurs (TXUDR). TXBR is cleared by software\n       \
        \       write at 1."
    - !Field
      name: TXEND
      bit_offset: 9
      bit_width: 1
      description: "End of Transmission TXEND is set by\n              hardware to\
        \ inform application that the last byte of\n              the CEC message\
        \ has been successfully transmitted.\n              TXEND clears the TXSOM\
        \ and TXEOM control bits. TXEND\n              is cleared by software write\
        \ at 1."
    - !Field
      name: TXUDR
      bit_offset: 10
      bit_width: 1
      description: "Tx-Buffer Underrun In transmission mode,\n              TXUDR\
        \ is set by hardware if application was not in\n              time to load\
        \ TXDR before of next byte transmission.\n              TXUDR aborts message\
        \ transmission and clears TXSOM\n              and TXEOM control bits. TXUDR\
        \ is cleared by software\n              write at 1"
    - !Field
      name: TXERR
      bit_offset: 11
      bit_width: 1
      description: "Tx-Error In transmission mode, TXERR is\n              set by\
        \ hardware if the CEC initiator detects low\n              impedance on the\
        \ CEC line while it is released. TXERR\n              aborts message transmission\
        \ and clears TXSOM and\n              TXEOM controls. TXERR is cleared by\
        \ software write at\n              1."
    - !Field
      name: TXACKE
      bit_offset: 12
      bit_width: 1
      description: "Tx-Missing Acknowledge Error In\n              transmission mode,\
        \ TXACKE is set by hardware to\n              inform application that no acknowledge\
        \ was received.\n              In case of broadcast transmission, TXACKE informs\n\
        \              application that a negative acknowledge was received.\n   \
        \           TXACKE aborts message transmission and clears TXSOM\n        \
        \      and TXEOM controls. TXACKE is cleared by software\n              write\
        \ at 1."
  - !Register
    name: IER
    addr: 0x14
    size_bits: 32
    description: CEC interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXBRIE
      bit_offset: 0
      bit_width: 1
      description: "Rx-Byte Received Interrupt Enable The\n              RXBRIE bit\
        \ is set and cleared by\n              software."
    - !Field
      name: RXENDIE
      bit_offset: 1
      bit_width: 1
      description: "End Of Reception Interrupt Enable The\n              RXENDIE bit\
        \ is set and cleared by\n              software."
    - !Field
      name: RXOVRIE
      bit_offset: 2
      bit_width: 1
      description: "Rx-Buffer Overrun Interrupt Enable The\n              RXOVRIE\
        \ bit is set and cleared by\n              software."
    - !Field
      name: BREIE
      bit_offset: 3
      bit_width: 1
      description: "Bit Rising Error Interrupt Enable The\n              BREIE bit\
        \ is set and cleared by\n              software."
    - !Field
      name: SBPEIE
      bit_offset: 4
      bit_width: 1
      description: "Short Bit Period Error Interrupt Enable\n              The SBPEIE\
        \ bit is set and cleared by\n              software."
    - !Field
      name: LBPEIE
      bit_offset: 5
      bit_width: 1
      description: "Long Bit Period Error Interrupt Enable\n              The LBPEIE\
        \ bit is set and cleared by\n              software."
    - !Field
      name: RXACKIE
      bit_offset: 6
      bit_width: 1
      description: "Rx-Missing Acknowledge Error Interrupt\n              Enable The\
        \ RXACKIE bit is set and cleared by\n              software."
    - !Field
      name: ARBLSTIE
      bit_offset: 7
      bit_width: 1
      description: "Arbitration Lost Interrupt Enable The\n              ARBLSTIE\
        \ bit is set and cleared by\n              software."
    - !Field
      name: TXBRIE
      bit_offset: 8
      bit_width: 1
      description: "Tx-Byte Request Interrupt Enable The\n              TXBRIE bit\
        \ is set and cleared by\n              software."
    - !Field
      name: TXENDIE
      bit_offset: 9
      bit_width: 1
      description: "Tx-End Of Message Interrupt Enable The\n              TXENDIE\
        \ bit is set and cleared by\n              software."
    - !Field
      name: TXUDRIE
      bit_offset: 10
      bit_width: 1
      description: "Tx-Underrun Interrupt Enable The TXUDRIE\n              bit is\
        \ set and cleared by software."
    - !Field
      name: TXERRIE
      bit_offset: 11
      bit_width: 1
      description: "Tx-Error Interrupt Enable The TXERRIE\n              bit is set\
        \ and cleared by software."
    - !Field
      name: TXACKIE
      bit_offset: 12
      bit_width: 1
      description: "Tx-Missing Acknowledge Error Interrupt\n              Enable The\
        \ TXACKEIE bit is set and cleared by\n              software."
- !Module
  name: HSEM
  description: HSEM
  base_addr: 0x58026400
  size: 0x400
  registers:
  - !Register
    name: HSEM_R0
    addr: 0x0
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R1
    addr: 0x4
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R2
    addr: 0x8
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R3
    addr: 0xc
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R4
    addr: 0x10
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R5
    addr: 0x14
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R6
    addr: 0x18
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R7
    addr: 0x1c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R8
    addr: 0x20
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R9
    addr: 0x24
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R10
    addr: 0x28
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R11
    addr: 0x2c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R12
    addr: 0x30
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R13
    addr: 0x34
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R14
    addr: 0x38
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R15
    addr: 0x3c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R16
    addr: 0x40
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R17
    addr: 0x44
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R18
    addr: 0x48
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R19
    addr: 0x4c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R20
    addr: 0x50
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R21
    addr: 0x54
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R22
    addr: 0x58
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R23
    addr: 0x5c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R24
    addr: 0x60
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R25
    addr: 0x64
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R26
    addr: 0x68
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R27
    addr: 0x6c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R28
    addr: 0x70
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R29
    addr: 0x74
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R30
    addr: 0x78
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_R31
    addr: 0x7c
    size_bits: 32
    description: HSEM register HSEM_R0 HSEM_R31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR0
    addr: 0x80
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR1
    addr: 0x84
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR2
    addr: 0x88
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR3
    addr: 0x8c
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR4
    addr: 0x90
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR5
    addr: 0x94
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR6
    addr: 0x98
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR7
    addr: 0x9c
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR8
    addr: 0xa0
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR9
    addr: 0xa4
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR10
    addr: 0xa8
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR11
    addr: 0xac
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR12
    addr: 0xb0
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR13
    addr: 0xb4
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR14
    addr: 0xb8
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR15
    addr: 0xbc
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR16
    addr: 0xc0
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR17
    addr: 0xc4
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR18
    addr: 0xc8
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR19
    addr: 0xcc
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR20
    addr: 0xd0
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR21
    addr: 0xd4
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR22
    addr: 0xd8
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR23
    addr: 0xdc
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR24
    addr: 0xe0
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR25
    addr: 0xe4
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR26
    addr: 0xe8
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR27
    addr: 0xec
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR28
    addr: 0xf0
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR29
    addr: 0xf4
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR30
    addr: 0xf8
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_RLR31
    addr: 0xfc
    size_bits: 32
    description: HSEM Read lock register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROCID
      bit_offset: 0
      bit_width: 8
      description: Semaphore ProcessID
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: Semaphore MasterID
    - !Field
      name: LOCK
      bit_offset: 31
      bit_width: 1
      description: Lock indication
  - !Register
    name: HSEM_IER
    addr: 0x100
    size_bits: 32
    description: HSEM Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISEM0
      bit_offset: 0
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM1
      bit_offset: 1
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM2
      bit_offset: 2
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM3
      bit_offset: 3
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM4
      bit_offset: 4
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM5
      bit_offset: 5
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM6
      bit_offset: 6
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM7
      bit_offset: 7
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM8
      bit_offset: 8
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM9
      bit_offset: 9
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM10
      bit_offset: 10
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM11
      bit_offset: 11
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM12
      bit_offset: 12
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM13
      bit_offset: 13
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM14
      bit_offset: 14
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM15
      bit_offset: 15
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM16
      bit_offset: 16
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM17
      bit_offset: 17
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM18
      bit_offset: 18
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM19
      bit_offset: 19
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM20
      bit_offset: 20
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM21
      bit_offset: 21
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM22
      bit_offset: 22
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM23
      bit_offset: 23
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM24
      bit_offset: 24
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM25
      bit_offset: 25
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM26
      bit_offset: 26
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM27
      bit_offset: 27
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM28
      bit_offset: 28
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM29
      bit_offset: 29
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM30
      bit_offset: 30
      bit_width: 1
      description: "Interrupt semaphore n enable\n              bit"
    - !Field
      name: ISEM31
      bit_offset: 31
      bit_width: 1
      description: "Interrupt(N) semaphore n enable\n              bit."
  - !Register
    name: HSEM_ICR
    addr: 0x104
    size_bits: 32
    description: HSEM Interrupt clear register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISEM0
      bit_offset: 0
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM1
      bit_offset: 1
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM2
      bit_offset: 2
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM3
      bit_offset: 3
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM4
      bit_offset: 4
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM5
      bit_offset: 5
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM6
      bit_offset: 6
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM7
      bit_offset: 7
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM8
      bit_offset: 8
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM9
      bit_offset: 9
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM10
      bit_offset: 10
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM11
      bit_offset: 11
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM12
      bit_offset: 12
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM13
      bit_offset: 13
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM14
      bit_offset: 14
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM15
      bit_offset: 15
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM16
      bit_offset: 16
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM17
      bit_offset: 17
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM18
      bit_offset: 18
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM19
      bit_offset: 19
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM20
      bit_offset: 20
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM21
      bit_offset: 21
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM22
      bit_offset: 22
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM23
      bit_offset: 23
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM24
      bit_offset: 24
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM25
      bit_offset: 25
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM26
      bit_offset: 26
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM27
      bit_offset: 27
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM28
      bit_offset: 28
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM29
      bit_offset: 29
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM30
      bit_offset: 30
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
    - !Field
      name: ISEM31
      bit_offset: 31
      bit_width: 1
      description: "Interrupt(N) semaphore n clear\n              bit"
  - !Register
    name: HSEM_ISR
    addr: 0x108
    size_bits: 32
    description: HSEM Interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISEM0
      bit_offset: 0
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM1
      bit_offset: 1
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM2
      bit_offset: 2
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM3
      bit_offset: 3
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM4
      bit_offset: 4
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM5
      bit_offset: 5
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM6
      bit_offset: 6
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM7
      bit_offset: 7
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM8
      bit_offset: 8
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM9
      bit_offset: 9
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM10
      bit_offset: 10
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM11
      bit_offset: 11
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM12
      bit_offset: 12
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM13
      bit_offset: 13
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM14
      bit_offset: 14
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM15
      bit_offset: 15
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM16
      bit_offset: 16
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM17
      bit_offset: 17
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM18
      bit_offset: 18
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM19
      bit_offset: 19
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM20
      bit_offset: 20
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM21
      bit_offset: 21
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM22
      bit_offset: 22
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM23
      bit_offset: 23
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM24
      bit_offset: 24
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM25
      bit_offset: 25
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM26
      bit_offset: 26
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM27
      bit_offset: 27
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM28
      bit_offset: 28
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM29
      bit_offset: 29
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM30
      bit_offset: 30
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
    - !Field
      name: ISEM31
      bit_offset: 31
      bit_width: 1
      description: "Interrupt(N) semaphore n status bit\n              before enable\
        \ (mask)"
  - !Register
    name: HSEM_MISR
    addr: 0x10c
    size_bits: 32
    description: "HSEM Masked interrupt status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ISEM0
      bit_offset: 0
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM1
      bit_offset: 1
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM2
      bit_offset: 2
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM3
      bit_offset: 3
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM4
      bit_offset: 4
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM5
      bit_offset: 5
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM6
      bit_offset: 6
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM7
      bit_offset: 7
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM8
      bit_offset: 8
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM9
      bit_offset: 9
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM10
      bit_offset: 10
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM11
      bit_offset: 11
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM12
      bit_offset: 12
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM13
      bit_offset: 13
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM14
      bit_offset: 14
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM15
      bit_offset: 15
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM16
      bit_offset: 16
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM17
      bit_offset: 17
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM18
      bit_offset: 18
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM19
      bit_offset: 19
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM20
      bit_offset: 20
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM21
      bit_offset: 21
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM22
      bit_offset: 22
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM23
      bit_offset: 23
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM24
      bit_offset: 24
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM25
      bit_offset: 25
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM26
      bit_offset: 26
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM27
      bit_offset: 27
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM28
      bit_offset: 28
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM29
      bit_offset: 29
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM30
      bit_offset: 30
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
    - !Field
      name: ISEM31
      bit_offset: 31
      bit_width: 1
      description: "masked interrupt(N) semaphore n status\n              bit after\
        \ enable (mask)"
  - !Register
    name: HSEM_CR
    addr: 0x140
    size_bits: 32
    description: HSEM Clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASTERID
      bit_offset: 8
      bit_width: 8
      description: "MasterID of semaphores to be\n              cleared"
    - !Field
      name: KEY
      bit_offset: 16
      bit_width: 16
      description: Semaphore clear Key
  - !Register
    name: HSEM_KEYR
    addr: 0x144
    size_bits: 32
    description: HSEM Interrupt clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 16
      bit_width: 16
      description: Semaphore Clear Key
- !Module
  name: I2C1
  description: I2C
  base_addr: 0x40005400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: "Peripheral enable Note: When PE=0, the\n              I2C SCL\
        \ and SDA lines are released. Internal state\n              machines and status\
        \ bits are put back to their reset\n              value. When cleared, PE\
        \ must be kept low for at least\n              3 APB clock cycles."
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: "Address match Interrupt enable (slave\n              only)"
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: "Not acknowledge received Interrupt\n              enable"
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: "STOP detection Interrupt\n              enable"
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete interrupt enable Note:\n              Any of\
        \ these events will generate an interrupt:\n              Transfer Complete\
        \ (TC) Transfer Complete Reload\n              (TCR)"
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: "Error interrupts enable Note: Any of\n              these errors\
        \ generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error\
        \ detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection\
        \ (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n\
        \              (ALERT)"
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: "Digital noise filter These bits are used\n              to configure\
        \ the digital noise filter on SDA and SCL\n              input. The digital\
        \ filter will filter spikes with a\n              length of up to DNF[3:0]\
        \ * tI2CCLK ... Note: If the\n              analog filter is also enabled,\
        \ the digital filter is\n              added to the analog filter. This filter\
        \ can only be\n              programmed when the I2C is disabled (PE =\n \
        \             0)."
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: "Analog noise filter OFF Note: This bit\n              can only\
        \ be programmed when the I2C is disabled (PE =\n              0)."
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: "DMA transmission requests\n              enable"
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: "DMA reception requests\n              enable"
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: "Slave byte control This bit is used to\n              enable hardware\
        \ byte control in slave\n              mode."
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: "Clock stretching disable This bit is\n              used to disable\
        \ clock stretching in slave mode. It\n              must be kept cleared in\
        \ master mode. Note: This bit\n              can only be programmed when the\
        \ I2C is disabled (PE =\n              0)."
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: "Wakeup from Stop mode enable Note: If\n              the Wakeup\
        \ from Stop mode feature is not supported,\n              this bit is reserved\
        \ and forced by hardware to 0.\n              Please refer to Section25.3:\
        \ I2C implementation.\n              Note: WUPEN can be set only when DNF\
        \ =\n              0000"
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: "SMBus Host address enable Note: If the\n              SMBus feature\
        \ is not supported, this bit is reserved\n              and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: "SMBus Device Default address enable\n              Note: If the\
        \ SMBus feature is not supported, this bit\n              is reserved and\
        \ forced by hardware to 0. Please refer\n              to Section25.3: I2C\
        \ implementation."
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: "SMBus alert enable Device mode\n              (SMBHEN=0): Host\
        \ mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be\
        \ used as a standard\n              GPIO. If the SMBus feature is not supported,\
        \ this bit\n              is reserved and forced by hardware to 0. Please\
        \ refer\n              to Section25.3: I2C implementation."
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: "PEC enable Note: If the SMBus feature is\n              not supported,\
        \ this bit is reserved and forced by\n              hardware to 0. Please\
        \ refer to Section25.3: I2C\n              implementation."
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADD0
      bit_offset: 0
      bit_width: 1
      description: "Slave address bit 0 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing\
        \ mode (ADD10 = 1): This bit\n              should be written with bit 0 of\
        \ the slave address to\n              be sent Note: Changing these bits when\
        \ the START bit\n              is set is not allowed."
    - !Field
      name: SADD1
      bit_offset: 1
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD2
      bit_offset: 2
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD3
      bit_offset: 3
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD4
      bit_offset: 4
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD5
      bit_offset: 5
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD6
      bit_offset: 6
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD7
      bit_offset: 7
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD8
      bit_offset: 8
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: SADD9
      bit_offset: 9
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: "Transfer direction (master mode) Note:\n              Changing\
        \ this bit when the START bit is set is not\n              allowed."
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: "10-bit addressing mode (master mode)\n              Note: Changing\
        \ this bit when the START bit is set is\n              not allowed."
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: "10-bit address header only read\n              direction (master\
        \ receiver mode) Note: Changing this\n              bit when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: "Start generation This bit is set by\n              software, and\
        \ cleared by hardware after the Start\n              followed by the address\
        \ sequence is sent, by an\n              arbitration loss, by a timeout error\
        \ detection, or\n              when PE = 0. It can also be cleared by software\
        \ by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n\
        \              If the I2C is already in master mode with AUTOEND =\n     \
        \         0, setting this bit generates a Repeated Start\n              condition\
        \ when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise\
        \ setting this bit will generate a\n              START condition once the\
        \ bus is free. Note: Writing 0\n              to this bit has no effect. The\
        \ START bit can be set\n              even if the bus is BUSY or I2C is in\
        \ slave mode. This\n              bit has no effect when RELOAD is set."
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: "Stop generation (master mode) The bit is\n              set by\
        \ software, cleared by hardware when a Stop\n              condition is detected,\
        \ or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit\
        \ has no\n              effect."
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: "NACK generation (slave mode) The bit is\n              set by\
        \ software, cleared by hardware when the NACK is\n              sent, or when\
        \ a STOP condition or an Address matched\n              is received, or when\
        \ PE=0. Note: Writing 0 to this\n              bit has no effect. This bit\
        \ is used in slave mode\n              only: in master receiver mode, NACK\
        \ is automatically\n              generated after last byte preceding STOP\
        \ or RESTART\n              condition, whatever the NACK bit value. When an\n\
        \              overrun occurs in slave receiver NOSTRETCH mode, a\n      \
        \        NACK is automatically generated whatever the NACK bit\n         \
        \     value. When hardware PEC checking is enabled\n              (PECBYTE=1),\
        \ the PEC acknowledge value does not\n              depend on the NACK value."
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: "Number of bytes The number of bytes to\n              be transmitted/received\
        \ is programmed there. This\n              field is dont care in slave mode\
        \ with SBC=0. Note:\n              Changing these bits when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: "NBYTES reload mode This bit is set and\n              cleared\
        \ by software."
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: "Automatic end mode (master mode) This\n              bit is set\
        \ and cleared by software. Note: This bit\n              has no effect in\
        \ slave mode or when the RELOAD bit is\n              set."
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: "Packet error checking byte This bit is\n              set by software,\
        \ and cleared by hardware when the PEC\n              is transferred, or when\
        \ a STOP condition or an\n              Address matched is received, also\
        \ when PE=0. Note:\n              Writing 0 to this bit has no effect. This\
        \ bit has no\n              effect when RELOAD is set. This bit has no effect\
        \ is\n              slave mode when SBC=0. If the SMBus feature is not\n \
        \             supported, this bit is reserved and forced by\n            \
        \  hardware to 0. Please refer to Section25.3: I2C\n              implementation."
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: "Interface address 7-bit addressing mode:\n              dont care\
        \ 10-bit addressing mode: bits 9:8 of address\n              Note: These bits\
        \ can be written only when OA1EN=0.\n              OA1[7:1]: Interface address\
        \ Bits 7:1 of address Note:\n              These bits can be written only\
        \ when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing\
        \ mode: dont care\n              10-bit addressing mode: bit 0 of address\
        \ Note: This\n              bit can be written only when OA1EN=0."
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: "Own Address 1 10-bit mode Note: This bit\n              can be\
        \ written only when OA1EN=0."
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: "Interface address bits 7:1 of address\n              Note: These\
        \ bits can be written only when\n              OA2EN=0."
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: "Own Address 2 masks Note: These bits can\n              be written\
        \ only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the\
        \ reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not\
        \ acknowledged even if the\n              comparison matches."
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: "SCL low period (master mode) This field\n              is used\
        \ to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1)\
        \ x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n\
        \              timings."
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: "SCL high period (master mode) This field\n              is used\
        \ to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1)\
        \ x tPRESC Note: SCLH is also\n              used to generate tSU:STO and\
        \ tHD:STA\n              timing."
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: "Data hold time This field is used to\n              generate the\
        \ delay tSDADEL between SCL falling edge\n              and SDA edge. In master\
        \ mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is\
        \ stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note:\
        \ SDADEL is\n              used to generate tHD:DAT timing."
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: "Data setup time This field is used to\n              generate\
        \ a delay tSCLDEL between SDA edge and SCL\n              rising edge. In\
        \ master mode and in slave mode with\n              NOSTRETCH = 0, the SCL\
        \ line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1)\
        \ x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing."
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: "Timing prescaler This field is used to\n              prescale\
        \ I2CCLK in order to generate the clock period\n              tPRESC used\
        \ for data setup and hold counters (refer\n              to I2C timings on\
        \ page9) and for SCL high and low\n              level counters (refer to\
        \ I2C master initialization on\n              page24). tPRESC = (PRESC+1)\
        \ x tI2CCLK"
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: "Bus Timeout A This field is used to\n              configure:\
        \ The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT=\
        \ (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both\
        \ SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x\
        \ tI2CCLK Note: These\n              bits can be written only when\n     \
        \         TIMOUTEN=0."
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: "Idle clock timeout detection Note: This\n              bit can\
        \ be written only when\n              TIMOUTEN=0."
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: "Bus timeout B This field is used to\n              configure the\
        \ cumulative clock extension timeout: In\n              master mode, the master\
        \ cumulative clock low extend\n              time (tLOW:MEXT) is detected\
        \ In slave mode, the slave\n              cumulative clock low extend time\
        \ (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n\
        \              Note: These bits can be written only when\n              TEXTEN=0."
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: "Extended clock timeout\n              enable"
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: 'Access: No wait states'
    reset_value: 0x1
    fields:
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: "Transmit data register empty\n              (transmitters) This\
        \ bit is set by hardware when the\n              I2C_TXDR register is empty.\
        \ It is cleared when the\n              next data to be sent is written in\
        \ the I2C_TXDR\n              register. This bit can be written to 1 by software\
        \ in\n              order to flush the transmit data register I2C_TXDR.\n\
        \              Note: This bit is set by hardware when\n              PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: "Transmit interrupt status (transmitters)\n              This bit\
        \ is set by hardware when the I2C_TXDR\n              register is empty and\
        \ the data to be transmitted must\n              be written in the I2C_TXDR\
        \ register. It is cleared\n              when the next data to be sent is\
        \ written in the\n              I2C_TXDR register. This bit can be written\
        \ to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n\
        \              a TXIS event (interrupt if TXIE=1 or DMA request if\n     \
        \         TXDMAEN=1). Note: This bit is cleared by hardware\n            \
        \  when PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: "Receive data register not empty\n              (receivers) This\
        \ bit is set by hardware when the\n              received data is copied into\
        \ the I2C_RXDR register,\n              and is ready to be read. It is cleared\
        \ when I2C_RXDR\n              is read. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: "Address matched (slave mode) This bit is\n              set by\
        \ hardware as soon as the received slave address\n              matched with\
        \ one of the enabled slave addresses. It\n              is cleared by software\
        \ by setting ADDRCF bit. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge received flag This flag\n              is set\
        \ by hardware when a NACK is received after a\n              byte transmission.\
        \ It is cleared by software by\n              setting the NACKCF bit. Note:\
        \ This bit is cleared by\n              hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag This flag is set by\n              hardware\
        \ when a Stop condition is detected on the bus\n              and the peripheral\
        \ is involved in this transfer:\n              either as a master, provided\
        \ that the STOP condition\n              is generated by the peripheral. or\
        \ as a slave,\n              provided that the peripheral has been addressed\n\
        \              previously during this transfer. It is cleared by\n       \
        \       software by setting the STOPCF bit. Note: This bit is\n          \
        \    cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete (master mode) This\n              flag is set\
        \ by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have\
        \ been transferred. It is cleared by\n              software when START bit\
        \ or STOP bit is set. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: "Transfer Complete Reload This flag is\n              set by hardware\
        \ when RELOAD=1 and NBYTES data have\n              been transferred. It is\
        \ cleared by software when\n              NBYTES is written to a non-zero\
        \ value. Note: This bit\n              is cleared by hardware when PE=0. This\
        \ flag is only\n              for master mode, or for slave mode when the\
        \ SBC bit\n              is set."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: "Bus error This flag is set by hardware\n              when a misplaced\
        \ Start or Stop condition is detected\n              whereas the peripheral\
        \ is involved in the transfer.\n              The flag is not set during the\
        \ address phase in slave\n              mode. It is cleared by software by\
        \ setting BERRCF\n              bit. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: "Arbitration lost This flag is set by\n              hardware in\
        \ case of arbitration loss. It is cleared\n              by software by setting\
        \ the ARLOCF bit. Note: This bit\n              is cleared by hardware when\
        \ PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun (slave mode) This flag\n              is set\
        \ by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun\
        \ error occurs. It is cleared\n              by software by setting the OVRCF\
        \ bit. Note: This bit\n              is cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: "PEC Error in reception This flag is set\n              by hardware\
        \ when the received PEC does not match with\n              the PEC register\
        \ content. A NACK is automatically\n              sent after the wrong PEC\
        \ reception. It is cleared by\n              software by setting the PECCF\
        \ bit. Note: This bit is\n              cleared by hardware when PE=0. If\
        \ the SMBus feature\n              is not supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: "Timeout or tLOW detection flag This flag\n              is set\
        \ by hardware when a timeout or extended clock\n              timeout occurred.\
        \ It is cleared by software by\n              setting the TIMEOUTCF bit. Note:\
        \ This bit is cleared\n              by hardware when PE=0. If the SMBus feature\
        \ is not\n              supported, this bit is reserved and forced by\n  \
        \            hardware to 0. Please refer to Section25.3: I2C\n           \
        \   implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: "SMBus alert This flag is set by hardware\n              when SMBHEN=1\
        \ (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event\
        \ (falling edge) is detected on\n              SMBA pin. It is cleared by\
        \ software by setting the\n              ALERTCF bit. Note: This bit is cleared\
        \ by hardware\n              when PE=0. If the SMBus feature is not supported,\n\
        \              this bit is reserved and forced by hardware to 0.\n       \
        \       Please refer to Section25.3: I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: "Bus busy This flag indicates that a\n              communication\
        \ is in progress on the bus. It is set by\n              hardware when a START\
        \ condition is detected. It is\n              cleared by hardware when a Stop\
        \ condition is\n              detected, or when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: "Transfer direction (Slave mode) This\n              flag is updated\
        \ when an address match event occurs\n              (ADDR=1)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: "Address match code (Slave mode) These\n              bits are\
        \ updated with the received address when an\n              address match event\
        \ occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE\
        \ provides the 10-bit header\n              followed by the 2 MSBs of the\
        \ address."
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: "Address matched flag clear Writing 1 to\n              this bit\
        \ clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to\
        \ this bit also clears the START\n              bit in the I2C_CR2 register."
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge flag clear Writing 1 to\n              this bit\
        \ clears the ACKF flag in I2C_ISR\n              register."
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag clear Writing 1 to\n              this bit\
        \ clears the STOPF flag in the I2C_ISR\n              register."
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: "Bus error flag clear Writing 1 to this\n              bit clears\
        \ the BERRF flag in the I2C_ISR\n              register."
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: "Arbitration Lost flag clear Writing 1 to\n              this bit\
        \ clears the ARLO flag in the I2C_ISR\n              register."
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun flag clear Writing 1 to\n              this bit\
        \ clears the OVR flag in the I2C_ISR\n              register."
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: "PEC Error flag clear Writing 1 to this\n              bit clears\
        \ the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus\
        \ feature is not supported, this bit\n              is reserved and forced\
        \ by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: "Timeout detection flag clear Writing 1\n              to this\
        \ bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note:\
        \ If the SMBus feature is not\n              supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: "Alert flag clear Writing 1 to this bit\n              clears the\
        \ ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature\
        \ is not supported, this bit is\n              reserved and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: "Packet error checking register This\n              field contains\
        \ the internal PEC when PECEN=1. The PEC\n              is cleared by hardware\
        \ when PE=0."
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit receive data Data byte received\n              from the\
        \ I2C bus."
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit transmit data Data byte to be\n              transmitted\
        \ to the I2C bus. Note: These bits can be\n              written only when\
        \ TXE=1."
- !Module
  name: I2C2
  description: I2C
  base_addr: 0x40005800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: "Peripheral enable Note: When PE=0, the\n              I2C SCL\
        \ and SDA lines are released. Internal state\n              machines and status\
        \ bits are put back to their reset\n              value. When cleared, PE\
        \ must be kept low for at least\n              3 APB clock cycles."
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: "Address match Interrupt enable (slave\n              only)"
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: "Not acknowledge received Interrupt\n              enable"
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: "STOP detection Interrupt\n              enable"
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete interrupt enable Note:\n              Any of\
        \ these events will generate an interrupt:\n              Transfer Complete\
        \ (TC) Transfer Complete Reload\n              (TCR)"
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: "Error interrupts enable Note: Any of\n              these errors\
        \ generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error\
        \ detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection\
        \ (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n\
        \              (ALERT)"
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: "Digital noise filter These bits are used\n              to configure\
        \ the digital noise filter on SDA and SCL\n              input. The digital\
        \ filter will filter spikes with a\n              length of up to DNF[3:0]\
        \ * tI2CCLK ... Note: If the\n              analog filter is also enabled,\
        \ the digital filter is\n              added to the analog filter. This filter\
        \ can only be\n              programmed when the I2C is disabled (PE =\n \
        \             0)."
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: "Analog noise filter OFF Note: This bit\n              can only\
        \ be programmed when the I2C is disabled (PE =\n              0)."
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: "DMA transmission requests\n              enable"
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: "DMA reception requests\n              enable"
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: "Slave byte control This bit is used to\n              enable hardware\
        \ byte control in slave\n              mode."
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: "Clock stretching disable This bit is\n              used to disable\
        \ clock stretching in slave mode. It\n              must be kept cleared in\
        \ master mode. Note: This bit\n              can only be programmed when the\
        \ I2C is disabled (PE =\n              0)."
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: "Wakeup from Stop mode enable Note: If\n              the Wakeup\
        \ from Stop mode feature is not supported,\n              this bit is reserved\
        \ and forced by hardware to 0.\n              Please refer to Section25.3:\
        \ I2C implementation.\n              Note: WUPEN can be set only when DNF\
        \ =\n              0000"
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: "SMBus Host address enable Note: If the\n              SMBus feature\
        \ is not supported, this bit is reserved\n              and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: "SMBus Device Default address enable\n              Note: If the\
        \ SMBus feature is not supported, this bit\n              is reserved and\
        \ forced by hardware to 0. Please refer\n              to Section25.3: I2C\
        \ implementation."
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: "SMBus alert enable Device mode\n              (SMBHEN=0): Host\
        \ mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be\
        \ used as a standard\n              GPIO. If the SMBus feature is not supported,\
        \ this bit\n              is reserved and forced by hardware to 0. Please\
        \ refer\n              to Section25.3: I2C implementation."
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: "PEC enable Note: If the SMBus feature is\n              not supported,\
        \ this bit is reserved and forced by\n              hardware to 0. Please\
        \ refer to Section25.3: I2C\n              implementation."
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADD0
      bit_offset: 0
      bit_width: 1
      description: "Slave address bit 0 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing\
        \ mode (ADD10 = 1): This bit\n              should be written with bit 0 of\
        \ the slave address to\n              be sent Note: Changing these bits when\
        \ the START bit\n              is set is not allowed."
    - !Field
      name: SADD1
      bit_offset: 1
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD2
      bit_offset: 2
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD3
      bit_offset: 3
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD4
      bit_offset: 4
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD5
      bit_offset: 5
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD6
      bit_offset: 6
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD7
      bit_offset: 7
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD8
      bit_offset: 8
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: SADD9
      bit_offset: 9
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: "Transfer direction (master mode) Note:\n              Changing\
        \ this bit when the START bit is set is not\n              allowed."
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: "10-bit addressing mode (master mode)\n              Note: Changing\
        \ this bit when the START bit is set is\n              not allowed."
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: "10-bit address header only read\n              direction (master\
        \ receiver mode) Note: Changing this\n              bit when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: "Start generation This bit is set by\n              software, and\
        \ cleared by hardware after the Start\n              followed by the address\
        \ sequence is sent, by an\n              arbitration loss, by a timeout error\
        \ detection, or\n              when PE = 0. It can also be cleared by software\
        \ by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n\
        \              If the I2C is already in master mode with AUTOEND =\n     \
        \         0, setting this bit generates a Repeated Start\n              condition\
        \ when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise\
        \ setting this bit will generate a\n              START condition once the\
        \ bus is free. Note: Writing 0\n              to this bit has no effect. The\
        \ START bit can be set\n              even if the bus is BUSY or I2C is in\
        \ slave mode. This\n              bit has no effect when RELOAD is set."
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: "Stop generation (master mode) The bit is\n              set by\
        \ software, cleared by hardware when a Stop\n              condition is detected,\
        \ or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit\
        \ has no\n              effect."
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: "NACK generation (slave mode) The bit is\n              set by\
        \ software, cleared by hardware when the NACK is\n              sent, or when\
        \ a STOP condition or an Address matched\n              is received, or when\
        \ PE=0. Note: Writing 0 to this\n              bit has no effect. This bit\
        \ is used in slave mode\n              only: in master receiver mode, NACK\
        \ is automatically\n              generated after last byte preceding STOP\
        \ or RESTART\n              condition, whatever the NACK bit value. When an\n\
        \              overrun occurs in slave receiver NOSTRETCH mode, a\n      \
        \        NACK is automatically generated whatever the NACK bit\n         \
        \     value. When hardware PEC checking is enabled\n              (PECBYTE=1),\
        \ the PEC acknowledge value does not\n              depend on the NACK value."
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: "Number of bytes The number of bytes to\n              be transmitted/received\
        \ is programmed there. This\n              field is dont care in slave mode\
        \ with SBC=0. Note:\n              Changing these bits when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: "NBYTES reload mode This bit is set and\n              cleared\
        \ by software."
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: "Automatic end mode (master mode) This\n              bit is set\
        \ and cleared by software. Note: This bit\n              has no effect in\
        \ slave mode or when the RELOAD bit is\n              set."
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: "Packet error checking byte This bit is\n              set by software,\
        \ and cleared by hardware when the PEC\n              is transferred, or when\
        \ a STOP condition or an\n              Address matched is received, also\
        \ when PE=0. Note:\n              Writing 0 to this bit has no effect. This\
        \ bit has no\n              effect when RELOAD is set. This bit has no effect\
        \ is\n              slave mode when SBC=0. If the SMBus feature is not\n \
        \             supported, this bit is reserved and forced by\n            \
        \  hardware to 0. Please refer to Section25.3: I2C\n              implementation."
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: "Interface address 7-bit addressing mode:\n              dont care\
        \ 10-bit addressing mode: bits 9:8 of address\n              Note: These bits\
        \ can be written only when OA1EN=0.\n              OA1[7:1]: Interface address\
        \ Bits 7:1 of address Note:\n              These bits can be written only\
        \ when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing\
        \ mode: dont care\n              10-bit addressing mode: bit 0 of address\
        \ Note: This\n              bit can be written only when OA1EN=0."
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: "Own Address 1 10-bit mode Note: This bit\n              can be\
        \ written only when OA1EN=0."
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: "Interface address bits 7:1 of address\n              Note: These\
        \ bits can be written only when\n              OA2EN=0."
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: "Own Address 2 masks Note: These bits can\n              be written\
        \ only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the\
        \ reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not\
        \ acknowledged even if the\n              comparison matches."
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: "SCL low period (master mode) This field\n              is used\
        \ to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1)\
        \ x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n\
        \              timings."
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: "SCL high period (master mode) This field\n              is used\
        \ to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1)\
        \ x tPRESC Note: SCLH is also\n              used to generate tSU:STO and\
        \ tHD:STA\n              timing."
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: "Data hold time This field is used to\n              generate the\
        \ delay tSDADEL between SCL falling edge\n              and SDA edge. In master\
        \ mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is\
        \ stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note:\
        \ SDADEL is\n              used to generate tHD:DAT timing."
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: "Data setup time This field is used to\n              generate\
        \ a delay tSCLDEL between SDA edge and SCL\n              rising edge. In\
        \ master mode and in slave mode with\n              NOSTRETCH = 0, the SCL\
        \ line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1)\
        \ x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing."
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: "Timing prescaler This field is used to\n              prescale\
        \ I2CCLK in order to generate the clock period\n              tPRESC used\
        \ for data setup and hold counters (refer\n              to I2C timings on\
        \ page9) and for SCL high and low\n              level counters (refer to\
        \ I2C master initialization on\n              page24). tPRESC = (PRESC+1)\
        \ x tI2CCLK"
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: "Bus Timeout A This field is used to\n              configure:\
        \ The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT=\
        \ (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both\
        \ SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x\
        \ tI2CCLK Note: These\n              bits can be written only when\n     \
        \         TIMOUTEN=0."
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: "Idle clock timeout detection Note: This\n              bit can\
        \ be written only when\n              TIMOUTEN=0."
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: "Bus timeout B This field is used to\n              configure the\
        \ cumulative clock extension timeout: In\n              master mode, the master\
        \ cumulative clock low extend\n              time (tLOW:MEXT) is detected\
        \ In slave mode, the slave\n              cumulative clock low extend time\
        \ (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n\
        \              Note: These bits can be written only when\n              TEXTEN=0."
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: "Extended clock timeout\n              enable"
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: 'Access: No wait states'
    reset_value: 0x1
    fields:
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: "Transmit data register empty\n              (transmitters) This\
        \ bit is set by hardware when the\n              I2C_TXDR register is empty.\
        \ It is cleared when the\n              next data to be sent is written in\
        \ the I2C_TXDR\n              register. This bit can be written to 1 by software\
        \ in\n              order to flush the transmit data register I2C_TXDR.\n\
        \              Note: This bit is set by hardware when\n              PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: "Transmit interrupt status (transmitters)\n              This bit\
        \ is set by hardware when the I2C_TXDR\n              register is empty and\
        \ the data to be transmitted must\n              be written in the I2C_TXDR\
        \ register. It is cleared\n              when the next data to be sent is\
        \ written in the\n              I2C_TXDR register. This bit can be written\
        \ to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n\
        \              a TXIS event (interrupt if TXIE=1 or DMA request if\n     \
        \         TXDMAEN=1). Note: This bit is cleared by hardware\n            \
        \  when PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: "Receive data register not empty\n              (receivers) This\
        \ bit is set by hardware when the\n              received data is copied into\
        \ the I2C_RXDR register,\n              and is ready to be read. It is cleared\
        \ when I2C_RXDR\n              is read. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: "Address matched (slave mode) This bit is\n              set by\
        \ hardware as soon as the received slave address\n              matched with\
        \ one of the enabled slave addresses. It\n              is cleared by software\
        \ by setting ADDRCF bit. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge received flag This flag\n              is set\
        \ by hardware when a NACK is received after a\n              byte transmission.\
        \ It is cleared by software by\n              setting the NACKCF bit. Note:\
        \ This bit is cleared by\n              hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag This flag is set by\n              hardware\
        \ when a Stop condition is detected on the bus\n              and the peripheral\
        \ is involved in this transfer:\n              either as a master, provided\
        \ that the STOP condition\n              is generated by the peripheral. or\
        \ as a slave,\n              provided that the peripheral has been addressed\n\
        \              previously during this transfer. It is cleared by\n       \
        \       software by setting the STOPCF bit. Note: This bit is\n          \
        \    cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete (master mode) This\n              flag is set\
        \ by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have\
        \ been transferred. It is cleared by\n              software when START bit\
        \ or STOP bit is set. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: "Transfer Complete Reload This flag is\n              set by hardware\
        \ when RELOAD=1 and NBYTES data have\n              been transferred. It is\
        \ cleared by software when\n              NBYTES is written to a non-zero\
        \ value. Note: This bit\n              is cleared by hardware when PE=0. This\
        \ flag is only\n              for master mode, or for slave mode when the\
        \ SBC bit\n              is set."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: "Bus error This flag is set by hardware\n              when a misplaced\
        \ Start or Stop condition is detected\n              whereas the peripheral\
        \ is involved in the transfer.\n              The flag is not set during the\
        \ address phase in slave\n              mode. It is cleared by software by\
        \ setting BERRCF\n              bit. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: "Arbitration lost This flag is set by\n              hardware in\
        \ case of arbitration loss. It is cleared\n              by software by setting\
        \ the ARLOCF bit. Note: This bit\n              is cleared by hardware when\
        \ PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun (slave mode) This flag\n              is set\
        \ by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun\
        \ error occurs. It is cleared\n              by software by setting the OVRCF\
        \ bit. Note: This bit\n              is cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: "PEC Error in reception This flag is set\n              by hardware\
        \ when the received PEC does not match with\n              the PEC register\
        \ content. A NACK is automatically\n              sent after the wrong PEC\
        \ reception. It is cleared by\n              software by setting the PECCF\
        \ bit. Note: This bit is\n              cleared by hardware when PE=0. If\
        \ the SMBus feature\n              is not supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: "Timeout or tLOW detection flag This flag\n              is set\
        \ by hardware when a timeout or extended clock\n              timeout occurred.\
        \ It is cleared by software by\n              setting the TIMEOUTCF bit. Note:\
        \ This bit is cleared\n              by hardware when PE=0. If the SMBus feature\
        \ is not\n              supported, this bit is reserved and forced by\n  \
        \            hardware to 0. Please refer to Section25.3: I2C\n           \
        \   implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: "SMBus alert This flag is set by hardware\n              when SMBHEN=1\
        \ (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event\
        \ (falling edge) is detected on\n              SMBA pin. It is cleared by\
        \ software by setting the\n              ALERTCF bit. Note: This bit is cleared\
        \ by hardware\n              when PE=0. If the SMBus feature is not supported,\n\
        \              this bit is reserved and forced by hardware to 0.\n       \
        \       Please refer to Section25.3: I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: "Bus busy This flag indicates that a\n              communication\
        \ is in progress on the bus. It is set by\n              hardware when a START\
        \ condition is detected. It is\n              cleared by hardware when a Stop\
        \ condition is\n              detected, or when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: "Transfer direction (Slave mode) This\n              flag is updated\
        \ when an address match event occurs\n              (ADDR=1)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: "Address match code (Slave mode) These\n              bits are\
        \ updated with the received address when an\n              address match event\
        \ occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE\
        \ provides the 10-bit header\n              followed by the 2 MSBs of the\
        \ address."
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: "Address matched flag clear Writing 1 to\n              this bit\
        \ clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to\
        \ this bit also clears the START\n              bit in the I2C_CR2 register."
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge flag clear Writing 1 to\n              this bit\
        \ clears the ACKF flag in I2C_ISR\n              register."
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag clear Writing 1 to\n              this bit\
        \ clears the STOPF flag in the I2C_ISR\n              register."
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: "Bus error flag clear Writing 1 to this\n              bit clears\
        \ the BERRF flag in the I2C_ISR\n              register."
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: "Arbitration Lost flag clear Writing 1 to\n              this bit\
        \ clears the ARLO flag in the I2C_ISR\n              register."
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun flag clear Writing 1 to\n              this bit\
        \ clears the OVR flag in the I2C_ISR\n              register."
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: "PEC Error flag clear Writing 1 to this\n              bit clears\
        \ the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus\
        \ feature is not supported, this bit\n              is reserved and forced\
        \ by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: "Timeout detection flag clear Writing 1\n              to this\
        \ bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note:\
        \ If the SMBus feature is not\n              supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: "Alert flag clear Writing 1 to this bit\n              clears the\
        \ ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature\
        \ is not supported, this bit is\n              reserved and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: "Packet error checking register This\n              field contains\
        \ the internal PEC when PECEN=1. The PEC\n              is cleared by hardware\
        \ when PE=0."
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit receive data Data byte received\n              from the\
        \ I2C bus."
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit transmit data Data byte to be\n              transmitted\
        \ to the I2C bus. Note: These bits can be\n              written only when\
        \ TXE=1."
- !Module
  name: I2C3
  description: I2C
  base_addr: 0x40005c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: "Peripheral enable Note: When PE=0, the\n              I2C SCL\
        \ and SDA lines are released. Internal state\n              machines and status\
        \ bits are put back to their reset\n              value. When cleared, PE\
        \ must be kept low for at least\n              3 APB clock cycles."
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: "Address match Interrupt enable (slave\n              only)"
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: "Not acknowledge received Interrupt\n              enable"
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: "STOP detection Interrupt\n              enable"
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete interrupt enable Note:\n              Any of\
        \ these events will generate an interrupt:\n              Transfer Complete\
        \ (TC) Transfer Complete Reload\n              (TCR)"
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: "Error interrupts enable Note: Any of\n              these errors\
        \ generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error\
        \ detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection\
        \ (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n\
        \              (ALERT)"
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: "Digital noise filter These bits are used\n              to configure\
        \ the digital noise filter on SDA and SCL\n              input. The digital\
        \ filter will filter spikes with a\n              length of up to DNF[3:0]\
        \ * tI2CCLK ... Note: If the\n              analog filter is also enabled,\
        \ the digital filter is\n              added to the analog filter. This filter\
        \ can only be\n              programmed when the I2C is disabled (PE =\n \
        \             0)."
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: "Analog noise filter OFF Note: This bit\n              can only\
        \ be programmed when the I2C is disabled (PE =\n              0)."
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: "DMA transmission requests\n              enable"
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: "DMA reception requests\n              enable"
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: "Slave byte control This bit is used to\n              enable hardware\
        \ byte control in slave\n              mode."
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: "Clock stretching disable This bit is\n              used to disable\
        \ clock stretching in slave mode. It\n              must be kept cleared in\
        \ master mode. Note: This bit\n              can only be programmed when the\
        \ I2C is disabled (PE =\n              0)."
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: "Wakeup from Stop mode enable Note: If\n              the Wakeup\
        \ from Stop mode feature is not supported,\n              this bit is reserved\
        \ and forced by hardware to 0.\n              Please refer to Section25.3:\
        \ I2C implementation.\n              Note: WUPEN can be set only when DNF\
        \ =\n              0000"
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: "SMBus Host address enable Note: If the\n              SMBus feature\
        \ is not supported, this bit is reserved\n              and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: "SMBus Device Default address enable\n              Note: If the\
        \ SMBus feature is not supported, this bit\n              is reserved and\
        \ forced by hardware to 0. Please refer\n              to Section25.3: I2C\
        \ implementation."
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: "SMBus alert enable Device mode\n              (SMBHEN=0): Host\
        \ mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be\
        \ used as a standard\n              GPIO. If the SMBus feature is not supported,\
        \ this bit\n              is reserved and forced by hardware to 0. Please\
        \ refer\n              to Section25.3: I2C implementation."
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: "PEC enable Note: If the SMBus feature is\n              not supported,\
        \ this bit is reserved and forced by\n              hardware to 0. Please\
        \ refer to Section25.3: I2C\n              implementation."
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADD0
      bit_offset: 0
      bit_width: 1
      description: "Slave address bit 0 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing\
        \ mode (ADD10 = 1): This bit\n              should be written with bit 0 of\
        \ the slave address to\n              be sent Note: Changing these bits when\
        \ the START bit\n              is set is not allowed."
    - !Field
      name: SADD1
      bit_offset: 1
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD2
      bit_offset: 2
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD3
      bit_offset: 3
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD4
      bit_offset: 4
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD5
      bit_offset: 5
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD6
      bit_offset: 6
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD7
      bit_offset: 7
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD8
      bit_offset: 8
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: SADD9
      bit_offset: 9
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: "Transfer direction (master mode) Note:\n              Changing\
        \ this bit when the START bit is set is not\n              allowed."
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: "10-bit addressing mode (master mode)\n              Note: Changing\
        \ this bit when the START bit is set is\n              not allowed."
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: "10-bit address header only read\n              direction (master\
        \ receiver mode) Note: Changing this\n              bit when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: "Start generation This bit is set by\n              software, and\
        \ cleared by hardware after the Start\n              followed by the address\
        \ sequence is sent, by an\n              arbitration loss, by a timeout error\
        \ detection, or\n              when PE = 0. It can also be cleared by software\
        \ by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n\
        \              If the I2C is already in master mode with AUTOEND =\n     \
        \         0, setting this bit generates a Repeated Start\n              condition\
        \ when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise\
        \ setting this bit will generate a\n              START condition once the\
        \ bus is free. Note: Writing 0\n              to this bit has no effect. The\
        \ START bit can be set\n              even if the bus is BUSY or I2C is in\
        \ slave mode. This\n              bit has no effect when RELOAD is set."
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: "Stop generation (master mode) The bit is\n              set by\
        \ software, cleared by hardware when a Stop\n              condition is detected,\
        \ or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit\
        \ has no\n              effect."
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: "NACK generation (slave mode) The bit is\n              set by\
        \ software, cleared by hardware when the NACK is\n              sent, or when\
        \ a STOP condition or an Address matched\n              is received, or when\
        \ PE=0. Note: Writing 0 to this\n              bit has no effect. This bit\
        \ is used in slave mode\n              only: in master receiver mode, NACK\
        \ is automatically\n              generated after last byte preceding STOP\
        \ or RESTART\n              condition, whatever the NACK bit value. When an\n\
        \              overrun occurs in slave receiver NOSTRETCH mode, a\n      \
        \        NACK is automatically generated whatever the NACK bit\n         \
        \     value. When hardware PEC checking is enabled\n              (PECBYTE=1),\
        \ the PEC acknowledge value does not\n              depend on the NACK value."
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: "Number of bytes The number of bytes to\n              be transmitted/received\
        \ is programmed there. This\n              field is dont care in slave mode\
        \ with SBC=0. Note:\n              Changing these bits when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: "NBYTES reload mode This bit is set and\n              cleared\
        \ by software."
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: "Automatic end mode (master mode) This\n              bit is set\
        \ and cleared by software. Note: This bit\n              has no effect in\
        \ slave mode or when the RELOAD bit is\n              set."
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: "Packet error checking byte This bit is\n              set by software,\
        \ and cleared by hardware when the PEC\n              is transferred, or when\
        \ a STOP condition or an\n              Address matched is received, also\
        \ when PE=0. Note:\n              Writing 0 to this bit has no effect. This\
        \ bit has no\n              effect when RELOAD is set. This bit has no effect\
        \ is\n              slave mode when SBC=0. If the SMBus feature is not\n \
        \             supported, this bit is reserved and forced by\n            \
        \  hardware to 0. Please refer to Section25.3: I2C\n              implementation."
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: "Interface address 7-bit addressing mode:\n              dont care\
        \ 10-bit addressing mode: bits 9:8 of address\n              Note: These bits\
        \ can be written only when OA1EN=0.\n              OA1[7:1]: Interface address\
        \ Bits 7:1 of address Note:\n              These bits can be written only\
        \ when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing\
        \ mode: dont care\n              10-bit addressing mode: bit 0 of address\
        \ Note: This\n              bit can be written only when OA1EN=0."
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: "Own Address 1 10-bit mode Note: This bit\n              can be\
        \ written only when OA1EN=0."
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: "Interface address bits 7:1 of address\n              Note: These\
        \ bits can be written only when\n              OA2EN=0."
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: "Own Address 2 masks Note: These bits can\n              be written\
        \ only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the\
        \ reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not\
        \ acknowledged even if the\n              comparison matches."
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: "SCL low period (master mode) This field\n              is used\
        \ to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1)\
        \ x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n\
        \              timings."
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: "SCL high period (master mode) This field\n              is used\
        \ to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1)\
        \ x tPRESC Note: SCLH is also\n              used to generate tSU:STO and\
        \ tHD:STA\n              timing."
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: "Data hold time This field is used to\n              generate the\
        \ delay tSDADEL between SCL falling edge\n              and SDA edge. In master\
        \ mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is\
        \ stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note:\
        \ SDADEL is\n              used to generate tHD:DAT timing."
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: "Data setup time This field is used to\n              generate\
        \ a delay tSCLDEL between SDA edge and SCL\n              rising edge. In\
        \ master mode and in slave mode with\n              NOSTRETCH = 0, the SCL\
        \ line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1)\
        \ x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing."
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: "Timing prescaler This field is used to\n              prescale\
        \ I2CCLK in order to generate the clock period\n              tPRESC used\
        \ for data setup and hold counters (refer\n              to I2C timings on\
        \ page9) and for SCL high and low\n              level counters (refer to\
        \ I2C master initialization on\n              page24). tPRESC = (PRESC+1)\
        \ x tI2CCLK"
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: "Bus Timeout A This field is used to\n              configure:\
        \ The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT=\
        \ (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both\
        \ SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x\
        \ tI2CCLK Note: These\n              bits can be written only when\n     \
        \         TIMOUTEN=0."
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: "Idle clock timeout detection Note: This\n              bit can\
        \ be written only when\n              TIMOUTEN=0."
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: "Bus timeout B This field is used to\n              configure the\
        \ cumulative clock extension timeout: In\n              master mode, the master\
        \ cumulative clock low extend\n              time (tLOW:MEXT) is detected\
        \ In slave mode, the slave\n              cumulative clock low extend time\
        \ (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n\
        \              Note: These bits can be written only when\n              TEXTEN=0."
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: "Extended clock timeout\n              enable"
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: 'Access: No wait states'
    reset_value: 0x1
    fields:
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: "Transmit data register empty\n              (transmitters) This\
        \ bit is set by hardware when the\n              I2C_TXDR register is empty.\
        \ It is cleared when the\n              next data to be sent is written in\
        \ the I2C_TXDR\n              register. This bit can be written to 1 by software\
        \ in\n              order to flush the transmit data register I2C_TXDR.\n\
        \              Note: This bit is set by hardware when\n              PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: "Transmit interrupt status (transmitters)\n              This bit\
        \ is set by hardware when the I2C_TXDR\n              register is empty and\
        \ the data to be transmitted must\n              be written in the I2C_TXDR\
        \ register. It is cleared\n              when the next data to be sent is\
        \ written in the\n              I2C_TXDR register. This bit can be written\
        \ to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n\
        \              a TXIS event (interrupt if TXIE=1 or DMA request if\n     \
        \         TXDMAEN=1). Note: This bit is cleared by hardware\n            \
        \  when PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: "Receive data register not empty\n              (receivers) This\
        \ bit is set by hardware when the\n              received data is copied into\
        \ the I2C_RXDR register,\n              and is ready to be read. It is cleared\
        \ when I2C_RXDR\n              is read. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: "Address matched (slave mode) This bit is\n              set by\
        \ hardware as soon as the received slave address\n              matched with\
        \ one of the enabled slave addresses. It\n              is cleared by software\
        \ by setting ADDRCF bit. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge received flag This flag\n              is set\
        \ by hardware when a NACK is received after a\n              byte transmission.\
        \ It is cleared by software by\n              setting the NACKCF bit. Note:\
        \ This bit is cleared by\n              hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag This flag is set by\n              hardware\
        \ when a Stop condition is detected on the bus\n              and the peripheral\
        \ is involved in this transfer:\n              either as a master, provided\
        \ that the STOP condition\n              is generated by the peripheral. or\
        \ as a slave,\n              provided that the peripheral has been addressed\n\
        \              previously during this transfer. It is cleared by\n       \
        \       software by setting the STOPCF bit. Note: This bit is\n          \
        \    cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete (master mode) This\n              flag is set\
        \ by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have\
        \ been transferred. It is cleared by\n              software when START bit\
        \ or STOP bit is set. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: "Transfer Complete Reload This flag is\n              set by hardware\
        \ when RELOAD=1 and NBYTES data have\n              been transferred. It is\
        \ cleared by software when\n              NBYTES is written to a non-zero\
        \ value. Note: This bit\n              is cleared by hardware when PE=0. This\
        \ flag is only\n              for master mode, or for slave mode when the\
        \ SBC bit\n              is set."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: "Bus error This flag is set by hardware\n              when a misplaced\
        \ Start or Stop condition is detected\n              whereas the peripheral\
        \ is involved in the transfer.\n              The flag is not set during the\
        \ address phase in slave\n              mode. It is cleared by software by\
        \ setting BERRCF\n              bit. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: "Arbitration lost This flag is set by\n              hardware in\
        \ case of arbitration loss. It is cleared\n              by software by setting\
        \ the ARLOCF bit. Note: This bit\n              is cleared by hardware when\
        \ PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun (slave mode) This flag\n              is set\
        \ by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun\
        \ error occurs. It is cleared\n              by software by setting the OVRCF\
        \ bit. Note: This bit\n              is cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: "PEC Error in reception This flag is set\n              by hardware\
        \ when the received PEC does not match with\n              the PEC register\
        \ content. A NACK is automatically\n              sent after the wrong PEC\
        \ reception. It is cleared by\n              software by setting the PECCF\
        \ bit. Note: This bit is\n              cleared by hardware when PE=0. If\
        \ the SMBus feature\n              is not supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: "Timeout or tLOW detection flag This flag\n              is set\
        \ by hardware when a timeout or extended clock\n              timeout occurred.\
        \ It is cleared by software by\n              setting the TIMEOUTCF bit. Note:\
        \ This bit is cleared\n              by hardware when PE=0. If the SMBus feature\
        \ is not\n              supported, this bit is reserved and forced by\n  \
        \            hardware to 0. Please refer to Section25.3: I2C\n           \
        \   implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: "SMBus alert This flag is set by hardware\n              when SMBHEN=1\
        \ (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event\
        \ (falling edge) is detected on\n              SMBA pin. It is cleared by\
        \ software by setting the\n              ALERTCF bit. Note: This bit is cleared\
        \ by hardware\n              when PE=0. If the SMBus feature is not supported,\n\
        \              this bit is reserved and forced by hardware to 0.\n       \
        \       Please refer to Section25.3: I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: "Bus busy This flag indicates that a\n              communication\
        \ is in progress on the bus. It is set by\n              hardware when a START\
        \ condition is detected. It is\n              cleared by hardware when a Stop\
        \ condition is\n              detected, or when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: "Transfer direction (Slave mode) This\n              flag is updated\
        \ when an address match event occurs\n              (ADDR=1)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: "Address match code (Slave mode) These\n              bits are\
        \ updated with the received address when an\n              address match event\
        \ occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE\
        \ provides the 10-bit header\n              followed by the 2 MSBs of the\
        \ address."
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: "Address matched flag clear Writing 1 to\n              this bit\
        \ clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to\
        \ this bit also clears the START\n              bit in the I2C_CR2 register."
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge flag clear Writing 1 to\n              this bit\
        \ clears the ACKF flag in I2C_ISR\n              register."
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag clear Writing 1 to\n              this bit\
        \ clears the STOPF flag in the I2C_ISR\n              register."
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: "Bus error flag clear Writing 1 to this\n              bit clears\
        \ the BERRF flag in the I2C_ISR\n              register."
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: "Arbitration Lost flag clear Writing 1 to\n              this bit\
        \ clears the ARLO flag in the I2C_ISR\n              register."
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun flag clear Writing 1 to\n              this bit\
        \ clears the OVR flag in the I2C_ISR\n              register."
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: "PEC Error flag clear Writing 1 to this\n              bit clears\
        \ the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus\
        \ feature is not supported, this bit\n              is reserved and forced\
        \ by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: "Timeout detection flag clear Writing 1\n              to this\
        \ bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note:\
        \ If the SMBus feature is not\n              supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: "Alert flag clear Writing 1 to this bit\n              clears the\
        \ ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature\
        \ is not supported, this bit is\n              reserved and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: "Packet error checking register This\n              field contains\
        \ the internal PEC when PECEN=1. The PEC\n              is cleared by hardware\
        \ when PE=0."
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit receive data Data byte received\n              from the\
        \ I2C bus."
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit transmit data Data byte to be\n              transmitted\
        \ to the I2C bus. Note: These bits can be\n              written only when\
        \ TXE=1."
- !Module
  name: I2C4
  description: I2C
  base_addr: 0x58001c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: "Peripheral enable Note: When PE=0, the\n              I2C SCL\
        \ and SDA lines are released. Internal state\n              machines and status\
        \ bits are put back to their reset\n              value. When cleared, PE\
        \ must be kept low for at least\n              3 APB clock cycles."
    - !Field
      name: TXIE
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt enable
    - !Field
      name: RXIE
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt enable
    - !Field
      name: ADDRIE
      bit_offset: 3
      bit_width: 1
      description: "Address match Interrupt enable (slave\n              only)"
    - !Field
      name: NACKIE
      bit_offset: 4
      bit_width: 1
      description: "Not acknowledge received Interrupt\n              enable"
    - !Field
      name: STOPIE
      bit_offset: 5
      bit_width: 1
      description: "STOP detection Interrupt\n              enable"
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete interrupt enable Note:\n              Any of\
        \ these events will generate an interrupt:\n              Transfer Complete\
        \ (TC) Transfer Complete Reload\n              (TCR)"
    - !Field
      name: ERRIE
      bit_offset: 7
      bit_width: 1
      description: "Error interrupts enable Note: Any of\n              these errors\
        \ generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error\
        \ detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection\
        \ (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n\
        \              (ALERT)"
    - !Field
      name: DNF
      bit_offset: 8
      bit_width: 4
      description: "Digital noise filter These bits are used\n              to configure\
        \ the digital noise filter on SDA and SCL\n              input. The digital\
        \ filter will filter spikes with a\n              length of up to DNF[3:0]\
        \ * tI2CCLK ... Note: If the\n              analog filter is also enabled,\
        \ the digital filter is\n              added to the analog filter. This filter\
        \ can only be\n              programmed when the I2C is disabled (PE =\n \
        \             0)."
    - !Field
      name: ANFOFF
      bit_offset: 12
      bit_width: 1
      description: "Analog noise filter OFF Note: This bit\n              can only\
        \ be programmed when the I2C is disabled (PE =\n              0)."
    - !Field
      name: TXDMAEN
      bit_offset: 14
      bit_width: 1
      description: "DMA transmission requests\n              enable"
    - !Field
      name: RXDMAEN
      bit_offset: 15
      bit_width: 1
      description: "DMA reception requests\n              enable"
    - !Field
      name: SBC
      bit_offset: 16
      bit_width: 1
      description: "Slave byte control This bit is used to\n              enable hardware\
        \ byte control in slave\n              mode."
    - !Field
      name: NOSTRETCH
      bit_offset: 17
      bit_width: 1
      description: "Clock stretching disable This bit is\n              used to disable\
        \ clock stretching in slave mode. It\n              must be kept cleared in\
        \ master mode. Note: This bit\n              can only be programmed when the\
        \ I2C is disabled (PE =\n              0)."
    - !Field
      name: WUPEN
      bit_offset: 18
      bit_width: 1
      description: "Wakeup from Stop mode enable Note: If\n              the Wakeup\
        \ from Stop mode feature is not supported,\n              this bit is reserved\
        \ and forced by hardware to 0.\n              Please refer to Section25.3:\
        \ I2C implementation.\n              Note: WUPEN can be set only when DNF\
        \ =\n              0000"
    - !Field
      name: GCEN
      bit_offset: 19
      bit_width: 1
      description: General call enable
    - !Field
      name: SMBHEN
      bit_offset: 20
      bit_width: 1
      description: "SMBus Host address enable Note: If the\n              SMBus feature\
        \ is not supported, this bit is reserved\n              and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
    - !Field
      name: SMBDEN
      bit_offset: 21
      bit_width: 1
      description: "SMBus Device Default address enable\n              Note: If the\
        \ SMBus feature is not supported, this bit\n              is reserved and\
        \ forced by hardware to 0. Please refer\n              to Section25.3: I2C\
        \ implementation."
    - !Field
      name: ALERTEN
      bit_offset: 22
      bit_width: 1
      description: "SMBus alert enable Device mode\n              (SMBHEN=0): Host\
        \ mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be\
        \ used as a standard\n              GPIO. If the SMBus feature is not supported,\
        \ this bit\n              is reserved and forced by hardware to 0. Please\
        \ refer\n              to Section25.3: I2C implementation."
    - !Field
      name: PECEN
      bit_offset: 23
      bit_width: 1
      description: "PEC enable Note: If the SMBus feature is\n              not supported,\
        \ this bit is reserved and forced by\n              hardware to 0. Please\
        \ refer to Section25.3: I2C\n              implementation."
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADD0
      bit_offset: 0
      bit_width: 1
      description: "Slave address bit 0 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing\
        \ mode (ADD10 = 1): This bit\n              should be written with bit 0 of\
        \ the slave address to\n              be sent Note: Changing these bits when\
        \ the START bit\n              is set is not allowed."
    - !Field
      name: SADD1
      bit_offset: 1
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD2
      bit_offset: 2
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD3
      bit_offset: 3
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD4
      bit_offset: 4
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD5
      bit_offset: 5
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD6
      bit_offset: 6
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD7
      bit_offset: 7
      bit_width: 1
      description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits should\n              be written with the 7-bit\
        \ slave address to be sent In\n              10-bit addressing mode (ADD10\
        \ = 1): These bits should\n              be written with bits 7:1 of the slave\
        \ address to be\n              sent. Note: Changing these bits when the START\
        \ bit is\n              set is not allowed."
    - !Field
      name: SADD8
      bit_offset: 8
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: SADD9
      bit_offset: 9
      bit_width: 1
      description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing\
        \ mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing\
        \ mode (ADD10 = 1):\n              These bits should be written with bits\
        \ 9:8 of the\n              slave address to be sent Note: Changing these\
        \ bits\n              when the START bit is set is not\n              allowed."
    - !Field
      name: RD_WRN
      bit_offset: 10
      bit_width: 1
      description: "Transfer direction (master mode) Note:\n              Changing\
        \ this bit when the START bit is set is not\n              allowed."
    - !Field
      name: ADD10
      bit_offset: 11
      bit_width: 1
      description: "10-bit addressing mode (master mode)\n              Note: Changing\
        \ this bit when the START bit is set is\n              not allowed."
    - !Field
      name: HEAD10R
      bit_offset: 12
      bit_width: 1
      description: "10-bit address header only read\n              direction (master\
        \ receiver mode) Note: Changing this\n              bit when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: START
      bit_offset: 13
      bit_width: 1
      description: "Start generation This bit is set by\n              software, and\
        \ cleared by hardware after the Start\n              followed by the address\
        \ sequence is sent, by an\n              arbitration loss, by a timeout error\
        \ detection, or\n              when PE = 0. It can also be cleared by software\
        \ by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n\
        \              If the I2C is already in master mode with AUTOEND =\n     \
        \         0, setting this bit generates a Repeated Start\n              condition\
        \ when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise\
        \ setting this bit will generate a\n              START condition once the\
        \ bus is free. Note: Writing 0\n              to this bit has no effect. The\
        \ START bit can be set\n              even if the bus is BUSY or I2C is in\
        \ slave mode. This\n              bit has no effect when RELOAD is set."
    - !Field
      name: STOP
      bit_offset: 14
      bit_width: 1
      description: "Stop generation (master mode) The bit is\n              set by\
        \ software, cleared by hardware when a Stop\n              condition is detected,\
        \ or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit\
        \ has no\n              effect."
    - !Field
      name: NACK
      bit_offset: 15
      bit_width: 1
      description: "NACK generation (slave mode) The bit is\n              set by\
        \ software, cleared by hardware when the NACK is\n              sent, or when\
        \ a STOP condition or an Address matched\n              is received, or when\
        \ PE=0. Note: Writing 0 to this\n              bit has no effect. This bit\
        \ is used in slave mode\n              only: in master receiver mode, NACK\
        \ is automatically\n              generated after last byte preceding STOP\
        \ or RESTART\n              condition, whatever the NACK bit value. When an\n\
        \              overrun occurs in slave receiver NOSTRETCH mode, a\n      \
        \        NACK is automatically generated whatever the NACK bit\n         \
        \     value. When hardware PEC checking is enabled\n              (PECBYTE=1),\
        \ the PEC acknowledge value does not\n              depend on the NACK value."
    - !Field
      name: NBYTES
      bit_offset: 16
      bit_width: 8
      description: "Number of bytes The number of bytes to\n              be transmitted/received\
        \ is programmed there. This\n              field is dont care in slave mode\
        \ with SBC=0. Note:\n              Changing these bits when the START bit\
        \ is set is not\n              allowed."
    - !Field
      name: RELOAD
      bit_offset: 24
      bit_width: 1
      description: "NBYTES reload mode This bit is set and\n              cleared\
        \ by software."
    - !Field
      name: AUTOEND
      bit_offset: 25
      bit_width: 1
      description: "Automatic end mode (master mode) This\n              bit is set\
        \ and cleared by software. Note: This bit\n              has no effect in\
        \ slave mode or when the RELOAD bit is\n              set."
    - !Field
      name: PECBYTE
      bit_offset: 26
      bit_width: 1
      description: "Packet error checking byte This bit is\n              set by software,\
        \ and cleared by hardware when the PEC\n              is transferred, or when\
        \ a STOP condition or an\n              Address matched is received, also\
        \ when PE=0. Note:\n              Writing 0 to this bit has no effect. This\
        \ bit has no\n              effect when RELOAD is set. This bit has no effect\
        \ is\n              slave mode when SBC=0. If the SMBus feature is not\n \
        \             supported, this bit is reserved and forced by\n            \
        \  hardware to 0. Please refer to Section25.3: I2C\n              implementation."
  - !Register
    name: OAR1
    addr: 0x8
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA1
      bit_offset: 0
      bit_width: 10
      description: "Interface address 7-bit addressing mode:\n              dont care\
        \ 10-bit addressing mode: bits 9:8 of address\n              Note: These bits\
        \ can be written only when OA1EN=0.\n              OA1[7:1]: Interface address\
        \ Bits 7:1 of address Note:\n              These bits can be written only\
        \ when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing\
        \ mode: dont care\n              10-bit addressing mode: bit 0 of address\
        \ Note: This\n              bit can be written only when OA1EN=0."
    - !Field
      name: OA1MODE
      bit_offset: 10
      bit_width: 1
      description: "Own Address 1 10-bit mode Note: This bit\n              can be\
        \ written only when OA1EN=0."
    - !Field
      name: OA1EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 1 enable
  - !Register
    name: OAR2
    addr: 0xc
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OA2
      bit_offset: 1
      bit_width: 7
      description: "Interface address bits 7:1 of address\n              Note: These\
        \ bits can be written only when\n              OA2EN=0."
    - !Field
      name: OA2MSK
      bit_offset: 8
      bit_width: 3
      description: "Own Address 2 masks Note: These bits can\n              be written\
        \ only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the\
        \ reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not\
        \ acknowledged even if the\n              comparison matches."
    - !Field
      name: OA2EN
      bit_offset: 15
      bit_width: 1
      description: Own Address 2 enable
  - !Register
    name: TIMINGR
    addr: 0x10
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLL
      bit_offset: 0
      bit_width: 8
      description: "SCL low period (master mode) This field\n              is used\
        \ to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1)\
        \ x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n\
        \              timings."
    - !Field
      name: SCLH
      bit_offset: 8
      bit_width: 8
      description: "SCL high period (master mode) This field\n              is used\
        \ to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1)\
        \ x tPRESC Note: SCLH is also\n              used to generate tSU:STO and\
        \ tHD:STA\n              timing."
    - !Field
      name: SDADEL
      bit_offset: 16
      bit_width: 4
      description: "Data hold time This field is used to\n              generate the\
        \ delay tSDADEL between SCL falling edge\n              and SDA edge. In master\
        \ mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is\
        \ stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note:\
        \ SDADEL is\n              used to generate tHD:DAT timing."
    - !Field
      name: SCLDEL
      bit_offset: 20
      bit_width: 4
      description: "Data setup time This field is used to\n              generate\
        \ a delay tSCLDEL between SDA edge and SCL\n              rising edge. In\
        \ master mode and in slave mode with\n              NOSTRETCH = 0, the SCL\
        \ line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1)\
        \ x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing."
    - !Field
      name: PRESC
      bit_offset: 28
      bit_width: 4
      description: "Timing prescaler This field is used to\n              prescale\
        \ I2CCLK in order to generate the clock period\n              tPRESC used\
        \ for data setup and hold counters (refer\n              to I2C timings on\
        \ page9) and for SCL high and low\n              level counters (refer to\
        \ I2C master initialization on\n              page24). tPRESC = (PRESC+1)\
        \ x tI2CCLK"
  - !Register
    name: TIMEOUTR
    addr: 0x14
    size_bits: 32
    description: "Access: No wait states, except if a write\n          access occurs\
      \ while a write access to this register is\n          ongoing. In this case,\
      \ wait states are inserted in the\n          second write access until the previous\
      \ one is completed.\n          The latency of the second write access can be\
      \ up to 2 x\n          PCLK1 + 6 x I2CCLK."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUTA
      bit_offset: 0
      bit_width: 12
      description: "Bus Timeout A This field is used to\n              configure:\
        \ The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT=\
        \ (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both\
        \ SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x\
        \ tI2CCLK Note: These\n              bits can be written only when\n     \
        \         TIMOUTEN=0."
    - !Field
      name: TIDLE
      bit_offset: 12
      bit_width: 1
      description: "Idle clock timeout detection Note: This\n              bit can\
        \ be written only when\n              TIMOUTEN=0."
    - !Field
      name: TIMOUTEN
      bit_offset: 15
      bit_width: 1
      description: Clock timeout enable
    - !Field
      name: TIMEOUTB
      bit_offset: 16
      bit_width: 12
      description: "Bus timeout B This field is used to\n              configure the\
        \ cumulative clock extension timeout: In\n              master mode, the master\
        \ cumulative clock low extend\n              time (tLOW:MEXT) is detected\
        \ In slave mode, the slave\n              cumulative clock low extend time\
        \ (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n\
        \              Note: These bits can be written only when\n              TEXTEN=0."
    - !Field
      name: TEXTEN
      bit_offset: 31
      bit_width: 1
      description: "Extended clock timeout\n              enable"
  - !Register
    name: ISR
    addr: 0x18
    size_bits: 32
    description: 'Access: No wait states'
    reset_value: 0x1
    fields:
    - !Field
      name: TXE
      bit_offset: 0
      bit_width: 1
      description: "Transmit data register empty\n              (transmitters) This\
        \ bit is set by hardware when the\n              I2C_TXDR register is empty.\
        \ It is cleared when the\n              next data to be sent is written in\
        \ the I2C_TXDR\n              register. This bit can be written to 1 by software\
        \ in\n              order to flush the transmit data register I2C_TXDR.\n\
        \              Note: This bit is set by hardware when\n              PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXIS
      bit_offset: 1
      bit_width: 1
      description: "Transmit interrupt status (transmitters)\n              This bit\
        \ is set by hardware when the I2C_TXDR\n              register is empty and\
        \ the data to be transmitted must\n              be written in the I2C_TXDR\
        \ register. It is cleared\n              when the next data to be sent is\
        \ written in the\n              I2C_TXDR register. This bit can be written\
        \ to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n\
        \              a TXIS event (interrupt if TXIE=1 or DMA request if\n     \
        \         TXDMAEN=1). Note: This bit is cleared by hardware\n            \
        \  when PE=0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXNE
      bit_offset: 2
      bit_width: 1
      description: "Receive data register not empty\n              (receivers) This\
        \ bit is set by hardware when the\n              received data is copied into\
        \ the I2C_RXDR register,\n              and is ready to be read. It is cleared\
        \ when I2C_RXDR\n              is read. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDR
      bit_offset: 3
      bit_width: 1
      description: "Address matched (slave mode) This bit is\n              set by\
        \ hardware as soon as the received slave address\n              matched with\
        \ one of the enabled slave addresses. It\n              is cleared by software\
        \ by setting ADDRCF bit. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACKF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge received flag This flag\n              is set\
        \ by hardware when a NACK is received after a\n              byte transmission.\
        \ It is cleared by software by\n              setting the NACKCF bit. Note:\
        \ This bit is cleared by\n              hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag This flag is set by\n              hardware\
        \ when a Stop condition is detected on the bus\n              and the peripheral\
        \ is involved in this transfer:\n              either as a master, provided\
        \ that the STOP condition\n              is generated by the peripheral. or\
        \ as a slave,\n              provided that the peripheral has been addressed\n\
        \              previously during this transfer. It is cleared by\n       \
        \       software by setting the STOPCF bit. Note: This bit is\n          \
        \    cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: "Transfer Complete (master mode) This\n              flag is set\
        \ by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have\
        \ been transferred. It is cleared by\n              software when START bit\
        \ or STOP bit is set. Note:\n              This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCR
      bit_offset: 7
      bit_width: 1
      description: "Transfer Complete Reload This flag is\n              set by hardware\
        \ when RELOAD=1 and NBYTES data have\n              been transferred. It is\
        \ cleared by software when\n              NBYTES is written to a non-zero\
        \ value. Note: This bit\n              is cleared by hardware when PE=0. This\
        \ flag is only\n              for master mode, or for slave mode when the\
        \ SBC bit\n              is set."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BERR
      bit_offset: 8
      bit_width: 1
      description: "Bus error This flag is set by hardware\n              when a misplaced\
        \ Start or Stop condition is detected\n              whereas the peripheral\
        \ is involved in the transfer.\n              The flag is not set during the\
        \ address phase in slave\n              mode. It is cleared by software by\
        \ setting BERRCF\n              bit. Note: This bit is cleared by hardware\
        \ when\n              PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARLO
      bit_offset: 9
      bit_width: 1
      description: "Arbitration lost This flag is set by\n              hardware in\
        \ case of arbitration loss. It is cleared\n              by software by setting\
        \ the ARLOCF bit. Note: This bit\n              is cleared by hardware when\
        \ PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun (slave mode) This flag\n              is set\
        \ by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun\
        \ error occurs. It is cleared\n              by software by setting the OVRCF\
        \ bit. Note: This bit\n              is cleared by hardware when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: PECERR
      bit_offset: 11
      bit_width: 1
      description: "PEC Error in reception This flag is set\n              by hardware\
        \ when the received PEC does not match with\n              the PEC register\
        \ content. A NACK is automatically\n              sent after the wrong PEC\
        \ reception. It is cleared by\n              software by setting the PECCF\
        \ bit. Note: This bit is\n              cleared by hardware when PE=0. If\
        \ the SMBus feature\n              is not supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMEOUT
      bit_offset: 12
      bit_width: 1
      description: "Timeout or tLOW detection flag This flag\n              is set\
        \ by hardware when a timeout or extended clock\n              timeout occurred.\
        \ It is cleared by software by\n              setting the TIMEOUTCF bit. Note:\
        \ This bit is cleared\n              by hardware when PE=0. If the SMBus feature\
        \ is not\n              supported, this bit is reserved and forced by\n  \
        \            hardware to 0. Please refer to Section25.3: I2C\n           \
        \   implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALERT
      bit_offset: 13
      bit_width: 1
      description: "SMBus alert This flag is set by hardware\n              when SMBHEN=1\
        \ (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event\
        \ (falling edge) is detected on\n              SMBA pin. It is cleared by\
        \ software by setting the\n              ALERTCF bit. Note: This bit is cleared\
        \ by hardware\n              when PE=0. If the SMBus feature is not supported,\n\
        \              this bit is reserved and forced by hardware to 0.\n       \
        \       Please refer to Section25.3: I2C\n              implementation."
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUSY
      bit_offset: 15
      bit_width: 1
      description: "Bus busy This flag indicates that a\n              communication\
        \ is in progress on the bus. It is set by\n              hardware when a START\
        \ condition is detected. It is\n              cleared by hardware when a Stop\
        \ condition is\n              detected, or when PE=0."
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIR
      bit_offset: 16
      bit_width: 1
      description: "Transfer direction (Slave mode) This\n              flag is updated\
        \ when an address match event occurs\n              (ADDR=1)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADDCODE
      bit_offset: 17
      bit_width: 7
      description: "Address match code (Slave mode) These\n              bits are\
        \ updated with the received address when an\n              address match event\
        \ occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE\
        \ provides the 10-bit header\n              followed by the 2 MSBs of the\
        \ address."
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR
    addr: 0x1c
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ADDRCF
      bit_offset: 3
      bit_width: 1
      description: "Address matched flag clear Writing 1 to\n              this bit\
        \ clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to\
        \ this bit also clears the START\n              bit in the I2C_CR2 register."
    - !Field
      name: NACKCF
      bit_offset: 4
      bit_width: 1
      description: "Not Acknowledge flag clear Writing 1 to\n              this bit\
        \ clears the ACKF flag in I2C_ISR\n              register."
    - !Field
      name: STOPCF
      bit_offset: 5
      bit_width: 1
      description: "Stop detection flag clear Writing 1 to\n              this bit\
        \ clears the STOPF flag in the I2C_ISR\n              register."
    - !Field
      name: BERRCF
      bit_offset: 8
      bit_width: 1
      description: "Bus error flag clear Writing 1 to this\n              bit clears\
        \ the BERRF flag in the I2C_ISR\n              register."
    - !Field
      name: ARLOCF
      bit_offset: 9
      bit_width: 1
      description: "Arbitration Lost flag clear Writing 1 to\n              this bit\
        \ clears the ARLO flag in the I2C_ISR\n              register."
    - !Field
      name: OVRCF
      bit_offset: 10
      bit_width: 1
      description: "Overrun/Underrun flag clear Writing 1 to\n              this bit\
        \ clears the OVR flag in the I2C_ISR\n              register."
    - !Field
      name: PECCF
      bit_offset: 11
      bit_width: 1
      description: "PEC Error flag clear Writing 1 to this\n              bit clears\
        \ the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus\
        \ feature is not supported, this bit\n              is reserved and forced\
        \ by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
    - !Field
      name: TIMOUTCF
      bit_offset: 12
      bit_width: 1
      description: "Timeout detection flag clear Writing 1\n              to this\
        \ bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note:\
        \ If the SMBus feature is not\n              supported, this bit is reserved\
        \ and forced by\n              hardware to 0. Please refer to Section25.3:\
        \ I2C\n              implementation."
    - !Field
      name: ALERTCF
      bit_offset: 13
      bit_width: 1
      description: "Alert flag clear Writing 1 to this bit\n              clears the\
        \ ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature\
        \ is not supported, this bit is\n              reserved and forced by hardware\
        \ to 0. Please refer to\n              Section25.3: I2C implementation."
  - !Register
    name: PECR
    addr: 0x20
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PEC
      bit_offset: 0
      bit_width: 8
      description: "Packet error checking register This\n              field contains\
        \ the internal PEC when PECEN=1. The PEC\n              is cleared by hardware\
        \ when PE=0."
  - !Register
    name: RXDR
    addr: 0x24
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit receive data Data byte received\n              from the\
        \ I2C bus."
  - !Register
    name: TXDR
    addr: 0x28
    size_bits: 32
    description: 'Access: No wait states'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 8
      description: "8-bit transmit data Data byte to be\n              transmitted\
        \ to the I2C bus. Note: These bits can be\n              written only when\
        \ TXE=1."
- !Module
  name: GPIOA
  description: GPIO
  base_addr: 0x58020000
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOB
  description: GPIO
  base_addr: 0x58020400
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOC
  description: GPIO
  base_addr: 0x58020800
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOD
  description: GPIO
  base_addr: 0x58020c00
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOE
  description: GPIO
  base_addr: 0x58021000
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOF
  description: GPIO
  base_addr: 0x58021400
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOG
  description: GPIO
  base_addr: 0x58021800
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOH
  description: GPIO
  base_addr: 0x58021c00
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOI
  description: GPIO
  base_addr: 0x58022000
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOJ
  description: GPIO
  base_addr: 0x58022400
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: GPIOK
  description: GPIO
  base_addr: 0x58022800
  size: 0x400
  registers:
  - !Register
    name: MODER
    addr: 0x0
    size_bits: 32
    description: GPIO port mode register
    read_allowed: true
    write_allowed: true
    reset_value: 0xabffffff
    fields:
    - !Field
      name: MODE0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
    - !Field
      name: MODE15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O mode."
  - !Register
    name: OTYPER
    addr: 0x4
    size_bits: 32
    description: GPIO port output type register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OT0
      bit_offset: 0
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT1
      bit_offset: 1
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT2
      bit_offset: 2
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT3
      bit_offset: 3
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT4
      bit_offset: 4
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT5
      bit_offset: 5
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT6
      bit_offset: 6
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT7
      bit_offset: 7
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT8
      bit_offset: 8
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT9
      bit_offset: 9
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT10
      bit_offset: 10
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT11
      bit_offset: 11
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT12
      bit_offset: 12
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT13
      bit_offset: 13
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT14
      bit_offset: 14
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
    - !Field
      name: OT15
      bit_offset: 15
      bit_width: 1
      description: "Port x configuration bits (y = 0..15)\n              These bits\
        \ are written by software to configure the\n              I/O output type."
  - !Register
    name: OSPEEDR
    addr: 0x8
    size_bits: 32
    description: "GPIO port output speed\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xc000000
    fields:
    - !Field
      name: OSPEED0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
    - !Field
      name: OSPEED15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O output\
        \ speed. Note: Refer to the\n              device datasheet for the frequency\
        \ specifications and\n              the power supply and load conditions for\
        \ each\n              speed."
  - !Register
    name: PUPDR
    addr: 0xc
    size_bits: 32
    description: "GPIO port pull-up/pull-down\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x12100000
    fields:
    - !Field
      name: PUPD0
      bit_offset: 0
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD1
      bit_offset: 2
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD2
      bit_offset: 4
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD3
      bit_offset: 6
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD4
      bit_offset: 8
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD5
      bit_offset: 10
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD6
      bit_offset: 12
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD7
      bit_offset: 14
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD8
      bit_offset: 16
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD9
      bit_offset: 18
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD10
      bit_offset: 20
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD11
      bit_offset: 22
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD12
      bit_offset: 24
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD13
      bit_offset: 26
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD14
      bit_offset: 28
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
    - !Field
      name: PUPD15
      bit_offset: 30
      bit_width: 2
      description: "[1:0]: Port x configuration bits (y =\n              0..15) These\
        \ bits are written by software to\n              configure the I/O pull-up\
        \ or pull-down"
  - !Register
    name: IDR
    addr: 0x10
    size_bits: 32
    description: GPIO port input data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID0
      bit_offset: 0
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID1
      bit_offset: 1
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID2
      bit_offset: 2
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID3
      bit_offset: 3
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID4
      bit_offset: 4
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID5
      bit_offset: 5
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID6
      bit_offset: 6
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID7
      bit_offset: 7
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID8
      bit_offset: 8
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID9
      bit_offset: 9
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID10
      bit_offset: 10
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID11
      bit_offset: 11
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID12
      bit_offset: 12
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID13
      bit_offset: 13
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID14
      bit_offset: 14
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
    - !Field
      name: ID15
      bit_offset: 15
      bit_width: 1
      description: "Port input data bit (y = 0..15) These\n              bits are\
        \ read-only. They contain the input value of\n              the corresponding\
        \ I/O port."
  - !Register
    name: ODR
    addr: 0x14
    size_bits: 32
    description: GPIO port output data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OD0
      bit_offset: 0
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD1
      bit_offset: 1
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD2
      bit_offset: 2
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD3
      bit_offset: 3
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD4
      bit_offset: 4
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD5
      bit_offset: 5
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD6
      bit_offset: 6
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD7
      bit_offset: 7
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD8
      bit_offset: 8
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD9
      bit_offset: 9
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD10
      bit_offset: 10
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD11
      bit_offset: 11
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD12
      bit_offset: 12
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD13
      bit_offset: 13
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD14
      bit_offset: 14
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
    - !Field
      name: OD15
      bit_offset: 15
      bit_width: 1
      description: "Port output data bit These bits can be\n              read and\
        \ written by software. Note: For atomic bit\n              set/reset, the\
        \ OD bits can be individually set and/or\n              reset by writing to\
        \ the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
  - !Register
    name: BSRR
    addr: 0x18
    size_bits: 32
    description: "GPIO port bit set/reset\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BS0
      bit_offset: 0
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS1
      bit_offset: 1
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS2
      bit_offset: 2
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS3
      bit_offset: 3
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS4
      bit_offset: 4
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS5
      bit_offset: 5
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS6
      bit_offset: 6
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS7
      bit_offset: 7
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS8
      bit_offset: 8
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS9
      bit_offset: 9
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS10
      bit_offset: 10
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS11
      bit_offset: 11
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS12
      bit_offset: 12
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS13
      bit_offset: 13
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS14
      bit_offset: 14
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BS15
      bit_offset: 15
      bit_width: 1
      description: "Port x set bit y (y= 0..15) These bits\n              are write-only.\
        \ A read to these bits returns the\n              value 0x0000."
    - !Field
      name: BR0
      bit_offset: 16
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR1
      bit_offset: 17
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR2
      bit_offset: 18
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR3
      bit_offset: 19
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR4
      bit_offset: 20
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR5
      bit_offset: 21
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR6
      bit_offset: 22
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR7
      bit_offset: 23
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR8
      bit_offset: 24
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR9
      bit_offset: 25
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR10
      bit_offset: 26
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR11
      bit_offset: 27
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR12
      bit_offset: 28
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR13
      bit_offset: 29
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR14
      bit_offset: 30
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
    - !Field
      name: BR15
      bit_offset: 31
      bit_width: 1
      description: "Port x reset bit y (y = 0..15) These\n              bits are write-only.\
        \ A read to these bits returns the\n              value 0x0000. Note: If both\
        \ BSx and BRx are set, BSx\n              has priority."
  - !Register
    name: LCKR
    addr: 0x1c
    size_bits: 32
    description: "This register is used to lock the\n          configuration of the\
      \ port bits when a correct write\n          sequence is applied to bit 16 (LCKK).\
      \ The value of bits\n          [15:0] is used to lock the configuration of the\
      \ GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n\
      \          not change. When the LOCK sequence has been applied on a\n      \
      \    port bit, the value of this port bit can no longer be\n          modified\
      \ until the next MCU reset or peripheral reset.A\n          specific write sequence\
      \ is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit\
      \ long) is\n          allowed during this locking sequence.Each lock bit\n \
      \         freezes a specific configuration register (control and\n         \
      \ alternate function registers)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCK0
      bit_offset: 0
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK1
      bit_offset: 1
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK2
      bit_offset: 2
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK3
      bit_offset: 3
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK4
      bit_offset: 4
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK5
      bit_offset: 5
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK6
      bit_offset: 6
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK7
      bit_offset: 7
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK8
      bit_offset: 8
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK9
      bit_offset: 9
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK10
      bit_offset: 10
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK11
      bit_offset: 11
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK12
      bit_offset: 12
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK13
      bit_offset: 13
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK14
      bit_offset: 14
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCK15
      bit_offset: 15
      bit_width: 1
      description: "Port x lock bit y (y= 0..15) These bits\n              are read/write\
        \ but can only be written when the LCKK\n              bit is 0."
    - !Field
      name: LCKK
      bit_offset: 16
      bit_width: 1
      description: "Lock key This bit can be read any time.\n              It can\
        \ only be modified using the lock key write\n              sequence. LOCK\
        \ key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16]\
        \ = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD\
        \ LCKR[16] = 1 (this read\n              operation is optional but it confirms\
        \ that the lock\n              is active) Note: During the LOCK key write\
        \ sequence,\n              the value of LCK[15:0] must not change. Any error\
        \ in\n              the lock sequence aborts the lock. After the first\n \
        \             lock sequence on any bit of the port, any read access\n    \
        \          on the LCKK bit will return 1 until the next MCU\n            \
        \  reset or peripheral reset."
  - !Register
    name: AFRL
    addr: 0x20
    size_bits: 32
    description: "GPIO alternate function low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL0
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL1
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL2
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL3
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL4
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL5
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL6
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
    - !Field
      name: AFSEL7
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 0..7) These bits are written by\n              software to configure\
        \ alternate function I/Os AFSELy\n              selection:"
  - !Register
    name: AFRH
    addr: 0x24
    size_bits: 32
    description: "GPIO alternate function high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFSEL8
      bit_offset: 0
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL9
      bit_offset: 4
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL10
      bit_offset: 8
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL11
      bit_offset: 12
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL12
      bit_offset: 16
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL13
      bit_offset: 20
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL14
      bit_offset: 24
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
    - !Field
      name: AFSEL15
      bit_offset: 28
      bit_width: 4
      description: "[3:0]: Alternate function selection for\n              port x\
        \ pin y (y = 8..15) These bits are written by\n              software to configure\
        \ alternate function\n              I/Os"
- !Module
  name: JPEG
  description: JPEG
  base_addr: 0x52003000
  size: 0x400
  registers:
  - !Register
    name: CONFR0
    addr: 0x0
    size_bits: 32
    description: JPEG codec control register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: "Start This bit start or stop the\n              encoding or decoding\
        \ process. Read this register\n              always return 0."
  - !Register
    name: CONFR1
    addr: 0x4
    size_bits: 32
    description: "JPEG codec configuration register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NF
      bit_offset: 0
      bit_width: 2
      description: "Number of color components This field\n              defines the\
        \ number of color components minus\n              1."
    - !Field
      name: DE
      bit_offset: 3
      bit_width: 1
      description: "Decoding Enable This bit selects the\n              coding or\
        \ decoding process"
    - !Field
      name: COLORSPACE
      bit_offset: 4
      bit_width: 2
      description: "Color Space This filed defines the\n              number of quantization\
        \ tables minus 1 to insert in\n              the output stream."
    - !Field
      name: NS
      bit_offset: 6
      bit_width: 2
      description: "Number of components for Scan This field\n              defines\
        \ the number of components minus 1 for scan\n              header marker segment."
    - !Field
      name: HDR
      bit_offset: 8
      bit_width: 1
      description: "Header Processing This bit enable the\n              header processing\
        \ (generation/parsing)."
    - !Field
      name: YSIZE
      bit_offset: 16
      bit_width: 16
      description: "Y Size This field defines the number of\n              lines in\
        \ source image."
  - !Register
    name: CONFR2
    addr: 0x8
    size_bits: 32
    description: "JPEG codec configuration register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NMCU
      bit_offset: 0
      bit_width: 26
      description: "Number of MCU For encoding: this field\n              defines\
        \ the number of MCU units minus 1 to encode.\n              For decoding:\
        \ this field indicates the number of\n              complete MCU units minus\
        \ 1 to be decoded (this field\n              is updated after the JPEG header\
        \ parsing). If the\n              decoded image size has not a X or Y size\
        \ multiple of\n              8 or 16 (depending on the sub-sampling process),\
        \ the\n              resulting incomplete or empty MCU must be added to\n\
        \              this value to get the total number of MCU\n              generated."
  - !Register
    name: CONFR3
    addr: 0xc
    size_bits: 32
    description: "JPEG codec configuration register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XSIZE
      bit_offset: 16
      bit_width: 16
      description: "X size This field defines the number of\n              pixels\
        \ per line."
  - !Register
    name: CONFRN1
    addr: 0x10
    size_bits: 32
    description: "JPEG codec configuration register\n          4-7"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HD
      bit_offset: 0
      bit_width: 1
      description: "Huffman DC Selects the Huffman table for\n              encoding\
        \ the DC coefficients."
    - !Field
      name: HA
      bit_offset: 1
      bit_width: 1
      description: "Huffman AC Selects the Huffman table for\n              encoding\
        \ the AC coefficients."
    - !Field
      name: QT
      bit_offset: 2
      bit_width: 2
      description: "Quantization Table Selects quantization\n              table associated\
        \ with a color\n              component."
    - !Field
      name: NB
      bit_offset: 4
      bit_width: 4
      description: "Number of Block Number of data units\n              minus 1 that\
        \ belong to a particular color in the\n              MCU."
    - !Field
      name: VSF
      bit_offset: 8
      bit_width: 4
      description: "Vertical Sampling Factor Vertical\n              sampling factor\
        \ for component i."
    - !Field
      name: HSF
      bit_offset: 12
      bit_width: 4
      description: "Horizontal Sampling Factor Horizontal\n              sampling\
        \ factor for component i."
  - !Register
    name: CONFRN2
    addr: 0x14
    size_bits: 32
    description: "JPEG codec configuration register\n          4-7"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HD
      bit_offset: 0
      bit_width: 1
      description: "Huffman DC Selects the Huffman table for\n              encoding\
        \ the DC coefficients."
    - !Field
      name: HA
      bit_offset: 1
      bit_width: 1
      description: "Huffman AC Selects the Huffman table for\n              encoding\
        \ the AC coefficients."
    - !Field
      name: QT
      bit_offset: 2
      bit_width: 2
      description: "Quantization Table Selects quantization\n              table associated\
        \ with a color\n              component."
    - !Field
      name: NB
      bit_offset: 4
      bit_width: 4
      description: "Number of Block Number of data units\n              minus 1 that\
        \ belong to a particular color in the\n              MCU."
    - !Field
      name: VSF
      bit_offset: 8
      bit_width: 4
      description: "Vertical Sampling Factor Vertical\n              sampling factor\
        \ for component i."
    - !Field
      name: HSF
      bit_offset: 12
      bit_width: 4
      description: "Horizontal Sampling Factor Horizontal\n              sampling\
        \ factor for component i."
  - !Register
    name: CONFRN3
    addr: 0x18
    size_bits: 32
    description: "JPEG codec configuration register\n          4-7"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HD
      bit_offset: 0
      bit_width: 1
      description: "Huffman DC Selects the Huffman table for\n              encoding\
        \ the DC coefficients."
    - !Field
      name: HA
      bit_offset: 1
      bit_width: 1
      description: "Huffman AC Selects the Huffman table for\n              encoding\
        \ the AC coefficients."
    - !Field
      name: QT
      bit_offset: 2
      bit_width: 2
      description: "Quantization Table Selects quantization\n              table associated\
        \ with a color\n              component."
    - !Field
      name: NB
      bit_offset: 4
      bit_width: 4
      description: "Number of Block Number of data units\n              minus 1 that\
        \ belong to a particular color in the\n              MCU."
    - !Field
      name: VSF
      bit_offset: 8
      bit_width: 4
      description: "Vertical Sampling Factor Vertical\n              sampling factor\
        \ for component i."
    - !Field
      name: HSF
      bit_offset: 12
      bit_width: 4
      description: "Horizontal Sampling Factor Horizontal\n              sampling\
        \ factor for component i."
  - !Register
    name: CONFRN4
    addr: 0x1c
    size_bits: 32
    description: "JPEG codec configuration register\n          4-7"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HD
      bit_offset: 0
      bit_width: 1
      description: "Huffman DC Selects the Huffman table for\n              encoding\
        \ the DC coefficients."
    - !Field
      name: HA
      bit_offset: 1
      bit_width: 1
      description: "Huffman AC Selects the Huffman table for\n              encoding\
        \ the AC coefficients."
    - !Field
      name: QT
      bit_offset: 2
      bit_width: 2
      description: "Quantization Table Selects quantization\n              table associated\
        \ with a color\n              component."
    - !Field
      name: NB
      bit_offset: 4
      bit_width: 4
      description: "Number of Block Number of data units\n              minus 1 that\
        \ belong to a particular color in the\n              MCU."
    - !Field
      name: VSF
      bit_offset: 8
      bit_width: 4
      description: "Vertical Sampling Factor Vertical\n              sampling factor\
        \ for component i."
    - !Field
      name: HSF
      bit_offset: 12
      bit_width: 4
      description: "Horizontal Sampling Factor Horizontal\n              sampling\
        \ factor for component i."
  - !Register
    name: CR
    addr: 0x30
    size_bits: 32
    description: JPEG control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JCEN
      bit_offset: 0
      bit_width: 1
      description: "JPEG Core Enable Enable the JPEG codec\n              Core."
    - !Field
      name: IFTIE
      bit_offset: 1
      bit_width: 1
      description: "Input FIFO Threshold Interrupt Enable\n              This bit\
        \ enables the interrupt generation when input\n              FIFO reach the\
        \ threshold."
    - !Field
      name: IFNFIE
      bit_offset: 2
      bit_width: 1
      description: "Input FIFO Not Full Interrupt Enable\n              This bit enables\
        \ the interrupt generation when input\n              FIFO is not empty."
    - !Field
      name: OFTIE
      bit_offset: 3
      bit_width: 1
      description: "Output FIFO Threshold Interrupt Enable\n              This bit\
        \ enables the interrupt generation when output\n              FIFO reach the\
        \ threshold."
    - !Field
      name: OFNEIE
      bit_offset: 4
      bit_width: 1
      description: "Output FIFO Not Empty Interrupt Enable\n              This bit\
        \ enables the interrupt generation when output\n              FIFO is not\
        \ empty."
    - !Field
      name: EOCIE
      bit_offset: 5
      bit_width: 1
      description: "End of Conversion Interrupt Enable This\n              bit enables\
        \ the interrupt generation on the end of\n              conversion."
    - !Field
      name: HPDIE
      bit_offset: 6
      bit_width: 1
      description: "Header Parsing Done Interrupt Enable\n              This bit enables\
        \ the interrupt generation on the\n              Header Parsing Operation."
    - !Field
      name: IDMAEN
      bit_offset: 11
      bit_width: 1
      description: "Input DMA Enable Enable the DMA request\n              generation\
        \ for the input FIFO."
    - !Field
      name: ODMAEN
      bit_offset: 12
      bit_width: 1
      description: "Output DMA Enable Enable the DMA request\n              generation\
        \ for the output FIFO."
    - !Field
      name: IFF
      bit_offset: 13
      bit_width: 1
      description: "Input FIFO Flush This bit flush the\n              input FIFO.\
        \ This bit is always read as\n              0."
    - !Field
      name: 'OFF'
      bit_offset: 14
      bit_width: 1
      description: "Output FIFO Flush This bit flush the\n              output FIFO.\
        \ This bit is always read as\n              0."
  - !Register
    name: SR
    addr: 0x34
    size_bits: 32
    description: JPEG status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x6
    fields:
    - !Field
      name: IFTF
      bit_offset: 1
      bit_width: 1
      description: "Input FIFO Threshold Flag This bit is\n              set when\
        \ the input FIFO is not full and is bellow its\n              threshold."
    - !Field
      name: IFNFF
      bit_offset: 2
      bit_width: 1
      description: "Input FIFO Not Full Flag This bit is set\n              when the\
        \ input FIFO is not full (a data can be\n              written)."
    - !Field
      name: OFTF
      bit_offset: 3
      bit_width: 1
      description: "Output FIFO Threshold Flag This bit is\n              set when\
        \ the output FIFO is not empty and has reach\n              its threshold."
    - !Field
      name: OFNEF
      bit_offset: 4
      bit_width: 1
      description: "Output FIFO Not Empty Flag This bit is\n              set when\
        \ the output FIFO is not empty (a data is\n              available)."
    - !Field
      name: EOCF
      bit_offset: 5
      bit_width: 1
      description: "End of Conversion Flag This bit is set\n              when the\
        \ JPEG codec core has finished the encoding or\n              the decoding\
        \ process and than last data has been sent\n              to the output FIFO."
    - !Field
      name: HPDF
      bit_offset: 6
      bit_width: 1
      description: "Header Parsing Done Flag This bit is set\n              in decode\
        \ mode when the JPEG codec has finished the\n              parsing of the\
        \ headers and the internal registers\n              have been updated."
    - !Field
      name: COF
      bit_offset: 7
      bit_width: 1
      description: "Codec Operation Flag This bit is set\n              when when\
        \ a JPEG codec operation is on going\n              (encoding or decoding)."
  - !Register
    name: CFR
    addr: 0x38
    size_bits: 32
    description: JPEG clear flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEOCF
      bit_offset: 5
      bit_width: 1
      description: "Clear End of Conversion Flag Writing 1\n              clears the\
        \ End of Conversion Flag of the JPEG Status\n              Register."
    - !Field
      name: CHPDF
      bit_offset: 6
      bit_width: 1
      description: "Clear Header Parsing Done Flag Writing 1\n              clears\
        \ the Header Parsing Done Flag of the JPEG\n              Status Register."
  - !Register
    name: DIR
    addr: 0x40
    size_bits: 32
    description: JPEG data input register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATAIN
      bit_offset: 0
      bit_width: 32
      description: "Data Input FIFO Input FIFO data\n              register."
  - !Register
    name: DOR
    addr: 0x44
    size_bits: 32
    description: JPEG data output register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATAOUT
      bit_offset: 0
      bit_width: 32
      description: "Data Output FIFO Output FIFO data\n              register."
- !Module
  name: MDMA
  description: MDMA
  base_addr: 0x52000000
  size: 0x1000
  registers:
  - !Register
    name: MDMA_GISR0
    addr: 0x0
    size_bits: 32
    description: "MDMA Global Interrupt/Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: GIF0
      bit_offset: 0
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF1
      bit_offset: 1
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF2
      bit_offset: 2
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF3
      bit_offset: 3
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF4
      bit_offset: 4
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF5
      bit_offset: 5
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF6
      bit_offset: 6
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF7
      bit_offset: 7
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF8
      bit_offset: 8
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF9
      bit_offset: 9
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF10
      bit_offset: 10
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF11
      bit_offset: 11
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF12
      bit_offset: 12
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF13
      bit_offset: 13
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF14
      bit_offset: 14
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
    - !Field
      name: GIF15
      bit_offset: 15
      bit_width: 1
      description: "Channel x global interrupt flag (x=...)\n              This bit\
        \ is set and reset by hardware. It is a\n              logical OR of all the\
        \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx)\
        \ which are enabled in\n              the interrupt mask register (CTCIEx,\
        \ BTIEx, BRTIEx,\n              TEIEx)"
  - !Register
    name: MDMA_C0ISR
    addr: 0x40
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF0
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF0
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF0
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF0
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF0
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA0
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C0IFCR
    addr: 0x44
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF0
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF0
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF0
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF0
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF0
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C0ESR
    addr: 0x48
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C0CR
    addr: 0x4c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C0TCR
    addr: 0x50
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C0BNDTR
    addr: 0x54
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C0SAR
    addr: 0x58
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C0DAR
    addr: 0x5c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C0BRUR
    addr: 0x60
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C0LAR
    addr: 0x64
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C0TBR
    addr: 0x68
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C0MAR
    addr: 0x70
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C0MDR
    addr: 0x74
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C1ISR
    addr: 0x80
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF1
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF1
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF1
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF1
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF1
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA1
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C1IFCR
    addr: 0x84
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF1
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF1
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF1
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF1
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF1
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C1ESR
    addr: 0x88
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C1CR
    addr: 0x8c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C1TCR
    addr: 0x90
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C1BNDTR
    addr: 0x94
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C1SAR
    addr: 0x98
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C1DAR
    addr: 0x9c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C1BRUR
    addr: 0xa0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C1LAR
    addr: 0xa4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C1TBR
    addr: 0xa8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C1MAR
    addr: 0xb0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C1MDR
    addr: 0xb4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C2ISR
    addr: 0xc0
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF2
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF2
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF2
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF2
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF2
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA2
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C2IFCR
    addr: 0xc4
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF2
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF2
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF2
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF2
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF2
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C2ESR
    addr: 0xc8
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C2CR
    addr: 0xcc
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C2TCR
    addr: 0xd0
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C2BNDTR
    addr: 0xd4
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C2SAR
    addr: 0xd8
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C2DAR
    addr: 0xdc
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C2BRUR
    addr: 0xe0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C2LAR
    addr: 0xe4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C2TBR
    addr: 0xe8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C2MAR
    addr: 0xf0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C2MDR
    addr: 0xf4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C3ISR
    addr: 0x100
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF3
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF3
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF3
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF3
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF3
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA3
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C3IFCR
    addr: 0x104
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF3
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF3
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF3
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF3
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF3
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C3ESR
    addr: 0x108
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C3CR
    addr: 0x10c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C3TCR
    addr: 0x110
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C3BNDTR
    addr: 0x114
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C3SAR
    addr: 0x118
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C3DAR
    addr: 0x11c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C3BRUR
    addr: 0x120
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C3LAR
    addr: 0x124
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C3TBR
    addr: 0x128
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C3MAR
    addr: 0x130
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C3MDR
    addr: 0x134
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C4ISR
    addr: 0x140
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF4
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF4
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF4
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF4
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF4
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA4
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C4IFCR
    addr: 0x144
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF4
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF4
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF4
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF4
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF4
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C4ESR
    addr: 0x148
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C4CR
    addr: 0x14c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C4TCR
    addr: 0x150
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C4BNDTR
    addr: 0x154
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C4SAR
    addr: 0x158
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C4DAR
    addr: 0x15c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C4BRUR
    addr: 0x160
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C4LAR
    addr: 0x164
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C4TBR
    addr: 0x168
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C4MAR
    addr: 0x170
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C4MDR
    addr: 0x174
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C5ISR
    addr: 0x180
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF5
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF5
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF5
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF5
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF5
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA5
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C5IFCR
    addr: 0x184
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF5
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF5
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF5
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF5
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF5
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C5ESR
    addr: 0x188
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C5CR
    addr: 0x18c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C5TCR
    addr: 0x190
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C5BNDTR
    addr: 0x194
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C5SAR
    addr: 0x198
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C5DAR
    addr: 0x19c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C5BRUR
    addr: 0x1a0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C5LAR
    addr: 0x1a4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C5TBR
    addr: 0x1a8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C5MAR
    addr: 0x1b0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C5MDR
    addr: 0x1b4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C6ISR
    addr: 0x1c0
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF6
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF6
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF6
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF6
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF6
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA6
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C6IFCR
    addr: 0x1c4
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF6
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF6
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF6
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF6
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF6
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C6ESR
    addr: 0x1c8
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C6CR
    addr: 0x1cc
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C6TCR
    addr: 0x1d0
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C6BNDTR
    addr: 0x1d4
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0"
  - !Register
    name: MDMA_C6SAR
    addr: 0x1d8
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C6DAR
    addr: 0x1dc
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C6BRUR
    addr: 0x1e0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C6LAR
    addr: 0x1e4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C6TBR
    addr: 0x1e8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C6MAR
    addr: 0x1f0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C6MDR
    addr: 0x1f4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C7ISR
    addr: 0x200
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF7
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF7
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF7
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF7
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF7
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA7
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C7IFCR
    addr: 0x204
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF7
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF7
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF7
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF7
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF7
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C7ESR
    addr: 0x208
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C7CR
    addr: 0x20c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C7TCR
    addr: 0x210
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C7BNDTR
    addr: 0x214
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C7SAR
    addr: 0x218
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C7DAR
    addr: 0x21c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C7BRUR
    addr: 0x220
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C7LAR
    addr: 0x224
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C7TBR
    addr: 0x228
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C7MAR
    addr: 0x230
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C7MDR
    addr: 0x234
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C8ISR
    addr: 0x240
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF8
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF8
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF8
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF8
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF8
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA8
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C8IFCR
    addr: 0x244
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF8
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF8
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF8
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF8
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF8
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C8ESR
    addr: 0x248
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C8CR
    addr: 0x24c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C8TCR
    addr: 0x250
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C8BNDTR
    addr: 0x254
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C8SAR
    addr: 0x258
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C8DAR
    addr: 0x25c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C8BRUR
    addr: 0x260
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C8LAR
    addr: 0x264
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C8TBR
    addr: 0x268
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C8MAR
    addr: 0x270
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C8MDR
    addr: 0x274
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C9ISR
    addr: 0x280
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF9
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF9
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF9
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF9
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF9
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA9
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C9IFCR
    addr: 0x284
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF9
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF9
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF9
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF9
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF9
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C9ESR
    addr: 0x288
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C9CR
    addr: 0x28c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C9TCR
    addr: 0x290
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C9BNDTR
    addr: 0x294
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C9SAR
    addr: 0x298
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C9DAR
    addr: 0x29c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C9BRUR
    addr: 0x2a0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C9LAR
    addr: 0x2a4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C9TBR
    addr: 0x2a8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C9MAR
    addr: 0x2b0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C9MDR
    addr: 0x2b4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C10ISR
    addr: 0x2c0
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF10
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF10
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF10
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF10
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF10
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA10
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C10IFCR
    addr: 0x2c4
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF10
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF10
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF10
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF10
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF10
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C10ESR
    addr: 0x2c8
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C10CR
    addr: 0x2cc
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C10TCR
    addr: 0x2d0
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C10BNDTR
    addr: 0x2d4
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C10SAR
    addr: 0x2d8
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C10DAR
    addr: 0x2dc
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C10BRUR
    addr: 0x2e0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C10LAR
    addr: 0x2e4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C10TBR
    addr: 0x2e8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C10MAR
    addr: 0x2f0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C10MDR
    addr: 0x2f4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C11ISR
    addr: 0x300
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF11
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF11
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF11
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF11
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF11
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA11
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C11IFCR
    addr: 0x304
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF11
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF11
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF11
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF11
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF11
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C11ESR
    addr: 0x308
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C11CR
    addr: 0x30c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C11TCR
    addr: 0x310
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C11BNDTR
    addr: 0x314
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C11SAR
    addr: 0x318
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C11DAR
    addr: 0x31c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C11BRUR
    addr: 0x320
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C11LAR
    addr: 0x324
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C11TBR
    addr: 0x328
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C11MAR
    addr: 0x330
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C11MDR
    addr: 0x334
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C12ISR
    addr: 0x340
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF12
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF12
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF12
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF12
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF12
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA12
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C12IFCR
    addr: 0x344
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF12
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF12
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF12
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF12
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF12
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C12ESR
    addr: 0x348
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C12CR
    addr: 0x34c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C12TCR
    addr: 0x350
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C12BNDTR
    addr: 0x354
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C12SAR
    addr: 0x358
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C12DAR
    addr: 0x35c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C12BRUR
    addr: 0x360
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C12LAR
    addr: 0x364
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C12TBR
    addr: 0x368
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C12MAR
    addr: 0x370
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C12MDR
    addr: 0x374
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C13ISR
    addr: 0x380
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF13
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF13
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF13
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF13
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF13
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA13
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C13IFCR
    addr: 0x384
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF13
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF13
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF13
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF13
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF13
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C13ESR
    addr: 0x388
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C13CR
    addr: 0x38c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C13TCR
    addr: 0x390
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C13BNDTR
    addr: 0x394
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C13SAR
    addr: 0x398
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C13DAR
    addr: 0x39c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C13BRUR
    addr: 0x3a0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C13LAR
    addr: 0x3a4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C13TBR
    addr: 0x3a8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C13MAR
    addr: 0x3b0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C13MDR
    addr: 0x3b4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C14ISR
    addr: 0x3c0
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF14
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF14
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF14
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF14
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF14
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA14
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C14IFCR
    addr: 0x3c4
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF14
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF14
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF14
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF14
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF14
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C14ESR
    addr: 0x3c8
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C14CR
    addr: 0x3cc
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C14TCR
    addr: 0x3d0
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C14BNDTR
    addr: 0x3d4
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C14SAR
    addr: 0x3d8
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C14DAR
    addr: 0x3dc
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C14BRUR
    addr: 0x3e0
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C14LAR
    addr: 0x3e4
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C14TBR
    addr: 0x3e8
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C14MAR
    addr: 0x3f0
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C14MDR
    addr: 0x3f4
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
  - !Register
    name: MDMA_C15ISR
    addr: 0x400
    size_bits: 32
    description: "MDMA channel x interrupt/status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEIF15
      bit_offset: 0
      bit_width: 1
      description: "Channel x transfer error interrupt flag\n              This bit\
        \ is set by hardware. It is cleared by\n              software writing 1 to\
        \ the corresponding bit in the\n              DMA_IFCRy register."
    - !Field
      name: CTCIF15
      bit_offset: 1
      bit_width: 1
      description: "Channel x Channel Transfer Complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC\
        \ is set when the\n              last block was transferred and the channel\
        \ has been\n              automatically disabled. CTC is also set when the\n\
        \              channel is suspended, as a result of writing EN bit\n     \
        \         to 0."
    - !Field
      name: BRTIF15
      bit_offset: 2
      bit_width: 1
      description: "Channel x block repeat transfer complete\n              interrupt\
        \ flag This bit is set by hardware. It is\n              cleared by software\
        \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: BTIF15
      bit_offset: 3
      bit_width: 1
      description: "Channel x block transfer complete\n              interrupt flag\
        \ This bit is set by hardware. It is\n              cleared by software writing\
        \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    - !Field
      name: TCIF15
      bit_offset: 4
      bit_width: 1
      description: "channel x buffer transfer\n              complete"
    - !Field
      name: CRQA15
      bit_offset: 16
      bit_width: 1
      description: "channel x request active\n              flag"
  - !Register
    name: MDMA_C15IFCR
    addr: 0x404
    size_bits: 32
    description: "MDMA channel x interrupt flag clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CTEIF15
      bit_offset: 0
      bit_width: 1
      description: "Channel x clear transfer error interrupt\n              flag Writing\
        \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    - !Field
      name: CCTCIF15
      bit_offset: 1
      bit_width: 1
      description: "Clear Channel transfer complete\n              interrupt flag\
        \ for channel x Writing a 1 into this\n              bit clears CTCIFx in\
        \ the MDMA_ISRy\n              register"
    - !Field
      name: CBRTIF15
      bit_offset: 2
      bit_width: 1
      description: "Channel x clear block repeat transfer\n              complete\
        \ interrupt flag Writing a 1 into this bit\n              clears BRTIFx in\
        \ the MDMA_ISRy register"
    - !Field
      name: CBTIF15
      bit_offset: 3
      bit_width: 1
      description: "Channel x Clear block transfer complete\n              interrupt\
        \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
        \ register"
    - !Field
      name: CLTCIF15
      bit_offset: 4
      bit_width: 1
      description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
        \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
        \ register"
  - !Register
    name: MDMA_C15ESR
    addr: 0x408
    size_bits: 32
    description: "MDMA Channel x error status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEA
      bit_offset: 0
      bit_width: 7
      description: "Transfer Error Address These bits are\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error. It is used\
        \ in conjunction with TED.\n              This field indicates the 7 LSBits\
        \ of the address\n              which generated a transfer/access error. It\
        \ may be\n              used by SW to retrieve the failing address, by adding\n\
        \              this value (truncated to the buffer transfer length\n     \
        \         size) to the current SAR/DAR value. Note: The SAR/DAR\n        \
        \      current value doesnt reflect this last address due to\n           \
        \   the FIFO management system. The SAR/DAR are only\n              updated\
        \ at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note:\
        \ It is not set in case of a link data\n              error."
    - !Field
      name: TED
      bit_offset: 7
      bit_width: 1
      description: "Transfer Error Direction These bit is\n              set and cleared\
        \ by HW, in case of an MDMA data\n              transfer error."
    - !Field
      name: TELD
      bit_offset: 8
      bit_width: 1
      description: "Transfer Error Link Data These bit is\n              set by HW,\
        \ in case of a transfer error while reading\n              the block link\
        \ data structure. It is cleared by\n              software writing 1 to the\
        \ CTEIFx bit in the DMA_IFCRy\n              register."
    - !Field
      name: TEMD
      bit_offset: 9
      bit_width: 1
      description: "Transfer Error Mask Data These bit is\n              set by HW,\
        \ in case of a transfer error while writing\n              the Mask Data.\
        \ It is cleared by software writing 1 to\n              the CTEIFx bit in\
        \ the DMA_IFCRy\n              register."
    - !Field
      name: ASE
      bit_offset: 10
      bit_width: 1
      description: "Address/Size Error These bit is set by\n              HW, when\
        \ the programmed address is not aligned with\n              the data size.\
        \ TED will indicate whether the problem\n              is on the source or\
        \ destination. It is cleared by\n              software writing 1 to the CTEIFx\
        \ bit in the DMA_IFCRy\n              register."
    - !Field
      name: BSE
      bit_offset: 11
      bit_width: 1
      description: "Block Size Error These bit is set by HW,\n              when the\
        \ block size is not an integer multiple of the\n              data size either\
        \ for source or destination. TED will\n              indicate whether the\
        \ problem is on the source or\n              destination. It is cleared by\
        \ software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n \
        \             register."
  - !Register
    name: MDMA_C15CR
    addr: 0x40c
    size_bits: 32
    description: "This register is used to control the\n          concerned channel."
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEIE
      bit_offset: 1
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTCIE
      bit_offset: 2
      bit_width: 1
      description: "Channel Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRTIE
      bit_offset: 3
      bit_width: 1
      description: "Block Repeat transfer interrupt enable\n              This bit\
        \ is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BTIE
      bit_offset: 4
      bit_width: 1
      description: "Block Transfer interrupt enable This bit\n              is set\
        \ and cleared by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCIE
      bit_offset: 5
      bit_width: 1
      description: "buffer Transfer Complete interrupt\n              enable This\
        \ bit is set and cleared by\n              software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PL
      bit_offset: 6
      bit_width: 2
      description: "Priority level These bits are set and\n              cleared by\
        \ software. These bits are protected and can\n              be written only\
        \ if EN is 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BEX
      bit_offset: 12
      bit_width: 1
      description: byte Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEX
      bit_offset: 13
      bit_width: 1
      description: "Half word Endianes\n              exchange"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WEX
      bit_offset: 14
      bit_width: 1
      description: Word Endianness exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWRQ
      bit_offset: 16
      bit_width: 1
      description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
        \ in MDMA_ISRy register, activating the\n              request on Channel\
        \ x Note: Either the whole CxCR\n              register or the 8-bit/16-bit\
        \ register @ Address\n              offset: 0x4E + 0x40 chn may be used for\
        \ SWRQ\n              activation. In case of a SW request, acknowledge is\n\
        \              not generated (neither HW signal, nor CxMAR write\n       \
        \       access)."
      read_allowed: false
      write_allowed: true
  - !Register
    name: MDMA_C15TCR
    addr: 0x410
    size_bits: 32
    description: "This register is used to configure the\n          concerned channel."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SINC
      bit_offset: 0
      bit_width: 2
      description: "Source increment mode These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC =\
        \ 00 is forbidden. In Linked List\n              Mode, at the end of a block\
        \ (single or last block in\n              repeated block transfer mode), this\
        \ register will be\n              loaded from memory (from address given by\
        \ current\n              LAR[31:0] + 0x00)."
    - !Field
      name: DINC
      bit_offset: 2
      bit_width: 2
      description: "Destination increment mode These bits\n              are set and\
        \ cleared by software. These bits are\n              protected and can be\
        \ written only if EN is 0 Note:\n              When destination is AHB (DBUS=1),\
        \ DINC = 00 is\n              forbidden."
    - !Field
      name: SSIZE
      bit_offset: 4
      bit_width: 2
      description: "Source data size These bits are set and\n              cleared\
        \ by software. These bits are protected and can\n              be written\
        \ only if EN is 0 Note: If a value of 11 is\n              programmed for\
        \ the TCM access/AHB port, a transfer\n              error will occur (TEIF\
        \ bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result\
        \ will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n\
        \              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    - !Field
      name: DSIZE
      bit_offset: 6
      bit_width: 2
      description: "Destination data size These bits are set\n              and cleared\
        \ by software. These bits are protected and\n              can be written\
        \ only if EN is 0. Note: If a value of\n              11 is programmed for\
        \ the TCM access/AHB port, a\n              transfer error will occur (TEIF\
        \ bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n\
        \              will be unpredictable. Note: DSIZE = 11 (double-word)\n   \
        \           is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    - !Field
      name: SINCOS
      bit_offset: 8
      bit_width: 2
      description: "source increment offset\n              size"
    - !Field
      name: DINCOS
      bit_offset: 10
      bit_width: 2
      description: "Destination increment\n              offset"
    - !Field
      name: SBURST
      bit_offset: 12
      bit_width: 3
      description: "source burst transfer\n              configuration"
    - !Field
      name: DBURST
      bit_offset: 15
      bit_width: 3
      description: "Destination burst transfer\n              configuration"
    - !Field
      name: TLEN
      bit_offset: 18
      bit_width: 7
      description: buffer transfer lengh
    - !Field
      name: PKE
      bit_offset: 25
      bit_width: 1
      description: "PacK Enable These bit is set and cleared\n              by software.\
        \ If the Source Size is smaller than the\n              destination, it will\
        \ be padded according to the PAM\n              value. If the Source data\
        \ size is larger than the\n              destination one, it will be truncated.\
        \ The alignment\n              will be done according to the PAM[0] value.\
        \ This bit\n              is protected and can be written only if EN is\n\
        \              0"
    - !Field
      name: PAM
      bit_offset: 26
      bit_width: 2
      description: "Padding/Alignement Mode These bits are\n              set and\
        \ cleared by software. Case 1: Source data size\n              smaller than\
        \ destination data size - 3 options are\n              valid. Case 2: Source\
        \ data size larger than\n              destination data size. The remainder\
        \ part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n\
        \              are ignored. These bits are protected and can be\n        \
        \      written only if EN is 0"
    - !Field
      name: TRGM
      bit_offset: 28
      bit_width: 2
      description: "Trigger Mode These bits are set and\n              cleared by\
        \ software. Note: If TRGM is 11 for the\n              current block, all\
        \ the values loaded at the end of\n              the current block through\
        \ the linked list mechanism\n              must keep the same value (TRGM=11)\
        \ and the same SWRM\n              value, otherwise the result is undefined.\
        \ These bits\n              are protected and can be written only if EN is\n\
        \              0."
    - !Field
      name: SWRM
      bit_offset: 30
      bit_width: 1
      description: "SW Request Mode This bit is set and\n              cleared by\
        \ software. If a HW or SW request is\n              currently active, the\
        \ bit change will be delayed\n              until the current transfer is\
        \ completed. If the CxMAR\n              contains a valid address, the CxMDR\
        \ value will also\n              be written @ CxMAR address. This bit is protected\
        \ and\n              can be written only if EN is 0."
    - !Field
      name: BWM
      bit_offset: 31
      bit_width: 1
      description: "Bufferable Write Mode This bit is set\n              and cleared\
        \ by software. This bit is protected and\n              can be written only\
        \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
  - !Register
    name: MDMA_C15BNDTR
    addr: 0x414
    size_bits: 32
    description: "MDMA Channel x block number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BNDT
      bit_offset: 0
      bit_width: 17
      description: "block number of data to\n              transfer"
    - !Field
      name: BRSUM
      bit_offset: 18
      bit_width: 1
      description: "Block Repeat Source address Update Mode\n              These bits\
        \ are protected and can be written only if\n              EN is 0."
    - !Field
      name: BRDUM
      bit_offset: 19
      bit_width: 1
      description: "Block Repeat Destination address Update\n              Mode These\
        \ bits are protected and can be written only\n              if EN is 0."
    - !Field
      name: BRC
      bit_offset: 20
      bit_width: 12
      description: "Block Repeat Count This field contains\n              the number\
        \ of repetitions of the current block (0 to\n              4095). When the\
        \ channel is enabled, this register is\n              read-only, indicating\
        \ the remaining number of blocks,\n              excluding the current one.\
        \ This register decrements\n              after each complete block transfer.\
        \ Once the last\n              block transfer has completed, this register\
        \ can\n              either stay at zero or be reloaded automatically from\n\
        \              memory (in Linked List mode - i.e. Link Address\n         \
        \     valid). These bits are protected and can be written\n              only\
        \ if EN is 0."
  - !Register
    name: MDMA_C15SAR
    addr: 0x418
    size_bits: 32
    description: "MDMA channel x source address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: source adr base
  - !Register
    name: MDMA_C15DAR
    addr: 0x41c
    size_bits: 32
    description: "MDMA channel x destination address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: Destination adr base
  - !Register
    name: MDMA_C15BRUR
    addr: 0x420
    size_bits: 32
    description: "MDMA channel x Block Repeat address Update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUV
      bit_offset: 0
      bit_width: 16
      description: "source adresse update\n              value"
    - !Field
      name: DUV
      bit_offset: 16
      bit_width: 16
      description: destination address update
  - !Register
    name: MDMA_C15LAR
    addr: 0x424
    size_bits: 32
    description: "MDMA channel x Link Address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LAR
      bit_offset: 0
      bit_width: 32
      description: Link address register
  - !Register
    name: MDMA_C15TBR
    addr: 0x428
    size_bits: 32
    description: "MDMA channel x Trigger and Bus selection\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEL
      bit_offset: 0
      bit_width: 6
      description: Trigger selection
    - !Field
      name: SBUS
      bit_offset: 16
      bit_width: 1
      description: "Source BUS select This bit is protected\n              and can\
        \ be written only if EN is 0."
    - !Field
      name: DBUS
      bit_offset: 17
      bit_width: 1
      description: "Destination BUS slect This bit is\n              protected and\
        \ can be written only if EN is\n              0."
  - !Register
    name: MDMA_C15MAR
    addr: 0x430
    size_bits: 32
    description: "MDMA channel x Mask address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAR
      bit_offset: 0
      bit_width: 32
      description: Mask address
  - !Register
    name: MDMA_C15MDR
    addr: 0x434
    size_bits: 32
    description: "MDMA channel x Mask Data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDR
      bit_offset: 0
      bit_width: 32
      description: Mask data
- !Module
  name: QUADSPI
  description: QUADSPI
  base_addr: 0x52005000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: QUADSPI control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable Enable the QUADSPI.
    - !Field
      name: ABORT
      bit_offset: 1
      bit_width: 1
      description: "Abort request This bit aborts the\n              on-going command\
        \ sequence. It is automatically reset\n              once the abort is complete.\
        \ This bit stops the\n              current transfer. In polling mode or memory-mapped\n\
        \              mode, this bit also reset the APM bit or the DM\n         \
        \     bit."
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: "DMA enable In indirect mode, DMA can be\n              used to\
        \ input or output data via the QUADSPI_DR\n              register. DMA transfers\
        \ are initiated when the FIFO\n              threshold flag, FTF, is set."
    - !Field
      name: TCEN
      bit_offset: 3
      bit_width: 1
      description: "Timeout counter enable This bit is valid\n              only when\
        \ memory-mapped mode (FMODE = 11) is\n              selected. Activating this\
        \ bit causes the chip select\n              (nCS) to be released (and thus\
        \ reduces consumption)\n              if there has not been an access after\
        \ a certain\n              amount of time, where this time is defined by\n\
        \              TIMEOUT[15:0] (QUADSPI_LPTR). Enable the timeout\n        \
        \      counter. By default, the QUADSPI never stops its\n              prefetch\
        \ operation, keeping the previous read\n              operation active with\
        \ nCS maintained low, even if no\n              access to the Flash memory\
        \ occurs for a long time.\n              Since Flash memories tend to consume\
        \ more when nCS is\n              held low, the application might want to\
        \ activate the\n              timeout counter (TCEN = 1, QUADSPI_CR[3]) so\
        \ that nCS\n              is released after a period of TIMEOUT[15:0]\n  \
        \            (QUADSPI_LPTR) cycles have elapsed without an access\n      \
        \        since when the FIFO becomes full with prefetch data.\n          \
        \    This bit can be modified only when BUSY =\n              0."
    - !Field
      name: SSHIFT
      bit_offset: 4
      bit_width: 1
      description: "Sample shift By default, the QUADSPI\n              samples data\
        \ 1/2 of a CLK cycle after the data is\n              driven by the Flash\
        \ memory. This bit allows the data\n              is to be sampled later in\
        \ order to account for\n              external signal delays. Firmware must\
        \ assure that\n              SSHIFT = 0 when in DDR mode (when DDRM = 1).\
        \ This\n              field can be modified only when BUSY =\n           \
        \   0."
    - !Field
      name: DFM
      bit_offset: 6
      bit_width: 1
      description: "Dual-flash mode This bit activates\n              dual-flash mode,\
        \ where two external Flash memories\n              are used simultaneously\
        \ to double throughput and\n              capacity. This bit can be modified\
        \ only when BUSY =\n              0."
    - !Field
      name: FSEL
      bit_offset: 7
      bit_width: 1
      description: "Flash memory selection This bit selects\n              the Flash\
        \ memory to be addressed in single flash mode\n              (when DFM = 0).\
        \ This bit can be modified only when\n              BUSY = 0. This bit is\
        \ ignored when DFM =\n              1."
    - !Field
      name: FTHRES
      bit_offset: 8
      bit_width: 5
      description: "FIFO threshold level Defines, in\n              indirect mode,\
        \ the threshold number of bytes in the\n              FIFO that will cause\
        \ the FIFO threshold flag (FTF,\n              QUADSPI_SR[2]) to be set. In\
        \ indirect write mode\n              (FMODE = 00): ... In indirect read mode\
        \ (FMODE = 01):\n              ... If DMAEN = 1, then the DMA controller for\
        \ the\n              corresponding channel must be disabled before\n     \
        \         changing the FTHRES value."
    - !Field
      name: TEIE
      bit_offset: 16
      bit_width: 1
      description: "Transfer error interrupt enable This bit\n              enables\
        \ the transfer error interrupt."
    - !Field
      name: TCIE
      bit_offset: 17
      bit_width: 1
      description: "Transfer complete interrupt enable This\n              bit enables\
        \ the transfer complete\n              interrupt."
    - !Field
      name: FTIE
      bit_offset: 18
      bit_width: 1
      description: "FIFO threshold interrupt enable This bit\n              enables\
        \ the FIFO threshold interrupt."
    - !Field
      name: SMIE
      bit_offset: 19
      bit_width: 1
      description: "Status match interrupt enable This bit\n              enables\
        \ the status match interrupt."
    - !Field
      name: TOIE
      bit_offset: 20
      bit_width: 1
      description: "TimeOut interrupt enable This bit\n              enables the TimeOut\
        \ interrupt."
    - !Field
      name: APMS
      bit_offset: 22
      bit_width: 1
      description: "Automatic poll mode stop This bit\n              determines if\
        \ automatic polling is stopped after a\n              match. This bit can\
        \ be modified only when BUSY =\n              0."
    - !Field
      name: PMM
      bit_offset: 23
      bit_width: 1
      description: "Polling match mode This bit indicates\n              which method\
        \ should be used for determining a match\n              during automatic polling\
        \ mode. This bit can be\n              modified only when BUSY = 0."
    - !Field
      name: PRESCALER
      bit_offset: 24
      bit_width: 8
      description: clock prescaler
  - !Register
    name: DCR
    addr: 0x4
    size_bits: 32
    description: "QUADSPI device configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CKMODE
      bit_offset: 0
      bit_width: 1
      description: "indicates the level that clk takes\n              between command"
    - !Field
      name: CSHT
      bit_offset: 8
      bit_width: 3
      description: "Chip select high time CSHT+1 defines the\n              minimum\
        \ number of CLK cycles which the chip select\n              (nCS) must remain\
        \ high between commands issued to the\n              Flash memory. ... This\
        \ field can be modified only\n              when BUSY = 0."
    - !Field
      name: FSIZE
      bit_offset: 16
      bit_width: 5
      description: "Flash memory size This field defines the\n              size of\
        \ external memory using the following formula:\n              Number of bytes\
        \ in Flash memory = 2[FSIZE+1] FSIZE+1\n              is effectively the number\
        \ of address bits required to\n              address the Flash memory. The\
        \ Flash memory capacity\n              can be up to 4GB (addressed using 32\
        \ bits) in\n              indirect mode, but the addressable space in\n  \
        \            memory-mapped mode is limited to 256MB. If DFM = 1,\n       \
        \       FSIZE indicates the total capacity of the two Flash\n            \
        \  memories together. This field can be modified only\n              when\
        \ BUSY = 0."
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: QUADSPI status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEF
      bit_offset: 0
      bit_width: 1
      description: "Transfer error flag This bit is set in\n              indirect\
        \ mode when an invalid address is being\n              accessed in indirect\
        \ mode. It is cleared by writing 1\n              to CTEF."
    - !Field
      name: TCF
      bit_offset: 1
      bit_width: 1
      description: "Transfer complete flag This bit is set\n              in indirect\
        \ mode when the programmed number of data\n              has been transferred\
        \ or in any mode when the transfer\n              has been aborted.It is cleared\
        \ by writing 1 to\n              CTCF."
    - !Field
      name: FTF
      bit_offset: 2
      bit_width: 1
      description: "FIFO threshold flag In indirect mode,\n              this bit\
        \ is set when the FIFO threshold has been\n              reached, or if there\
        \ is any data left in the FIFO\n              after reads from the Flash memory\
        \ are complete. It is\n              cleared automatically as soon as threshold\
        \ condition\n              is no longer true. In automatic polling mode this\
        \ bit\n              is set every time the status register is read, and\n\
        \              the bit is cleared when the data register is\n            \
        \  read."
    - !Field
      name: SMF
      bit_offset: 3
      bit_width: 1
      description: "Status match flag This bit is set in\n              automatic\
        \ polling mode when the unmasked received\n              data matches the\
        \ corresponding bits in the match\n              register (QUADSPI_PSMAR).\
        \ It is cleared by writing 1\n              to CSMF."
    - !Field
      name: TOF
      bit_offset: 4
      bit_width: 1
      description: "Timeout flag This bit is set when\n              timeout occurs.\
        \ It is cleared by writing 1 to\n              CTOF."
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: "Busy This bit is set when an operation\n              is on going.\
        \ This bit clears automatically when the\n              operation with the\
        \ Flash memory is finished and the\n              FIFO is empty."
    - !Field
      name: FLEVEL
      bit_offset: 8
      bit_width: 6
      description: "FIFO level This field gives the number\n              of valid\
        \ bytes which are being held in the FIFO.\n              FLEVEL = 0 when the\
        \ FIFO is empty, and 16 when it is\n              full. In memory-mapped mode\
        \ and in automatic status\n              polling mode, FLEVEL is zero."
  - !Register
    name: FCR
    addr: 0xc
    size_bits: 32
    description: QUADSPI flag clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTEF
      bit_offset: 0
      bit_width: 1
      description: "Clear transfer error flag Writing 1\n              clears the\
        \ TEF flag in the QUADSPI_SR\n              register"
    - !Field
      name: CTCF
      bit_offset: 1
      bit_width: 1
      description: "Clear transfer complete flag Writing 1\n              clears the\
        \ TCF flag in the QUADSPI_SR\n              register"
    - !Field
      name: CSMF
      bit_offset: 3
      bit_width: 1
      description: "Clear status match flag Writing 1 clears\n              the SMF\
        \ flag in the QUADSPI_SR register"
    - !Field
      name: CTOF
      bit_offset: 4
      bit_width: 1
      description: "Clear timeout flag Writing 1 clears the\n              TOF flag\
        \ in the QUADSPI_SR register"
  - !Register
    name: DLR
    addr: 0x10
    size_bits: 32
    description: QUADSPI data length register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DL
      bit_offset: 0
      bit_width: 32
      description: "Data length Number of data to be\n              retrieved (value+1)\
        \ in indirect and status-polling\n              modes. A value no greater\
        \ than 3 (indicating 4 bytes)\n              should be used for status-polling\
        \ mode. All 1s in\n              indirect mode means undefined length, where\
        \ QUADSPI\n              will continue until the end of memory, as defined\
        \ by\n              FSIZE. 0x0000_0000: 1 byte is to be transferred\n    \
        \          0x0000_0001: 2 bytes are to be transferred\n              0x0000_0002:\
        \ 3 bytes are to be transferred\n              0x0000_0003: 4 bytes are to\
        \ be transferred ...\n              0xFFFF_FFFD: 4,294,967,294 (4G-2) bytes\
        \ are to be\n              transferred 0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes\n\
        \              are to be transferred 0xFFFF_FFFF: undefined length\n     \
        \         -- all bytes until the end of Flash memory (as\n              defined\
        \ by FSIZE) are to be transferred. Continue\n              reading indefinitely\
        \ if FSIZE = 0x1F. DL[0] is stuck\n              at 1 in dual-flash mode (DFM\
        \ = 1) even when 0 is\n              written to this bit, thus assuring that\
        \ each access\n              transfers an even number of bytes. This field\
        \ has no\n              effect when in memory-mapped mode (FMODE = 10). This\n\
        \              field can be written only when BUSY =\n              0."
  - !Register
    name: CCR
    addr: 0x14
    size_bits: 32
    description: "QUADSPI communication configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INSTRUCTION
      bit_offset: 0
      bit_width: 8
      description: "Instruction Instruction to be send to\n              the external\
        \ SPI device. This field can be written\n              only when BUSY = 0."
    - !Field
      name: IMODE
      bit_offset: 8
      bit_width: 2
      description: "Instruction mode This field defines the\n              instruction\
        \ phase mode of operation: This field can\n              be written only when\
        \ BUSY = 0."
    - !Field
      name: ADMODE
      bit_offset: 10
      bit_width: 2
      description: "Address mode This field defines the\n              address phase\
        \ mode of operation: This field can be\n              written only when BUSY\
        \ = 0."
    - !Field
      name: ADSIZE
      bit_offset: 12
      bit_width: 2
      description: "Address size This bit defines address\n              size: This\
        \ field can be written only when BUSY =\n              0."
    - !Field
      name: ABMODE
      bit_offset: 14
      bit_width: 2
      description: "Alternate bytes mode This field defines\n              the alternate-bytes\
        \ phase mode of operation: This\n              field can be written only when\
        \ BUSY =\n              0."
    - !Field
      name: ABSIZE
      bit_offset: 16
      bit_width: 2
      description: "Alternate bytes size This bit defines\n              alternate\
        \ bytes size: This field can be written only\n              when BUSY = 0."
    - !Field
      name: DCYC
      bit_offset: 18
      bit_width: 5
      description: "Number of dummy cycles This field\n              defines the duration\
        \ of the dummy phase. In both SDR\n              and DDR modes, it specifies\
        \ a number of CLK cycles\n              (0-31). This field can be written\
        \ only when BUSY =\n              0."
    - !Field
      name: DMODE
      bit_offset: 24
      bit_width: 2
      description: "Data mode This field defines the data\n              phases mode\
        \ of operation: This field also determines\n              the dummy phase\
        \ mode of operation. This field can be\n              written only when BUSY\
        \ = 0."
    - !Field
      name: FMODE
      bit_offset: 26
      bit_width: 2
      description: "Functional mode This field defines the\n              QUADSPI\
        \ functional mode of operation. If DMAEN = 1\n              already, then\
        \ the DMA controller for the\n              corresponding channel must be\
        \ disabled before\n              changing the FMODE value. This field can\
        \ be written\n              only when BUSY = 0."
    - !Field
      name: SIOO
      bit_offset: 28
      bit_width: 1
      description: "Send instruction only once mode See\n              Section15.3.11:\
        \ Sending the instruction only once on\n              page13. This bit has\
        \ no effect when IMODE = 00. This\n              field can be written only\
        \ when BUSY =\n              0."
    - !Field
      name: DHHC
      bit_offset: 30
      bit_width: 1
      description: "DDR hold Delay the data output by 1/4 of\n              the QUADSPI\
        \ output clock cycle in DDR mode: This\n              feature is only active\
        \ in DDR mode. This field can be\n              written only when BUSY = 0."
    - !Field
      name: DDRM
      bit_offset: 31
      bit_width: 1
      description: "Double data rate mode This bit sets the\n              DDR mode\
        \ for the address, alternate byte and data\n              phase: This field\
        \ can be written only when BUSY =\n              0."
  - !Register
    name: AR
    addr: 0x18
    size_bits: 32
    description: QUADSPI address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: "[31 0]: Address Address to be send to\n              the external\
        \ Flash memory Writes to this field are\n              ignored when BUSY =\
        \ 0 or when FMODE = 11\n              (memory-mapped mode). In dual flash\
        \ mode, ADDRESS[0]\n              is automatically stuck to 0 as the address\
        \ should\n              always be even"
  - !Register
    name: ABR
    addr: 0x1c
    size_bits: 32
    description: "QUADSPI alternate bytes\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALTERNATE
      bit_offset: 0
      bit_width: 32
      description: "Alternate Bytes Optional data to be send\n              to the\
        \ external SPI device right after the address.\n              This field can\
        \ be written only when BUSY =\n              0."
  - !Register
    name: DR
    addr: 0x20
    size_bits: 32
    description: QUADSPI data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data Data to be sent/received to/from\n              the external\
        \ SPI device. In indirect write mode, data\n              written to this\
        \ register is stored on the FIFO before\n              it is sent to the Flash\
        \ memory during the data phase.\n              If the FIFO is too full, a\
        \ write operation is stalled\n              until the FIFO has enough space\
        \ to accept the amount\n              of data being written. In indirect read\
        \ mode, reading\n              this register gives (via the FIFO) the data\
        \ which was\n              received from the Flash memory. If the FIFO does\
        \ not\n              have as many bytes as requested by the read operation\n\
        \              and if BUSY=1, the read operation is stalled until\n      \
        \        enough data is present or until the transfer is\n              complete,\
        \ whichever happens first. In automatic\n              polling mode, this\
        \ register contains the last data\n              read from the Flash memory\
        \ (without masking). Word,\n              halfword, and byte accesses to this\
        \ register are\n              supported. In indirect write mode, a byte write\
        \ adds\n              1 byte to the FIFO, a halfword write 2, and a word\n\
        \              write 4. Similarly, in indirect read mode, a byte\n       \
        \       read removes 1 byte from the FIFO, a halfword read 2,\n          \
        \    and a word read 4. Accesses in indirect mode must be\n              aligned\
        \ to the bottom of this register: a byte read\n              must read DATA[7:0]\
        \ and a halfword read must read\n              DATA[15:0]."
  - !Register
    name: PSMKR
    addr: 0x24
    size_bits: 32
    description: "QUADSPI polling status mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 32
      description: "Status mask Mask to be applied to the\n              status bytes\
        \ received in polling mode. For bit n:\n              This field can be written\
        \ only when BUSY =\n              0."
  - !Register
    name: PSMAR
    addr: 0x28
    size_bits: 32
    description: "QUADSPI polling status match\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 32
      description: "Status match Value to be compared with\n              the masked\
        \ status register to get a match. This field\n              can be written\
        \ only when BUSY = 0."
  - !Register
    name: PIR
    addr: 0x2c
    size_bits: 32
    description: "QUADSPI polling interval\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTERVAL
      bit_offset: 0
      bit_width: 16
      description: "Polling interval Number of CLK cycles\n              between to\
        \ read during automatic polling phases. This\n              field can be written\
        \ only when BUSY =\n              0."
  - !Register
    name: LPTR
    addr: 0x30
    size_bits: 32
    description: "QUADSPI low-power timeout\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 16
      description: "Timeout period After each access in\n              memory-mapped\
        \ mode, the QUADSPI prefetches the\n              subsequent bytes and holds\
        \ these bytes in the FIFO.\n              This field indicates how many CLK\
        \ cycles the QUADSPI\n              waits after the FIFO becomes full until\
        \ it raises\n              nCS, putting the Flash memory in a lower-consumption\n\
        \              state. This field can be written only when BUSY =\n       \
        \       0."
- !Module
  name: RNG
  description: RNG
  base_addr: 0x48021800
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: RNG control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RNGEN
      bit_offset: 2
      bit_width: 1
      description: "Random number generator\n              enable"
    - !Field
      name: IE
      bit_offset: 3
      bit_width: 1
      description: Interrupt enable
    - !Field
      name: CED
      bit_offset: 5
      bit_width: 1
      description: "Clock error detection Note: The clock\n              error detection\
        \ can be used only when ck_rc48 or\n              ck_pll1_q (ck_pll1_q = 48MHz)\
        \ source is selected\n              otherwise, CED bit must be equal to 1.\
        \ The clock\n              error detection cannot be enabled nor disabled\
        \ on the\n              fly when RNG peripheral is enabled, to enable or\n\
        \              disable CED the RNG must be disabled."
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: RNG status register
    fields:
    - !Field
      name: DRDY
      bit_offset: 0
      bit_width: 1
      description: "Data ready Note: If IE=1 in RNG_CR, an\n              interrupt\
        \ is generated when DRDY=1. It can rise when\n              the peripheral\
        \ is disabled. When the output buffer\n              becomes empty (after\
        \ reading RNG_DR), this bit\n              returns to 0 until a new random\
        \ value is\n              generated."
      read_allowed: true
      write_allowed: false
    - !Field
      name: CECS
      bit_offset: 1
      bit_width: 1
      description: "Clock error current status Note: This\n              bit is meaningless\
        \ if CED (Clock error detection) bit\n              in RNG_CR is equal to\
        \ 1."
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECS
      bit_offset: 2
      bit_width: 1
      description: "Seed error current status ** More than\n              64 consecutive\
        \ bits at the same value (0 or 1) **\n              More than 32 consecutive\
        \ alternances of 0 and 1\n              (0101010101...01)"
      read_allowed: true
      write_allowed: false
    - !Field
      name: CEIS
      bit_offset: 5
      bit_width: 1
      description: "Clock error interrupt status This bit is\n              set at\
        \ the same time as CECS. It is cleared by\n              writing it to 0.\
        \ An interrupt is pending if IE = 1 in\n              the RNG_CR register.\
        \ Note: This bit is meaningless if\n              CED (Clock error detection)\
        \ bit in RNG_CR is equal to\n              1."
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEIS
      bit_offset: 6
      bit_width: 1
      description: "Seed error interrupt status This bit is\n              set at\
        \ the same time as SECS. It is cleared by\n              writing it to 0.\
        \ ** More than 64 consecutive bits at\n              the same value (0 or\
        \ 1) ** More than 32 consecutive\n              alternances of 0 and 1 (0101010101...01)\
        \ An interrupt\n              is pending if IE = 1 in the RNG_CR\n       \
        \       register."
      read_allowed: true
      write_allowed: true
  - !Register
    name: DR
    addr: 0x8
    size_bits: 32
    description: "The RNG_DR register is a read-only register\n          that delivers\
      \ a 32-bit random value when read. The\n          content of this register is\
      \ valid when DRDY= 1, even if\n          RNGEN=0."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RNDATA
      bit_offset: 0
      bit_width: 32
      description: "Random data 32-bit random data which are\n              valid\
        \ when DRDY=1."
- !Module
  name: RTC
  description: RTC
  base_addr: 0x58004000
  size: 0x400
  registers:
  - !Register
    name: RTC_TR
    addr: 0x0
    size_bits: 32
    description: "The RTC_TR is the calendar time shadow\n          register. This\
      \ register must be written in initialization\n          mode only. Refer to\
      \ Calendar initialization and\n          configuration on page9 and Reading\
      \ the calendar on\n          page10.This register is write protected. The write\
      \ access\n          procedure is described in RTC register write protection\n\
      \          on page9."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: Second units in BCD format
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: Minute units in BCD format
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
  - !Register
    name: RTC_DR
    addr: 0x4
    size_bits: 32
    description: "The RTC_DR is the calendar date shadow\n          register. This\
      \ register must be written in initialization\n          mode only. Refer to\
      \ Calendar initialization and\n          configuration on page9 and Reading\
      \ the calendar on\n          page10.This register is write protected. The write\
      \ access\n          procedure is described in RTC register write protection\n\
      \          on page9."
    read_allowed: true
    write_allowed: true
    reset_value: 0x2101
    fields:
    - !Field
      name: DU
      bit_offset: 0
      bit_width: 4
      description: Date units in BCD format
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: MU
      bit_offset: 8
      bit_width: 4
      description: Month units in BCD format
    - !Field
      name: MT
      bit_offset: 12
      bit_width: 1
      description: Month tens in BCD format
    - !Field
      name: WDU
      bit_offset: 13
      bit_width: 3
      description: Week day units
    - !Field
      name: YU
      bit_offset: 16
      bit_width: 4
      description: Year units in BCD format
    - !Field
      name: YT
      bit_offset: 20
      bit_width: 4
      description: Year tens in BCD format
  - !Register
    name: RTC_CR
    addr: 0x8
    size_bits: 32
    description: RTC control register
    fields:
    - !Field
      name: WUCKSEL
      bit_offset: 0
      bit_width: 3
      description: Wakeup clock selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSEDGE
      bit_offset: 3
      bit_width: 1
      description: "Time-stamp event active edge TSE must be\n              reset\
        \ when TSEDGE is changed to avoid unwanted TSF\n              setting."
      read_allowed: true
      write_allowed: true
    - !Field
      name: REFCKON
      bit_offset: 4
      bit_width: 1
      description: "RTC_REFIN reference clock detection\n              enable (50\
        \ or 60Hz) Note: PREDIV_S must be\n              0x00FF."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYPSHAD
      bit_offset: 5
      bit_width: 1
      description: "Bypass the shadow registers Note: If the\n              frequency\
        \ of the APB clock is less than seven times\n              the frequency of\
        \ RTCCLK, BYPSHAD must be set to\n              1."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FMT
      bit_offset: 6
      bit_width: 1
      description: Hour format
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALRAE
      bit_offset: 8
      bit_width: 1
      description: Alarm A enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALRBE
      bit_offset: 9
      bit_width: 1
      description: Alarm B enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: WUTE
      bit_offset: 10
      bit_width: 1
      description: Wakeup timer enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSE
      bit_offset: 11
      bit_width: 1
      description: timestamp enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALRAIE
      bit_offset: 12
      bit_width: 1
      description: Alarm A interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALRBIE
      bit_offset: 13
      bit_width: 1
      description: Alarm B interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: WUTIE
      bit_offset: 14
      bit_width: 1
      description: "Wakeup timer interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSIE
      bit_offset: 15
      bit_width: 1
      description: "Time-stamp interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADD1H
      bit_offset: 16
      bit_width: 1
      description: "Add 1 hour (summer time change) When\n              this bit is\
        \ set outside initialization mode, 1 hour\n              is added to the calendar\
        \ time. This bit is always\n              read as 0."
      read_allowed: false
      write_allowed: true
    - !Field
      name: SUB1H
      bit_offset: 17
      bit_width: 1
      description: "Subtract 1 hour (winter time change)\n              When this\
        \ bit is set outside initialization mode, 1\n              hour is subtracted\
        \ to the calendar time if the\n              current hour is not 0. This bit\
        \ is always read as 0.\n              Setting this bit has no effect when\
        \ current hour is\n              0."
      read_allowed: false
      write_allowed: true
    - !Field
      name: BKP
      bit_offset: 18
      bit_width: 1
      description: "Backup This bit can be written by the\n              user to memorize\
        \ whether the daylight saving time\n              change has been performed\
        \ or not."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COSEL
      bit_offset: 19
      bit_width: 1
      description: "Calibration output selection When COE=1,\n              this bit\
        \ selects which signal is output on RTC_CALIB.\n              These frequencies\
        \ are valid for RTCCLK at 32.768 kHz\n              and prescalers at their\
        \ default values (PREDIV_A=127\n              and PREDIV_S=255). Refer to\
        \ Section24.3.15:\n              Calibration clock output"
      read_allowed: true
      write_allowed: true
    - !Field
      name: POL
      bit_offset: 20
      bit_width: 1
      description: "Output polarity This bit is used to\n              configure the\
        \ polarity of RTC_ALARM\n              output"
      read_allowed: true
      write_allowed: true
    - !Field
      name: OSEL
      bit_offset: 21
      bit_width: 2
      description: "Output selection These bits are used to\n              select\
        \ the flag to be routed to RTC_ALARM\n              output"
      read_allowed: true
      write_allowed: true
    - !Field
      name: COE
      bit_offset: 23
      bit_width: 1
      description: "Calibration output enable This bit\n              enables the\
        \ RTC_CALIB output"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITSE
      bit_offset: 24
      bit_width: 1
      description: "timestamp on internal event\n              enable"
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_ISR
    addr: 0xc
    size_bits: 32
    description: "This register is write protected (except for\n          RTC_ISR[13:8]\
      \ bits). The write access procedure is\n          described in RTC register\
      \ write protection on\n          page9."
    reset_value: 0x7
    fields:
    - !Field
      name: ALRAWF
      bit_offset: 0
      bit_width: 1
      description: "Alarm A write flag This bit is set by\n              hardware\
        \ when Alarm A values can be changed, after\n              the ALRAE bit has\
        \ been set to 0 in RTC_CR. It is\n              cleared by hardware in initialization\n\
        \              mode."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALRBWF
      bit_offset: 1
      bit_width: 1
      description: "Alarm B write flag This bit is set by\n              hardware\
        \ when Alarm B values can be changed, after\n              the ALRBE bit has\
        \ been set to 0 in RTC_CR. It is\n              cleared by hardware in initialization\n\
        \              mode."
      read_allowed: true
      write_allowed: false
    - !Field
      name: WUTWF
      bit_offset: 2
      bit_width: 1
      description: "Wakeup timer write flag This bit is set\n              by hardware\
        \ up to 2 RTCCLK cycles after the WUTE bit\n              has been set to\
        \ 0 in RTC_CR, and is cleared up to 2\n              RTCCLK cycles after the\
        \ WUTE bit has been set to 1.\n              The wakeup timer values can be\
        \ changed when WUTE bit\n              is cleared and WUTWF is set."
      read_allowed: true
      write_allowed: false
    - !Field
      name: SHPF
      bit_offset: 3
      bit_width: 1
      description: "Shift operation pending This flag is set\n              by hardware\
        \ as soon as a shift operation is initiated\n              by a write to the\
        \ RTC_SHIFTR register. It is cleared\n              by hardware when the corresponding\
        \ shift operation\n              has been executed. Writing to the SHPF bit\
        \ has no\n              effect."
      read_allowed: true
      write_allowed: false
    - !Field
      name: INITS
      bit_offset: 4
      bit_width: 1
      description: "Initialization status flag This bit is\n              set by hardware\
        \ when the calendar year field is\n              different from 0 (Backup\
        \ domain reset\n              state)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSF
      bit_offset: 5
      bit_width: 1
      description: "Registers synchronization flag This bit\n              is set\
        \ by hardware each time the calendar registers\n              are copied into\
        \ the shadow registers (RTC_SSRx,\n              RTC_TRx and RTC_DRx). This\
        \ bit is cleared by hardware\n              in initialization mode, while\
        \ a shift operation is\n              pending (SHPF=1), or when in bypass\
        \ shadow register\n              mode (BYPSHAD=1). This bit can also be cleared\
        \ by\n              software. It is cleared either by software or by\n   \
        \           hardware in initialization mode."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INITF
      bit_offset: 6
      bit_width: 1
      description: "Initialization flag When this bit is set\n              to 1,\
        \ the RTC is in initialization state, and the\n              time, date and\
        \ prescaler registers can be\n              updated."
      read_allowed: true
      write_allowed: false
    - !Field
      name: INIT
      bit_offset: 7
      bit_width: 1
      description: Initialization mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALRAF
      bit_offset: 8
      bit_width: 1
      description: "Alarm A flag This flag is set by\n              hardware when\
        \ the time/date registers (RTC_TR and\n              RTC_DR) match the Alarm\
        \ A register (RTC_ALRMAR). This\n              flag is cleared by software\
        \ by writing\n              0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALRBF
      bit_offset: 9
      bit_width: 1
      description: "Alarm B flag This flag is set by\n              hardware when\
        \ the time/date registers (RTC_TR and\n              RTC_DR) match the Alarm\
        \ B register (RTC_ALRMBR). This\n              flag is cleared by software\
        \ by writing\n              0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: WUTF
      bit_offset: 10
      bit_width: 1
      description: "Wakeup timer flag This flag is set by\n              hardware\
        \ when the wakeup auto-reload counter reaches\n              0. This flag\
        \ is cleared by software by writing 0.\n              This flag must be cleared\
        \ by software at least 1.5\n              RTCCLK periods before WUTF is set\
        \ to 1\n              again."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSF
      bit_offset: 11
      bit_width: 1
      description: "Time-stamp flag This flag is set by\n              hardware when\
        \ a time-stamp event occurs. This flag is\n              cleared by software\
        \ by writing 0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSOVF
      bit_offset: 12
      bit_width: 1
      description: "Time-stamp overflow flag This flag is\n              set by hardware\
        \ when a time-stamp event occurs while\n              TSF is already set.\
        \ This flag is cleared by software\n              by writing 0. It is recommended\
        \ to check and then\n              clear TSOVF only after clearing the TSF\
        \ bit.\n              Otherwise, an overflow might not be noticed if a\n \
        \             time-stamp event occurs immediately before the TSF\n       \
        \       bit is cleared."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TAMP1F
      bit_offset: 13
      bit_width: 1
      description: "RTC_TAMP1 detection flag This flag is\n              set by hardware\
        \ when a tamper detection event is\n              detected on the RTC_TAMP1\
        \ input. It is cleared by\n              software writing 0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TAMP2F
      bit_offset: 14
      bit_width: 1
      description: "RTC_TAMP2 detection flag This flag is\n              set by hardware\
        \ when a tamper detection event is\n              detected on the RTC_TAMP2\
        \ input. It is cleared by\n              software writing 0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TAMP3F
      bit_offset: 15
      bit_width: 1
      description: "RTC_TAMP3 detection flag This flag is\n              set by hardware\
        \ when a tamper detection event is\n              detected on the RTC_TAMP3\
        \ input. It is cleared by\n              software writing 0"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECALPF
      bit_offset: 16
      bit_width: 1
      description: "Recalibration pending Flag The RECALPF\n              status flag\
        \ is automatically set to 1 when software\n              writes to the RTC_CALR\
        \ register, indicating that the\n              RTC_CALR register is blocked.\
        \ When the new\n              calibration settings are taken into account,\
        \ this bit\n              returns to 0. Refer to Re-calibration\n        \
        \      on-the-fly."
      read_allowed: true
      write_allowed: false
    - !Field
      name: ITSF
      bit_offset: 17
      bit_width: 1
      description: Internal tTime-stamp flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PRER
    addr: 0x10
    size_bits: 32
    description: "This register must be written in\n          initialization mode\
      \ only. The initialization must be\n          performed in two separate write\
      \ accesses. Refer to\n          Calendar initialization and configuration on\
      \ page9.This\n          register is write protected. The write access procedure\n\
      \          is described in RTC register write protection on\n          page9."
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f00ff
    fields:
    - !Field
      name: PREDIV_S
      bit_offset: 0
      bit_width: 15
      description: "Synchronous prescaler factor This is the\n              synchronous\
        \ division factor: ck_spre frequency =\n              ck_apre frequency/(PREDIV_S+1)"
    - !Field
      name: PREDIV_A
      bit_offset: 16
      bit_width: 7
      description: "Asynchronous prescaler factor This is\n              the asynchronous\
        \ division factor: ck_apre frequency =\n              RTCCLK frequency/(PREDIV_A+1)"
  - !Register
    name: RTC_WUTR
    addr: 0x14
    size_bits: 32
    description: "This register can be written only when WUTWF\n          is set to\
      \ 1 in RTC_ISR.This register is write protected.\n          The write access\
      \ procedure is described in RTC register\n          write protection on page9."
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: WUT
      bit_offset: 0
      bit_width: 16
      description: "Wakeup auto-reload value bits When the\n              wakeup timer\
        \ is enabled (WUTE set to 1), the WUTF\n              flag is set every (WUT[15:0]\
        \ + 1) ck_wut cycles. The\n              ck_wut period is selected through\
        \ WUCKSEL[2:0] bits\n              of the RTC_CR register When WUCKSEL[2]\
        \ = 1, the\n              wakeup timer becomes 17-bits and WUCKSEL[1]\n  \
        \            effectively becomes WUT[16] the most-significant bit\n      \
        \        to be reloaded into the timer. The first assertion of\n         \
        \     WUTF occurs (WUT+1) ck_wut cycles after WUTE is set.\n             \
        \ Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011\n              (RTCCLK/2)\
        \ is forbidden."
  - !Register
    name: RTC_ALRMAR
    addr: 0x1c
    size_bits: 32
    description: "This register can be written only when\n          ALRAWF is set\
      \ to 1 in RTC_ISR, or in initialization\n          mode.This register is write\
      \ protected. The write access\n          procedure is described in RTC register\
      \ write protection\n          on page9."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: "Second units in BCD\n              format."
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format.
    - !Field
      name: MSK1
      bit_offset: 7
      bit_width: 1
      description: Alarm A seconds mask
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: "Minute units in BCD\n              format."
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format.
    - !Field
      name: MSK2
      bit_offset: 15
      bit_width: 1
      description: Alarm A minutes mask
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format.
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format.
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
    - !Field
      name: MSK3
      bit_offset: 23
      bit_width: 1
      description: Alarm A hours mask
    - !Field
      name: DU
      bit_offset: 24
      bit_width: 4
      description: "Date units or day in BCD\n              format."
    - !Field
      name: DT
      bit_offset: 28
      bit_width: 2
      description: Date tens in BCD format.
    - !Field
      name: WDSEL
      bit_offset: 30
      bit_width: 1
      description: Week day selection
    - !Field
      name: MSK4
      bit_offset: 31
      bit_width: 1
      description: Alarm A date mask
  - !Register
    name: RTC_ALRMBR
    addr: 0x20
    size_bits: 32
    description: "This register can be written only when\n          ALRBWF is set\
      \ to 1 in RTC_ISR, or in initialization\n          mode.This register is write\
      \ protected. The write access\n          procedure is described in RTC register\
      \ write protection\n          on page9."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: Second units in BCD format
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format
    - !Field
      name: MSK1
      bit_offset: 7
      bit_width: 1
      description: Alarm B seconds mask
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: Minute units in BCD format
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format
    - !Field
      name: MSK2
      bit_offset: 15
      bit_width: 1
      description: Alarm B minutes mask
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
    - !Field
      name: MSK3
      bit_offset: 23
      bit_width: 1
      description: Alarm B hours mask
    - !Field
      name: DU
      bit_offset: 24
      bit_width: 4
      description: "Date units or day in BCD\n              format"
    - !Field
      name: DT
      bit_offset: 28
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: WDSEL
      bit_offset: 30
      bit_width: 1
      description: Week day selection
    - !Field
      name: MSK4
      bit_offset: 31
      bit_width: 1
      description: Alarm B date mask
  - !Register
    name: RTC_WPR
    addr: 0x24
    size_bits: 32
    description: RTC write protection register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: "Write protection key This byte is\n              written by software.\
        \ Reading this byte always returns\n              0x00. Refer to RTC register\
        \ write protection for a\n              description of how to unlock RTC register\
        \ write\n              protection."
  - !Register
    name: RTC_SSR
    addr: 0x28
    size_bits: 32
    description: RTC sub second register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 16
      description: "Sub second value SS[15:0] is the value\n              in the synchronous\
        \ prescaler counter. The fraction of\n              a second is given by the\
        \ formula below: Second\n              fraction = (PREDIV_S - SS) / (PREDIV_S\
        \ + 1) Note: SS\n              can be larger than PREDIV_S only after a shift\n\
        \              operation. In that case, the correct time/date is one\n   \
        \           second less than as indicated by\n              RTC_TR/RTC_DR."
  - !Register
    name: RTC_SHIFTR
    addr: 0x2c
    size_bits: 32
    description: "This register is write protected. The write\n          access procedure\
      \ is described in RTC register write\n          protection on page9."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUBFS
      bit_offset: 0
      bit_width: 15
      description: "Subtract a fraction of a second These\n              bits are\
        \ write only and is always read as zero.\n              Writing to this bit\
        \ has no effect when a shift\n              operation is pending (when SHPF=1,\
        \ in RTC_ISR). The\n              value which is written to SUBFS is added\
        \ to the\n              synchronous prescaler counter. Since this counter\n\
        \              counts down, this operation effectively subtracts\n       \
        \       from (delays) the clock by: Delay (seconds) = SUBFS /\n          \
        \    (PREDIV_S + 1) A fraction of a second can effectively\n             \
        \ be added to the clock (advancing the clock) when the\n              ADD1S\
        \ function is used in conjunction with SUBFS,\n              effectively advancing\
        \ the clock by: Advance (seconds)\n              = (1 - (SUBFS / (PREDIV_S\
        \ + 1))). Note: Writing to\n              SUBFS causes RSF to be cleared.\
        \ Software can then\n              wait until RSF=1 to be sure that the shadow\
        \ registers\n              have been updated with the shifted\n          \
        \    time."
    - !Field
      name: ADD1S
      bit_offset: 31
      bit_width: 1
      description: "Add one second This bit is write only\n              and is always\
        \ read as zero. Writing to this bit has\n              no effect when a shift\
        \ operation is pending (when\n              SHPF=1, in RTC_ISR). This function\
        \ is intended to be\n              used with SUBFS (see description below)\
        \ in order to\n              effectively add a fraction of a second to the\
        \ clock\n              in an atomic operation."
  - !Register
    name: RTC_TSTR
    addr: 0x30
    size_bits: 32
    description: "The content of this register is valid only\n          when TSF is\
      \ set to 1 in RTC_ISR. It is cleared when TSF\n          bit is reset."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SU
      bit_offset: 0
      bit_width: 4
      description: "Second units in BCD\n              format."
    - !Field
      name: ST
      bit_offset: 4
      bit_width: 3
      description: Second tens in BCD format.
    - !Field
      name: MNU
      bit_offset: 8
      bit_width: 4
      description: "Minute units in BCD\n              format."
    - !Field
      name: MNT
      bit_offset: 12
      bit_width: 3
      description: Minute tens in BCD format.
    - !Field
      name: HU
      bit_offset: 16
      bit_width: 4
      description: Hour units in BCD format.
    - !Field
      name: HT
      bit_offset: 20
      bit_width: 2
      description: Hour tens in BCD format.
    - !Field
      name: PM
      bit_offset: 22
      bit_width: 1
      description: AM/PM notation
  - !Register
    name: RTC_TSDR
    addr: 0x34
    size_bits: 32
    description: "The content of this register is valid only\n          when TSF is\
      \ set to 1 in RTC_ISR. It is cleared when TSF\n          bit is reset."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DU
      bit_offset: 0
      bit_width: 4
      description: Date units in BCD format
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 2
      description: Date tens in BCD format
    - !Field
      name: MU
      bit_offset: 8
      bit_width: 4
      description: Month units in BCD format
    - !Field
      name: MT
      bit_offset: 12
      bit_width: 1
      description: Month tens in BCD format
    - !Field
      name: WDU
      bit_offset: 13
      bit_width: 3
      description: Week day units
  - !Register
    name: RTC_TSSSR
    addr: 0x38
    size_bits: 32
    description: "The content of this register is valid only\n          when RTC_ISR/TSF\
      \ is set. It is cleared when the\n          RTC_ISR/TSF bit is reset."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 16
      description: "Sub second value SS[15:0] is the value\n              of the synchronous\
        \ prescaler counter when the\n              timestamp event occurred."
  - !Register
    name: RTC_CALR
    addr: 0x3c
    size_bits: 32
    description: "This register is write protected. The write\n          access procedure\
      \ is described in RTC register write\n          protection on page9."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALM
      bit_offset: 0
      bit_width: 9
      description: "Calibration minus The frequency of the\n              calendar\
        \ is reduced by masking CALM out of 220 RTCCLK\n              pulses (32 seconds\
        \ if the input frequency is 32768\n              Hz). This decreases the frequency\
        \ of the calendar\n              with a resolution of 0.9537 ppm. To increase\
        \ the\n              frequency of the calendar, this feature should be\n \
        \             used in conjunction with CALP. See Section24.3.12:\n       \
        \       RTC smooth digital calibration on\n              page13."
    - !Field
      name: CALW16
      bit_offset: 13
      bit_width: 1
      description: "Use a 16-second calibration cycle period\n              When CALW16\
        \ is set to 1, the 16-second calibration\n              cycle period is selected.This\
        \ bit must not be set to\n              1 if CALW8=1. Note: CALM[0] is stuck\
        \ at 0 when\n              CALW16= 1. Refer to Section24.3.12: RTC smooth\n\
        \              digital calibration."
    - !Field
      name: CALW8
      bit_offset: 14
      bit_width: 1
      description: "Use an 8-second calibration cycle period\n              When CALW8\
        \ is set to 1, the 8-second calibration\n              cycle period is selected.\
        \ Note: CALM[1:0] are stuck\n              at 00; when CALW8= 1. Refer to\
        \ Section24.3.12: RTC\n              smooth digital calibration."
    - !Field
      name: CALP
      bit_offset: 15
      bit_width: 1
      description: "Increase frequency of RTC by 488.5 ppm\n              This feature\
        \ is intended to be used in conjunction\n              with CALM, which lowers\
        \ the frequency of the calendar\n              with a fine resolution. if\
        \ the input frequency is\n              32768 Hz, the number of RTCCLK pulses\
        \ added during a\n              32-second window is calculated as follows:\
        \ (512 *\n              CALP) - CALM. Refer to Section24.3.12: RTC smooth\n\
        \              digital calibration."
  - !Register
    name: RTC_TAMPCR
    addr: 0x40
    size_bits: 32
    description: "RTC tamper and alternate function\n          configuration register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAMP1E
      bit_offset: 0
      bit_width: 1
      description: "RTC_TAMP1 input detection\n              enable"
    - !Field
      name: TAMP1TRG
      bit_offset: 1
      bit_width: 1
      description: "Active level for RTC_TAMP1 input If\n              TAMPFLT !=\
        \ 00 if TAMPFLT = 00:"
    - !Field
      name: TAMPIE
      bit_offset: 2
      bit_width: 1
      description: Tamper interrupt enable
    - !Field
      name: TAMP2E
      bit_offset: 3
      bit_width: 1
      description: "RTC_TAMP2 input detection\n              enable"
    - !Field
      name: TAMP2TRG
      bit_offset: 4
      bit_width: 1
      description: "Active level for RTC_TAMP2 input if\n              TAMPFLT !=\
        \ 00: if TAMPFLT = 00:"
    - !Field
      name: TAMP3E
      bit_offset: 5
      bit_width: 1
      description: RTC_TAMP3 detection enable
    - !Field
      name: TAMP3TRG
      bit_offset: 6
      bit_width: 1
      description: "Active level for RTC_TAMP3 input if\n              TAMPFLT !=\
        \ 00: if TAMPFLT = 00:"
    - !Field
      name: TAMPTS
      bit_offset: 7
      bit_width: 1
      description: "Activate timestamp on tamper detection\n              event TAMPTS\
        \ is valid even if TSE=0 in the RTC_CR\n              register."
    - !Field
      name: TAMPFREQ
      bit_offset: 8
      bit_width: 3
      description: "Tamper sampling frequency Determines the\n              frequency\
        \ at which each of the RTC_TAMPx inputs are\n              sampled."
    - !Field
      name: TAMPFLT
      bit_offset: 11
      bit_width: 2
      description: "RTC_TAMPx filter count These bits\n              determines the\
        \ number of consecutive samples at the\n              specified level (TAMP*TRG)\
        \ needed to activate a\n              Tamper event. TAMPFLT is valid for each\
        \ of the\n              RTC_TAMPx inputs."
    - !Field
      name: TAMPPRCH
      bit_offset: 13
      bit_width: 2
      description: "RTC_TAMPx precharge duration These bit\n              determines\
        \ the duration of time during which the\n              pull-up/is activated\
        \ before each sample. TAMPPRCH is\n              valid for each of the RTC_TAMPx\
        \ inputs."
    - !Field
      name: TAMPPUDIS
      bit_offset: 15
      bit_width: 1
      description: "RTC_TAMPx pull-up disable This bit\n              determines if\
        \ each of the RTC_TAMPx pins are\n              pre-charged before each sample."
    - !Field
      name: TAMP1IE
      bit_offset: 16
      bit_width: 1
      description: Tamper 1 interrupt enable
    - !Field
      name: TAMP1NOERASE
      bit_offset: 17
      bit_width: 1
      description: Tamper 1 no erase
    - !Field
      name: TAMP1MF
      bit_offset: 18
      bit_width: 1
      description: Tamper 1 mask flag
    - !Field
      name: TAMP2IE
      bit_offset: 19
      bit_width: 1
      description: Tamper 2 interrupt enable
    - !Field
      name: TAMP2NOERASE
      bit_offset: 20
      bit_width: 1
      description: Tamper 2 no erase
    - !Field
      name: TAMP2MF
      bit_offset: 21
      bit_width: 1
      description: Tamper 2 mask flag
    - !Field
      name: TAMP3IE
      bit_offset: 22
      bit_width: 1
      description: Tamper 3 interrupt enable
    - !Field
      name: TAMP3NOERASE
      bit_offset: 23
      bit_width: 1
      description: Tamper 3 no erase
    - !Field
      name: TAMP3MF
      bit_offset: 24
      bit_width: 1
      description: Tamper 3 mask flag
  - !Register
    name: RTC_ALRMASSR
    addr: 0x44
    size_bits: 32
    description: "This register can be written only when ALRAE\n          is reset\
      \ in RTC_CR register, or in initialization\n          mode.This register is\
      \ write protected. The write access\n          procedure is described in RTC\
      \ register write protection\n          on page9"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 15
      description: "Sub seconds value This value is compared\n              with the\
        \ contents of the synchronous prescaler\n              counter to determine\
        \ if Alarm A is to be activated.\n              Only bits 0 up MASKSS-1 are\
        \ compared."
    - !Field
      name: MASKSS
      bit_offset: 24
      bit_width: 4
      description: "Mask the most-significant bits starting\n              at this\
        \ bit ... The overflow bits of the synchronous\n              counter (bits\
        \ 15) is never compared. This bit can be\n              different from 0 only\
        \ after a shift\n              operation."
  - !Register
    name: RTC_ALRMBSSR
    addr: 0x48
    size_bits: 32
    description: "This register can be written only when ALRBE\n          is reset\
      \ in RTC_CR register, or in initialization\n          mode.This register is\
      \ write protected.The write access\n          procedure is described in Section:\
      \ RTC register write\n          protection."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SS
      bit_offset: 0
      bit_width: 15
      description: "Sub seconds value This value is compared\n              with the\
        \ contents of the synchronous prescaler\n              counter to determine\
        \ if Alarm B is to be activated.\n              Only bits 0 up to MASKSS-1\
        \ are\n              compared."
    - !Field
      name: MASKSS
      bit_offset: 24
      bit_width: 4
      description: "Mask the most-significant bits starting\n              at this\
        \ bit ... The overflow bits of the synchronous\n              counter (bits\
        \ 15) is never compared. This bit can be\n              different from 0 only\
        \ after a shift\n              operation."
  - !Register
    name: RTC_BKP0R
    addr: 0x50
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP1R
    addr: 0x54
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP2R
    addr: 0x58
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP3R
    addr: 0x5c
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP4R
    addr: 0x60
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP5R
    addr: 0x64
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP6R
    addr: 0x68
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP7R
    addr: 0x6c
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP8R
    addr: 0x70
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP9R
    addr: 0x74
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP10R
    addr: 0x78
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP11R
    addr: 0x7c
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP12R
    addr: 0x80
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP13R
    addr: 0x84
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP14R
    addr: 0x88
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP15R
    addr: 0x8c
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_OR
    addr: 0x4c
    size_bits: 32
    description: RTC option register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RTC_ALARM_TYPE
      bit_offset: 0
      bit_width: 1
      description: "RTC_ALARM output type on\n              PC13"
    - !Field
      name: RTC_OUT_RMP
      bit_offset: 1
      bit_width: 1
      description: RTC_OUT remap
  - !Register
    name: RTC_BKP16R
    addr: 0x90
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP17R
    addr: 0x94
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP18R
    addr: 0x98
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP19R
    addr: 0x9c
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP20R
    addr: 0xa0
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP21R
    addr: 0xa4
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP22R
    addr: 0xa8
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP23R
    addr: 0xac
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP24R
    addr: 0xb0
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP25R
    addr: 0xb4
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP26R
    addr: 0xb8
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP27R
    addr: 0xbc
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP28R
    addr: 0xc0
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP29R
    addr: 0xc4
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP30R
    addr: 0xc8
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
  - !Register
    name: RTC_BKP31R
    addr: 0xcc
    size_bits: 32
    description: RTC backup registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKP
      bit_offset: 0
      bit_width: 32
      description: "The application can write or read data\n              to and from\
        \ these registers. They are powered-on by\n              VBAT when VDD is\
        \ switched off, so that they are not\n              reset by System reset,\
        \ and their contents remain\n              valid when the device operates\
        \ in low-power mode.\n              This register is reset on a tamper detection\
        \ event,\n              as long as TAMPxF=1. or when the Flash readout\n \
        \             protection is disabled."
- !Module
  name: SAI4
  description: SAI
  base_addr: 0x58005400
  size: 0x400
  registers:
  - !Register
    name: SAI_GCR
    addr: 0x0
    size_bits: 32
    description: Global configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCOUT
      bit_offset: 4
      bit_width: 2
      description: "Synchronization outputs These bits are\n              set and\
        \ cleared by software."
    - !Field
      name: SYNCIN
      bit_offset: 0
      bit_width: 2
      description: Synchronization inputs
  - !Register
    name: SAI_ACR1
    addr: 0x4
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_ACR2
    addr: 0x8
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_AFRCR
    addr: 0xc
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_ASLOTR
    addr: 0x10
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_AIM
    addr: 0x14
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_ASR
    addr: 0x18
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_ACLRFR
    addr: 0x1c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_ADR
    addr: 0x20
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_BCR1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_BCR2
    addr: 0x28
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BFRCR
    addr: 0x2c
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BSLOTR
    addr: 0x30
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_BIM
    addr: 0x34
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_BSR
    addr: 0x38
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_BCLRFR
    addr: 0x3c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_BDR
    addr: 0x40
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_PDMCR
    addr: 0x44
    size_bits: 32
    description: PDM control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDMEN
      bit_offset: 0
      bit_width: 1
      description: PDM enable
    - !Field
      name: MICNBR
      bit_offset: 4
      bit_width: 2
      description: Number of microphones
    - !Field
      name: CKEN1
      bit_offset: 8
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              1"
    - !Field
      name: CKEN2
      bit_offset: 9
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              2"
    - !Field
      name: CKEN3
      bit_offset: 10
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              3"
    - !Field
      name: CKEN4
      bit_offset: 11
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              4"
  - !Register
    name: SAI_PDMDLY
    addr: 0x48
    size_bits: 32
    description: PDM delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYM1L
      bit_offset: 0
      bit_width: 3
      description: "Delay line adjust for first microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM1R
      bit_offset: 4
      bit_width: 3
      description: "Delay line adjust for second microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM2L
      bit_offset: 8
      bit_width: 3
      description: "Delay line for first microphone of pair\n              2"
    - !Field
      name: DLYM2R
      bit_offset: 12
      bit_width: 3
      description: "Delay line for second microphone of pair\n              2"
    - !Field
      name: DLYM3L
      bit_offset: 16
      bit_width: 3
      description: "Delay line for first microphone of pair\n              3"
    - !Field
      name: DLYM3R
      bit_offset: 20
      bit_width: 3
      description: "Delay line for second microphone of pair\n              3"
    - !Field
      name: DLYM4L
      bit_offset: 24
      bit_width: 3
      description: "Delay line for first microphone of pair\n              4"
    - !Field
      name: DLYM4R
      bit_offset: 28
      bit_width: 3
      description: "Delay line for second microphone of pair\n              4"
- !Module
  name: SAI1
  description: SAI
  base_addr: 0x40015800
  size: 0x400
  registers:
  - !Register
    name: SAI_GCR
    addr: 0x0
    size_bits: 32
    description: Global configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCOUT
      bit_offset: 4
      bit_width: 2
      description: "Synchronization outputs These bits are\n              set and\
        \ cleared by software."
    - !Field
      name: SYNCIN
      bit_offset: 0
      bit_width: 2
      description: Synchronization inputs
  - !Register
    name: SAI_ACR1
    addr: 0x4
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_ACR2
    addr: 0x8
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_AFRCR
    addr: 0xc
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_ASLOTR
    addr: 0x10
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_AIM
    addr: 0x14
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_ASR
    addr: 0x18
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_ACLRFR
    addr: 0x1c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_ADR
    addr: 0x20
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_BCR1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_BCR2
    addr: 0x28
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BFRCR
    addr: 0x2c
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BSLOTR
    addr: 0x30
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_BIM
    addr: 0x34
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_BSR
    addr: 0x38
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_BCLRFR
    addr: 0x3c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_BDR
    addr: 0x40
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_PDMCR
    addr: 0x44
    size_bits: 32
    description: PDM control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDMEN
      bit_offset: 0
      bit_width: 1
      description: PDM enable
    - !Field
      name: MICNBR
      bit_offset: 4
      bit_width: 2
      description: Number of microphones
    - !Field
      name: CKEN1
      bit_offset: 8
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              1"
    - !Field
      name: CKEN2
      bit_offset: 9
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              2"
    - !Field
      name: CKEN3
      bit_offset: 10
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              3"
    - !Field
      name: CKEN4
      bit_offset: 11
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              4"
  - !Register
    name: SAI_PDMDLY
    addr: 0x48
    size_bits: 32
    description: PDM delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYM1L
      bit_offset: 0
      bit_width: 3
      description: "Delay line adjust for first microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM1R
      bit_offset: 4
      bit_width: 3
      description: "Delay line adjust for second microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM2L
      bit_offset: 8
      bit_width: 3
      description: "Delay line for first microphone of pair\n              2"
    - !Field
      name: DLYM2R
      bit_offset: 12
      bit_width: 3
      description: "Delay line for second microphone of pair\n              2"
    - !Field
      name: DLYM3L
      bit_offset: 16
      bit_width: 3
      description: "Delay line for first microphone of pair\n              3"
    - !Field
      name: DLYM3R
      bit_offset: 20
      bit_width: 3
      description: "Delay line for second microphone of pair\n              3"
    - !Field
      name: DLYM4L
      bit_offset: 24
      bit_width: 3
      description: "Delay line for first microphone of pair\n              4"
    - !Field
      name: DLYM4R
      bit_offset: 28
      bit_width: 3
      description: "Delay line for second microphone of pair\n              4"
- !Module
  name: SAI2
  description: SAI
  base_addr: 0x40015c00
  size: 0x400
  registers:
  - !Register
    name: SAI_GCR
    addr: 0x0
    size_bits: 32
    description: Global configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCOUT
      bit_offset: 4
      bit_width: 2
      description: "Synchronization outputs These bits are\n              set and\
        \ cleared by software."
    - !Field
      name: SYNCIN
      bit_offset: 0
      bit_width: 2
      description: Synchronization inputs
  - !Register
    name: SAI_ACR1
    addr: 0x4
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_ACR2
    addr: 0x8
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_AFRCR
    addr: 0xc
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_ASLOTR
    addr: 0x10
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_AIM
    addr: 0x14
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_ASR
    addr: 0x18
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_ACLRFR
    addr: 0x1c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_ADR
    addr: 0x20
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_BCR1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_BCR2
    addr: 0x28
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BFRCR
    addr: 0x2c
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BSLOTR
    addr: 0x30
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_BIM
    addr: 0x34
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_BSR
    addr: 0x38
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_BCLRFR
    addr: 0x3c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_BDR
    addr: 0x40
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_PDMCR
    addr: 0x44
    size_bits: 32
    description: PDM control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDMEN
      bit_offset: 0
      bit_width: 1
      description: PDM enable
    - !Field
      name: MICNBR
      bit_offset: 4
      bit_width: 2
      description: Number of microphones
    - !Field
      name: CKEN1
      bit_offset: 8
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              1"
    - !Field
      name: CKEN2
      bit_offset: 9
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              2"
    - !Field
      name: CKEN3
      bit_offset: 10
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              3"
    - !Field
      name: CKEN4
      bit_offset: 11
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              4"
  - !Register
    name: SAI_PDMDLY
    addr: 0x48
    size_bits: 32
    description: PDM delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYM1L
      bit_offset: 0
      bit_width: 3
      description: "Delay line adjust for first microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM1R
      bit_offset: 4
      bit_width: 3
      description: "Delay line adjust for second microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM2L
      bit_offset: 8
      bit_width: 3
      description: "Delay line for first microphone of pair\n              2"
    - !Field
      name: DLYM2R
      bit_offset: 12
      bit_width: 3
      description: "Delay line for second microphone of pair\n              2"
    - !Field
      name: DLYM3L
      bit_offset: 16
      bit_width: 3
      description: "Delay line for first microphone of pair\n              3"
    - !Field
      name: DLYM3R
      bit_offset: 20
      bit_width: 3
      description: "Delay line for second microphone of pair\n              3"
    - !Field
      name: DLYM4L
      bit_offset: 24
      bit_width: 3
      description: "Delay line for first microphone of pair\n              4"
    - !Field
      name: DLYM4R
      bit_offset: 28
      bit_width: 3
      description: "Delay line for second microphone of pair\n              4"
- !Module
  name: SAI3
  description: SAI
  base_addr: 0x40016000
  size: 0x400
  registers:
  - !Register
    name: SAI_GCR
    addr: 0x0
    size_bits: 32
    description: Global configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNCOUT
      bit_offset: 4
      bit_width: 2
      description: "Synchronization outputs These bits are\n              set and\
        \ cleared by software."
    - !Field
      name: SYNCIN
      bit_offset: 0
      bit_width: 2
      description: Synchronization inputs
  - !Register
    name: SAI_ACR1
    addr: 0x4
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_ACR2
    addr: 0x8
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_AFRCR
    addr: 0xc
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_ASLOTR
    addr: 0x10
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_AIM
    addr: 0x14
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_ASR
    addr: 0x18
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_ACLRFR
    addr: 0x1c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_ADR
    addr: 0x20
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_BCR1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: "SAIx audio block mode\n              immediately"
    - !Field
      name: PRTCFG
      bit_offset: 2
      bit_width: 2
      description: "Protocol configuration. These bits are\n              set and\
        \ cleared by software. These bits have to be\n              configured when\
        \ the audio block is\n              disabled."
    - !Field
      name: DS
      bit_offset: 5
      bit_width: 3
      description: "Data size. These bits are set and\n              cleared by software.\
        \ These bits are ignored when the\n              SPDIF protocols are selected\
        \ (bit PRTCFG[1:0]),\n              because the frame and the data size are\
        \ fixed in such\n              case. When the companding mode is selected\
        \ through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n\
        \              size is fixed to 8 bits by the algorithm. These bits\n    \
        \          must be configured when the audio block is\n              disabled."
    - !Field
      name: LSBFIRST
      bit_offset: 8
      bit_width: 1
      description: "Least significant bit first. This bit is\n              set and\
        \ cleared by software. It must be configured\n              when the audio\
        \ block is disabled. This bit has no\n              meaning in AC97 audio\
        \ protocol since AC97 data are\n              always transferred with the\
        \ MSB first. This bit has\n              no meaning in SPDIF audio protocol\
        \ since in SPDIF\n              data are always transferred with LSB\n   \
        \           first."
    - !Field
      name: CKSTR
      bit_offset: 9
      bit_width: 1
      description: "Clock strobing edge. This bit is set and\n              cleared\
        \ by software. It must be configured when the\n              audio block is\
        \ disabled. This bit has no meaning in\n              SPDIF audio protocol."
    - !Field
      name: SYNCEN
      bit_offset: 10
      bit_width: 2
      description: "Synchronization enable. These bits are\n              set and\
        \ cleared by software. They must be configured\n              when the audio\
        \ sub-block is disabled. Note: The audio\n              sub-block should be\
        \ configured as asynchronous when\n              SPDIF mode is enabled."
    - !Field
      name: MONO
      bit_offset: 12
      bit_width: 1
      description: "Mono mode. This bit is set and cleared\n              by software.\
        \ It is meaningful only when the number of\n              slots is equal to\
        \ 2. When the mono mode is selected,\n              slot 0 data are duplicated\
        \ on slot 1 when the audio\n              block operates as a transmitter.\
        \ In reception mode,\n              the slot1 is discarded and only the data\
        \ received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n\
        \              mode for more details."
    - !Field
      name: OUTDRIV
      bit_offset: 13
      bit_width: 1
      description: "Output drive. This bit is set and\n              cleared by software.\
        \ Note: This bit has to be set\n              before enabling the audio block\
        \ and after the audio\n              block configuration."
    - !Field
      name: SAIXEN
      bit_offset: 16
      bit_width: 1
      description: "Audio block enable where x is A or B.\n              This bit\
        \ is set by software. To switch off the audio\n              block, the application\
        \ software must program this bit\n              to 0 and poll the bit till\
        \ it reads back 0, meaning\n              that the block is completely disabled.\
        \ Before setting\n              this bit to 1, check that it is set to 0,\
        \ otherwise\n              the enable command will not be taken into account.\n\
        \              This bit allows to control the state of SAIx audio\n      \
        \        block. If it is disabled when an audio frame transfer\n         \
        \     is ongoing, the ongoing transfer completes and the\n              cell\
        \ is fully disabled at the end of this audio frame\n              transfer.\
        \ Note: When SAIx block is configured in\n              master mode, the clock\
        \ must be present on the input\n              of SAIx before setting SAIXEN\
        \ bit."
    - !Field
      name: DMAEN
      bit_offset: 17
      bit_width: 1
      description: "DMA enable. This bit is set and cleared\n              by software.\
        \ Note: Since the audio block defaults to\n              operate as a transmitter\
        \ after reset, the MODE[1:0]\n              bits must be configured before\
        \ setting DMAEN to avoid\n              a DMA request in receiver mode."
    - !Field
      name: NOMCK
      bit_offset: 19
      bit_width: 1
      description: No divider
    - !Field
      name: MCKDIV
      bit_offset: 20
      bit_width: 4
      description: "Master clock divider. These bits are set\n              and cleared\
        \ by software. These bits are meaningless\n              when the audio block\
        \ operates in slave mode. They\n              have to be configured when the\
        \ audio block is\n              disabled. Others: the master clock frequency\
        \ is\n              calculated accordingly to the following\n            \
        \  formula:"
    - !Field
      name: OSR
      bit_offset: 26
      bit_width: 1
      description: "Oversampling ratio for master\n              clock"
  - !Register
    name: SAI_BCR2
    addr: 0x28
    size_bits: 32
    description: Configuration register 2
    fields:
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 3
      description: "FIFO threshold. This bit is set and\n              cleared by\
        \ software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 3
      bit_width: 1
      description: "FIFO flush. This bit is set by software.\n              It is\
        \ always read as 0. This bit should be configured\n              when the\
        \ SAI is disabled."
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRIS
      bit_offset: 4
      bit_width: 1
      description: "Tristate management on data line. This\n              bit is set\
        \ and cleared by software. It is meaningful\n              only if the audio\
        \ block is configured as a\n              transmitter. This bit is not used\
        \ when the audio\n              block is configured in SPDIF mode. It should\
        \ be\n              configured when SAI is disabled. Refer to Section:\n \
        \             Output data line management on an inactive slot for\n      \
        \        more details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTE
      bit_offset: 5
      bit_width: 1
      description: "Mute. This bit is set and cleared by\n              software.\
        \ It is meaningful only when the audio block\n              operates as a\
        \ transmitter. The MUTE value is linked\n              to value of MUTEVAL\
        \ if the number of slots is lower\n              or equal to 2, or equal to\
        \ 0 if it is greater than 2.\n              Refer to Section: Mute mode for\
        \ more details. Note:\n              This bit is meaningless and should not\
        \ be used for\n              SPDIF audio blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTEVAL
      bit_offset: 6
      bit_width: 1
      description: "Mute value. This bit is set and cleared\n              by software.It\
        \ must be written before enabling the\n              audio block: SAIXEN.\
        \ This bit is meaningful only when\n              the audio block operates\
        \ as a transmitter, the number\n              of slots is lower or equal to\
        \ 2 and the MUTE bit is\n              set. If more slots are declared, the\
        \ bit value sent\n              during the transmission in mute mode is equal\
        \ to 0,\n              whatever the value of MUTEVAL. if the number of slot\n\
        \              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n        \
        \      value transmitted for each slot is the one sent\n              during\
        \ the previous frame. Refer to Section: Mute\n              mode for more\
        \ details. Note: This bit is meaningless\n              and should not be\
        \ used for SPDIF audio\n              blocks."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUTECNT
      bit_offset: 7
      bit_width: 6
      description: "Mute counter. These bits are set and\n              cleared by\
        \ software. They are used only in reception\n              mode. The value\
        \ set in these bits is compared to the\n              number of consecutive\
        \ mute frames detected in\n              reception. When the number of mute\
        \ frames is equal to\n              this value, the flag MUTEDET will be set\
        \ and an\n              interrupt will be generated if bit MUTEDETIE is set.\n\
        \              Refer to Section: Mute mode for more\n              details."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPL
      bit_offset: 13
      bit_width: 1
      description: "Complement bit. This bit is set and\n              cleared by\
        \ software. It defines the type of\n              complement to be used for\
        \ companding mode Note: This\n              bit has effect only when the companding\
        \ mode is -Law\n              algorithm or A-Law algorithm."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMP
      bit_offset: 14
      bit_width: 2
      description: "Companding mode. These bits are set and\n              cleared\
        \ by software. The -Law and the A-Law log are a\n              part of the\
        \ CCITT G.711 recommendation, the type of\n              complement that will\
        \ be used depends on CPL bit. The\n              data expansion or data compression\
        \ are determined by\n              the state of bit MODE[0]. The data compression\
        \ is\n              applied if the audio block is configured as a\n      \
        \        transmitter. The data expansion is automatically\n              applied\
        \ when the audio block is configured as a\n              receiver. Refer to\
        \ Section: Companding mode for more\n              details. Note: Companding\
        \ mode is applicable only\n              when TDM is selected."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BFRCR
    addr: 0x2c
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    reset_value: 0x7
    fields:
    - !Field
      name: FRL
      bit_offset: 0
      bit_width: 8
      description: "Frame length. These bits are set and\n              cleared by\
        \ software. They define the audio frame\n              length expressed in\
        \ number of SCK clock cycles: the\n              number of bits in the frame\
        \ is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer\
        \ in an audio\n              frame must be equal to 8, otherwise the audio\
        \ block\n              will behaves in an unexpected way. This is the case\n\
        \              when the data size is 8 bits and only one slot 0 is\n     \
        \         defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0]\
        \ = 0000). In master mode, if the master\n              clock (available on\
        \ MCLK_x pin) is used, the frame\n              length should be aligned with\
        \ a number equal to a\n              power of 2, ranging from 8 to 256. When\
        \ the master\n              clock is not used (NODIV = 1), it is recommended\
        \ to\n              program the frame length to an value ranging from 8\n\
        \              to 256. These bits are meaningless and are not used\n     \
        \         in AC97 or SPDIF audio block\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSALL
      bit_offset: 8
      bit_width: 7
      description: "Frame synchronization active level\n              length. These\
        \ bits are set and cleared by software.\n              They specify the length\
        \ in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the\
        \ active level of the FS\n              signal in the audio frame These bits\
        \ are meaningless\n              and are not used in AC97 or SPDIF audio block\n\
        \              configuration. They must be configured when the audio\n   \
        \           block is disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSDEF
      bit_offset: 16
      bit_width: 1
      description: "Frame synchronization definition. This\n              bit is set\
        \ and cleared by software. When the bit is\n              set, the number\
        \ of slots defined in the SAI_xSLOTR\n              register has to be even.\
        \ It means that half of this\n              number of slots will be dedicated\
        \ to the left channel\n              and the other slots for the right channel\
        \ (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n\
        \              protocols...). This bit is meaningless and is not\n       \
        \       used in AC97 or SPDIF audio block configuration. It\n            \
        \  must be configured when the audio block is\n              disabled."
      read_allowed: true
      write_allowed: false
    - !Field
      name: FSPOL
      bit_offset: 17
      bit_width: 1
      description: "Frame synchronization polarity. This bit\n              is set\
        \ and cleared by software. It is used to\n              configure the level\
        \ of the start of frame on the FS\n              signal. It is meaningless\
        \ and is not used in AC97 or\n              SPDIF audio block configuration.\
        \ This bit must be\n              configured when the audio block is\n   \
        \           disabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSOFF
      bit_offset: 18
      bit_width: 1
      description: "Frame synchronization offset. This bit\n              is set and\
        \ cleared by software. It is meaningless and\n              is not used in\
        \ AC97 or SPDIF audio block\n              configuration. This bit must be\
        \ configured when the\n              audio block is disabled."
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAI_BSLOTR
    addr: 0x30
    size_bits: 32
    description: "This register has no meaning in AC97 and\n          SPDIF audio\
      \ protocol"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FBOFF
      bit_offset: 0
      bit_width: 5
      description: "First bit offset These bits are set and\n              cleared\
        \ by software. The value set in this bitfield\n              defines the position\
        \ of the first data transfer bit\n              in the slot. It represents\
        \ an offset value. In\n              transmission mode, the bits outside the\
        \ data field\n              are forced to 0. In reception mode, the extra\n\
        \              received bits are discarded. These bits must be set\n     \
        \         when the audio block is disabled. They are ignored in\n        \
        \      AC97 or SPDIF mode."
    - !Field
      name: SLOTSZ
      bit_offset: 6
      bit_width: 2
      description: "Slot size This bits is set and cleared\n              by software.\
        \ The slot size must be higher or equal to\n              the data size. If\
        \ this condition is not respected,\n              the behavior of the SAI\
        \ will be undetermined. Refer\n              to Section: Output data line\
        \ management on an\n              inactive slot for information on how to\
        \ drive SD\n              line. These bits must be set when the audio block\
        \ is\n              disabled. They are ignored in AC97 or SPDIF\n        \
        \      mode."
    - !Field
      name: NBSLOT
      bit_offset: 8
      bit_width: 4
      description: "Number of slots in an audio frame. These\n              bits are\
        \ set and cleared by software. The value set\n              in this bitfield\
        \ represents the number of slots + 1\n              in the audio frame (including\
        \ the number of inactive\n              slots). The maximum number of slots\
        \ is 16. The number\n              of slots should be even if FSDEF bit in\
        \ the SAI_xFRCR\n              register is set. The number of slots must be\n\
        \              configured when the audio block is disabled. They are\n   \
        \           ignored in AC97 or SPDIF mode."
    - !Field
      name: SLOTEN
      bit_offset: 16
      bit_width: 16
      description: "Slot enable. These bits are set and\n              cleared by\
        \ software. Each SLOTEN bit corresponds to a\n              slot position\
        \ from 0 to 15 (maximum 16 slots). The\n              slot must be enabled\
        \ when the audio block is\n              disabled. They are ignored in AC97\
        \ or SPDIF\n              mode."
  - !Register
    name: SAI_BIM
    addr: 0x34
    size_bits: 32
    description: Interrupt mask register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVRUDRIE
      bit_offset: 0
      bit_width: 1
      description: "Overrun/underrun interrupt enable. This\n              bit is\
        \ set and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the OVRUDR bit in\n              the SAI_xSR register is\
        \ set."
    - !Field
      name: MUTEDETIE
      bit_offset: 1
      bit_width: 1
      description: "Mute detection interrupt enable. This\n              bit is set\
        \ and cleared by software. When this bit is\n              set, an interrupt\
        \ is generated if the MUTEDET bit in\n              the SAI_xSR register is\
        \ set. This bit has a meaning\n              only if the audio block is configured\
        \ in receiver\n              mode."
    - !Field
      name: WCKCFGIE
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration interrupt\n              enable. This\
        \ bit is set and cleared by software. This\n              bit is taken into\
        \ account only if the audio block is\n              configured as a master\
        \ (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if\
        \ the WCKCFG flag in the\n              SAI_xSR register is set. Note: This\
        \ bit is used only\n              in TDM mode and is meaningless in other\n\
        \              modes."
    - !Field
      name: FREQIE
      bit_offset: 3
      bit_width: 1
      description: "FIFO request interrupt enable. This bit\n              is set\
        \ and cleared by software. When this bit is set,\n              an interrupt\
        \ is generated if the FREQ bit in the\n              SAI_xSR register is set.\
        \ Since the audio block\n              defaults to operate as a transmitter\
        \ after reset, the\n              MODE bit must be configured before setting\
        \ FREQIE to\n              avoid a parasitic interruption in receiver\n  \
        \            mode,"
    - !Field
      name: CNRDYIE
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready interrupt enable (AC97).\n              This bit\
        \ is set and cleared by software. When the\n              interrupt is enabled,\
        \ the audio block detects in the\n              slot 0 (tag0) of the AC97\
        \ frame if the Codec\n              connected to this line is ready or not.\
        \ If it is not\n              ready, the CNRDY flag in the SAI_xSR register\
        \ is set\n              and an interruption i generated. This bit has a\n\
        \              meaning only if the AC97 mode is selected through\n       \
        \       PRTCFG[1:0] bits and the audio block is operates as a\n          \
        \    receiver."
    - !Field
      name: AFSDETIE
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection interrupt\
        \ enable. This bit is set and\n              cleared by software. When this\
        \ bit is set, an\n              interrupt will be generated if the AFSDET\
        \ bit in the\n              SAI_xSR register is set. This bit is meaningless\
        \ in\n              AC97, SPDIF mode or when the audio block operates as\n\
        \              a master."
    - !Field
      name: LFSDETIE
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection\n              interrupt\
        \ enable. This bit is set and cleared by\n              software. When this\
        \ bit is set, an interrupt will be\n              generated if the LFSDET\
        \ bit is set in the SAI_xSR\n              register. This bit is meaningless\
        \ in AC97, SPDIF mode\n              or when the audio block operates as a\n\
        \              master."
  - !Register
    name: SAI_BSR
    addr: 0x38
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: OVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Overrun / underrun. This bit is read\n              only. The\
        \ overrun and underrun conditions can occur\n              only when the audio\
        \ block is configured as a receiver\n              and a transmitter, respectively.\
        \ It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM\
        \ register.\n              This flag is cleared when the software sets COVRUDR\n\
        \              bit in SAI_xCLRFR register."
    - !Field
      name: MUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection. This bit is read only.\n              This flag\
        \ is set if consecutive 0 values are received\n              in each slot\
        \ of a given audio frame and for a\n              consecutive number of audio\
        \ frames (set in the\n              MUTECNT bit in the SAI_xCR2 register).\
        \ It can\n              generate an interrupt if MUTEDETIE bit is set in\n\
        \              SAI_xIM register. This flag is cleared when the\n         \
        \     software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
    - !Field
      name: WCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Wrong clock configuration flag. This bit\n              is read\
        \ only. This bit is used only when the audio\n              block operates\
        \ in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate\
        \ an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register.\
        \ This flag is cleared when\n              the software sets CWCKCFG bit in\
        \ SAI_xCLRFR\n              register."
    - !Field
      name: FREQ
      bit_offset: 3
      bit_width: 1
      description: "FIFO request. This bit is read only. The\n              request\
        \ depends on the audio block configuration: If\n              the block is\
        \ configured in transmission mode, the\n              FIFO request is related\
        \ to a write request operation\n              in the SAI_xDR. If the block\
        \ configured in reception,\n              the FIFO request related to a read\
        \ request operation\n              from the SAI_xDR. This flag can generate\
        \ an interrupt\n              if FREQIE bit is set in SAI_xIM\n          \
        \    register."
    - !Field
      name: CNRDY
      bit_offset: 4
      bit_width: 1
      description: "Codec not ready. This bit is read only.\n              This bit\
        \ is used only when the AC97 audio protocol is\n              selected in\
        \ the SAI_xCR1 register and configured in\n              receiver mode. It\
        \ can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM\
        \ register. This flag is\n              cleared when the software sets CCNRDY\
        \ bit in\n              SAI_xCLRFR register."
    - !Field
      name: AFSDET
      bit_offset: 5
      bit_width: 1
      description: "Anticipated frame synchronization\n              detection. This\
        \ bit is read only. This flag can be\n              set only if the audio\
        \ block is configured in slave\n              mode. It is not used in AC97or\
        \ SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit\
        \ is set in\n              SAI_xIM register. This flag is cleared when the\n\
        \              software sets CAFSDET bit in SAI_xCLRFR\n              register."
    - !Field
      name: LFSDET
      bit_offset: 6
      bit_width: 1
      description: "Late frame synchronization detection.\n              This bit\
        \ is read only. This flag can be set only if\n              the audio block\
        \ is configured in slave mode. It is\n              not used in AC97 or SPDIF\
        \ mode. It can generate an\n              interrupt if LFSDETIE bit is set\
        \ in the SAI_xIM\n              register. This flag is cleared when the software\
        \ sets\n              bit CLFSDET in SAI_xCLRFR register"
    - !Field
      name: FLVL
      bit_offset: 16
      bit_width: 3
      description: "FIFO level threshold. This bit is read\n              only. The\
        \ FIFO level threshold flag is managed only\n              by hardware and\
        \ its setting depends on SAI block\n              configuration (transmitter\
        \ or receiver mode). If the\n              SAI block is configured as transmitter:\
        \ If SAI block\n              is configured as receiver:"
  - !Register
    name: SAI_BCLRFR
    addr: 0x3c
    size_bits: 32
    description: Clear flag register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COVRUDR
      bit_offset: 0
      bit_width: 1
      description: "Clear overrun / underrun. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR\
        \ register. Reading this bit\n              always returns the value 0."
    - !Field
      name: CMUTEDET
      bit_offset: 1
      bit_width: 1
      description: "Mute detection flag. This bit is write\n              only. Programming\
        \ this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register.\
        \ Reading this bit always\n              returns the value 0."
    - !Field
      name: CWCKCFG
      bit_offset: 2
      bit_width: 1
      description: "Clear wrong clock configuration flag.\n              This bit\
        \ is write only. Programming this bit to 1\n              clears the WCKCFG\
        \ flag in the SAI_xSR register. This\n              bit is used only when\
        \ the audio block is set as\n              master (MODE[1] = 0) and NODIV\
        \ = 0 in the SAI_xCR1\n              register. Reading this bit always returns\
        \ the value\n              0."
    - !Field
      name: CCNRDY
      bit_offset: 4
      bit_width: 1
      description: "Clear Codec not ready flag. This bit is\n              write only.\
        \ Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR\
        \ register. This bit is used\n              only when the AC97 audio protocol\
        \ is selected in the\n              SAI_xCR1 register. Reading this bit always\
        \ returns\n              the value 0."
    - !Field
      name: CAFSDET
      bit_offset: 5
      bit_width: 1
      description: "Clear anticipated frame synchronization\n              detection\
        \ flag. This bit is write only. Programming\n              this bit to 1 clears\
        \ the AFSDET flag in the SAI_xSR\n              register. It is not used in\
        \ AC97or SPDIF mode.\n              Reading this bit always returns the value\n\
        \              0."
    - !Field
      name: CLFSDET
      bit_offset: 6
      bit_width: 1
      description: "Clear late frame synchronization\n              detection flag.\
        \ This bit is write only. Programming\n              this bit to 1 clears\
        \ the LFSDET flag in the SAI_xSR\n              register. This bit is not\
        \ used in AC97or SPDIF mode\n              Reading this bit always returns\
        \ the value\n              0."
  - !Register
    name: SAI_BDR
    addr: 0x40
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: "Data A write to this register loads the\n              FIFO provided\
        \ the FIFO is not full. A read from this\n              register empties the\
        \ FIFO if the FIFO is not\n              empty."
  - !Register
    name: SAI_PDMCR
    addr: 0x44
    size_bits: 32
    description: PDM control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDMEN
      bit_offset: 0
      bit_width: 1
      description: PDM enable
    - !Field
      name: MICNBR
      bit_offset: 4
      bit_width: 2
      description: Number of microphones
    - !Field
      name: CKEN1
      bit_offset: 8
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              1"
    - !Field
      name: CKEN2
      bit_offset: 9
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              2"
    - !Field
      name: CKEN3
      bit_offset: 10
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              3"
    - !Field
      name: CKEN4
      bit_offset: 11
      bit_width: 1
      description: "Clock enable of bitstream clock number\n              4"
  - !Register
    name: SAI_PDMDLY
    addr: 0x48
    size_bits: 32
    description: PDM delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYM1L
      bit_offset: 0
      bit_width: 3
      description: "Delay line adjust for first microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM1R
      bit_offset: 4
      bit_width: 3
      description: "Delay line adjust for second microphone\n              of pair\
        \ 1"
    - !Field
      name: DLYM2L
      bit_offset: 8
      bit_width: 3
      description: "Delay line for first microphone of pair\n              2"
    - !Field
      name: DLYM2R
      bit_offset: 12
      bit_width: 3
      description: "Delay line for second microphone of pair\n              2"
    - !Field
      name: DLYM3L
      bit_offset: 16
      bit_width: 3
      description: "Delay line for first microphone of pair\n              3"
    - !Field
      name: DLYM3R
      bit_offset: 20
      bit_width: 3
      description: "Delay line for second microphone of pair\n              3"
    - !Field
      name: DLYM4L
      bit_offset: 24
      bit_width: 3
      description: "Delay line for first microphone of pair\n              4"
    - !Field
      name: DLYM4R
      bit_offset: 28
      bit_width: 3
      description: "Delay line for second microphone of pair\n              4"
- !Module
  name: SDMMC1
  description: SDMMC1
  base_addr: 0x52007000
  size: 0x100
  registers:
  - !Register
    name: POWER
    addr: 0x0
    size_bits: 32
    description: SDMMC power control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWRCTRL
      bit_offset: 0
      bit_width: 2
      description: "SDMMC state control bits. These bits can\n              only be\
        \ written when the SDMMC is not in the power-on\n              state (PWRCTRL?11).\
        \ These bits are used to define the\n              functional state of the\
        \ SDMMC signals: Any further\n              write will be ignored, PWRCTRL\
        \ value will keep\n              11."
    - !Field
      name: VSWITCH
      bit_offset: 2
      bit_width: 1
      description: "Voltage switch sequence start. This bit\n              is used\
        \ to start the timing critical section of the\n              voltage switch\
        \ sequence:"
    - !Field
      name: VSWITCHEN
      bit_offset: 3
      bit_width: 1
      description: "Voltage switch procedure enable. This\n              bit can only\
        \ be written by firmware when CPSM is\n              disabled (CPSMEN = 0).\
        \ This bit is used to stop the\n              SDMMC_CK after the voltage switch\
        \ command\n              response:"
    - !Field
      name: DIRPOL
      bit_offset: 4
      bit_width: 1
      description: "Data and command direction signals\n              polarity selection.\
        \ This bit can only be written when\n              the SDMMC is in the power-off\
        \ state (PWRCTRL =\n              00)."
  - !Register
    name: CLKCR
    addr: 0x4
    size_bits: 32
    description: "The SDMMC_CLKCR register controls the\n          SDMMC_CK output\
      \ clock, the SDMMC_RX_CLK receive clock,\n          and the bus width."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 10
      description: "Clock divide factor This bit can only be\n              written\
        \ when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT\
        \ = 0). This field defines the\n              divide factor between the input\
        \ clock (SDMMCCLK) and\n              the output clock (SDMMC_CK): SDMMC_CK\
        \ frequency =\n              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:\n  \
        \            etc.."
    - !Field
      name: PWRSAV
      bit_offset: 12
      bit_width: 1
      description: "Power saving configuration bit This bit\n              can only\
        \ be written when the CPSM and DPSM are not\n              active (CPSMACT\
        \ = 0 and DPSMACT = 0) For power\n              saving, the SDMMC_CK clock\
        \ output can be disabled\n              when the bus is idle by setting PWRSAV:"
    - !Field
      name: WIDBUS
      bit_offset: 14
      bit_width: 2
      description: "Wide bus mode enable bit This bit can\n              only be written\
        \ when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT\
        \ = 0)"
    - !Field
      name: NEGEDGE
      bit_offset: 16
      bit_width: 1
      description: "SDMMC_CK dephasing selection bit for\n              data and Command.\
        \ This bit can only be written when\n              the CPSM and DPSM are not\
        \ active (CPSMACT = 0 and\n              DPSMACT = 0). When clock division\
        \ = 1 (CLKDIV = 0),\n              this bit has no effect. Data and Command\
        \ change on\n              SDMMC_CK falling edge. When clock division &gt;1\n\
        \              (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK\n              edge\
        \ occurs on SDMMCCLK rising edge. When clock\n              division >1 (CLKDIV\
        \ > 0) & DDR = 1: - Data\n              changed on the SDMMCCLK falling edge\
        \ succeeding a\n              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK\n\
        \              rising edge. - Data changed on the SDMMC_CK falling\n     \
        \         edge succeeding a SDMMC_CK edge. - SDMMC_CK edge\n             \
        \ occurs on SDMMCCLK rising edge."
    - !Field
      name: HWFC_EN
      bit_offset: 17
      bit_width: 1
      description: "Hardware flow control enable This bit\n              can only\
        \ be written when the CPSM and DPSM are not\n              active (CPSMACT\
        \ = 0 and DPSMACT = 0) When Hardware\n              flow control is enabled,\
        \ the meaning of the TXFIFOE\n              and RXFIFOF flags change, please\
        \ see SDMMC status\n              register definition in Section56.8.11."
    - !Field
      name: DDR
      bit_offset: 18
      bit_width: 1
      description: "Data rate signaling selection This bit\n              can only\
        \ be written when the CPSM and DPSM are not\n              active (CPSMACT\
        \ = 0 and DPSMACT = 0) DDR rate shall\n              only be selected with\
        \ 4-bit or 8-bit wide bus mode.\n              (WIDBUS &gt; 00). DDR = 1 has\
        \ no effect when\n              WIDBUS = 00 (1-bit wide bus). DDR rate shall\
        \ only be\n              selected with clock division &gt;1. (CLKDIV\n   \
        \           &gt; 0)"
    - !Field
      name: BUSSPEED
      bit_offset: 19
      bit_width: 1
      description: "Bus speed mode selection between DS, HS,\n              SDR12,\
        \ SDR25 and SDR50, DDR50, SDR104. This bit can\n              only be written\
        \ when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT\
        \ = 0)"
    - !Field
      name: SELCLKRX
      bit_offset: 20
      bit_width: 2
      description: "Receive clock selection. These bits can\n              only be\
        \ written when the CPSM and DPSM are not active\n              (CPSMACT =\
        \ 0 and DPSMACT = 0)"
  - !Register
    name: ARGR
    addr: 0x8
    size_bits: 32
    description: "The SDMMC_ARGR register contains a 32-bit\n          command argument,\
      \ which is sent to a card as part of a\n          command message."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMDARG
      bit_offset: 0
      bit_width: 32
      description: "Command argument. These bits can only be\n              written\
        \ by firmware when CPSM is disabled (CPSMEN =\n              0). Command argument\
        \ sent to a card as part of a\n              command message. If a command\
        \ contains an argument,\n              it must be loaded into this register\
        \ before writing a\n              command to the command register."
  - !Register
    name: CMDR
    addr: 0xc
    size_bits: 32
    description: "The SDMMC_CMDR register contains the command\n          index and\
      \ command type bits. The command index is sent to\n          a card as part\
      \ of a command message. The command type\n          bits control the command\
      \ path state machine\n          (CPSM)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMDINDEX
      bit_offset: 0
      bit_width: 6
      description: "Command index. This bit can only be\n              written by\
        \ firmware when CPSM is disabled (CPSMEN =\n              0). The command\
        \ index is sent to the card as part of\n              a command message."
    - !Field
      name: CMDTRANS
      bit_offset: 6
      bit_width: 1
      description: "The CPSM treats the command as a data\n              transfer\
        \ command, stops the interrupt period, and\n              signals DataEnable\
        \ to the DPSM This bit can only be\n              written by firmware when\
        \ CPSM is disabled (CPSMEN =\n              0). If this bit is set, the CPSM\
        \ issues an end of\n              interrupt period and issues DataEnable signal\
        \ to the\n              DPSM when the command is sent."
    - !Field
      name: CMDSTOP
      bit_offset: 7
      bit_width: 1
      description: "The CPSM treats the command as a Stop\n              Transmission\
        \ command and signals Abort to the DPSM.\n              This bit can only\
        \ be written by firmware when CPSM is\n              disabled (CPSMEN = 0).\
        \ If this bit is set, the CPSM\n              issues the Abort signal to the\
        \ DPSM when the command\n              is sent."
    - !Field
      name: WAITRESP
      bit_offset: 8
      bit_width: 2
      description: "Wait for response bits. This bit can\n              only be written\
        \ by firmware when CPSM is disabled\n              (CPSMEN = 0). They are\
        \ used to configure whether the\n              CPSM is to wait for a response,\
        \ and if yes, which\n              kind of response."
    - !Field
      name: WAITINT
      bit_offset: 10
      bit_width: 1
      description: "CPSM waits for interrupt request. If\n              this bit is\
        \ set, the CPSM disables command timeout\n              and waits for an card\
        \ interrupt request (Response).\n              If this bit is cleared in the\
        \ CPSM Wait state, will\n              cause the abort of the interrupt mode."
    - !Field
      name: WAITPEND
      bit_offset: 11
      bit_width: 1
      description: "CPSM Waits for end of data transfer\n              (CmdPend internal\
        \ signal) from DPSM. This bit when\n              set, the CPSM waits for\
        \ the end of data transfer\n              trigger before it starts sending\
        \ a command. WAITPEND\n              is only taken into account when DTMODE\
        \ = MMC stream\n              data transfer, WIDBUS = 1-bit wide bus mode,\
        \ DPSMACT\n              = 1 and DTDIR = from host to card."
    - !Field
      name: CPSMEN
      bit_offset: 12
      bit_width: 1
      description: "Command path state machine (CPSM) Enable\n              bit This\
        \ bit is written 1 by firmware, and cleared by\n              hardware when\
        \ the CPSM enters the Idle state. If this\n              bit is set, the CPSM\
        \ is enabled. When DTEN = 1, no\n              command will be transfered\
        \ nor boot procedure will be\n              started. CPSMEN is cleared to\
        \ 0."
    - !Field
      name: DTHOLD
      bit_offset: 13
      bit_width: 1
      description: "Hold new data block transmission and\n              reception\
        \ in the DPSM. If this bit is set, the DPSM\n              will not move from\
        \ the Wait_S state to the Send state\n              or from the Wait_R state\
        \ to the Receive\n              state."
    - !Field
      name: BOOTMODE
      bit_offset: 14
      bit_width: 1
      description: "Select the boot mode procedure to be\n              used. This\
        \ bit can only be written by firmware when\n              CPSM is disabled\
        \ (CPSMEN = 0)"
    - !Field
      name: BOOTEN
      bit_offset: 15
      bit_width: 1
      description: "Enable boot mode\n              procedure."
    - !Field
      name: CMDSUSPEND
      bit_offset: 16
      bit_width: 1
      description: "The CPSM treats the command as a Suspend\n              or Resume\
        \ command and signals interrupt period\n              start/end. This bit\
        \ can only be written by firmware\n              when CPSM is disabled (CPSMEN\
        \ = 0). CMDSUSPEND = 1\n              and CMDTRANS = 0 Suspend command, start\
        \ interrupt\n              period when response bit BS=0. CMDSUSPEND = 1 and\n\
        \              CMDTRANS = 1 Resume command with data, end interrupt\n    \
        \          period when response bit DF=1."
  - !Register
    name: RESP1R
    addr: 0x14
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS1
      bit_offset: 0
      bit_width: 32
      description: see Table 432
  - !Register
    name: RESP2R
    addr: 0x18
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS2
      bit_offset: 0
      bit_width: 32
      description: see Table404.
  - !Register
    name: RESP3R
    addr: 0x1c
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS3
      bit_offset: 0
      bit_width: 32
      description: see Table404.
  - !Register
    name: RESP4R
    addr: 0x20
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS4
      bit_offset: 0
      bit_width: 32
      description: see Table404.
  - !Register
    name: DTIMER
    addr: 0x24
    size_bits: 32
    description: "The SDMMC_DTIMER register contains the data\n          timeout period,\
      \ in card bus clock periods. A counter\n          loads the value from the SDMMC_DTIMER\
      \ register, and\n          starts decrementing when the data path state machine\n\
      \          (DPSM) enters the Wait_R or Busy state. If the timer\n          reaches\
      \ 0 while the DPSM is in either of these states,\n          the timeout status\
      \ flag is set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATATIME
      bit_offset: 0
      bit_width: 32
      description: "Data and R1b busy timeout period This\n              bit can only\
        \ be written when the CPSM and DPSM are\n              not active (CPSMACT\
        \ = 0 and DPSMACT = 0). Data and\n              R1b busy timeout period expressed\
        \ in card bus clock\n              periods."
  - !Register
    name: DLENR
    addr: 0x28
    size_bits: 32
    description: "The SDMMC_DLENR register contains the number\n          of data\
      \ bytes to be transferred. The value is loaded into\n          the data counter\
      \ when data transfer starts."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATALENGTH
      bit_offset: 0
      bit_width: 25
      description: "Data length value This register can only\n              be written\
        \ by firmware when DPSM is inactive (DPSMACT\n              = 0). Number of\
        \ data bytes to be transferred. When\n              DDR = 1 DATALENGTH is\
        \ truncated to a multiple of 2.\n              (The last odd byte is not transfered)\
        \ When DATALENGTH\n              = 0 no data will be transfered, when requested\
        \ by a\n              CPSMEN and CMDTRANS = 1 also no command will be\n  \
        \            transfered. DTEN and CPSMEN are cleared to\n              0."
  - !Register
    name: DCTRL
    addr: 0x2c
    size_bits: 32
    description: "The SDMMC_DCTRL register control the data\n          path state\
      \ machine (DPSM)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTEN
      bit_offset: 0
      bit_width: 1
      description: "Data transfer enable bit This bit can\n              only be written\
        \ by firmware when DPSM is inactive\n              (DPSMACT = 0). This bit\
        \ is cleared by Hardware when\n              data transfer completes. This\
        \ bit shall only be used\n              to transfer data when no associated\
        \ data transfer\n              command is used, i.e. shall not be used with\
        \ SD or\n              eMMC cards."
    - !Field
      name: DTDIR
      bit_offset: 1
      bit_width: 1
      description: "Data transfer direction selection This\n              bit can\
        \ only be written by firmware when DPSM is\n              inactive (DPSMACT\
        \ = 0)."
    - !Field
      name: DTMODE
      bit_offset: 2
      bit_width: 2
      description: "Data transfer mode selection. This bit\n              can only\
        \ be written by firmware when DPSM is inactive\n              (DPSMACT = 0)."
    - !Field
      name: DBLOCKSIZE
      bit_offset: 4
      bit_width: 4
      description: "Data block size This bit can only be\n              written by\
        \ firmware when DPSM is inactive (DPSMACT =\n              0). Define the\
        \ data block length when the block data\n              transfer mode is selected:\
        \ When DATALENGTH is not a\n              multiple of DBLOCKSIZE, the transfered\
        \ data is\n              truncated at a multiple of DBLOCKSIZE. (Any remain\n\
        \              data will not be transfered.) When DDR = 1,\n             \
        \ DBLOCKSIZE = 0000 shall not be used. (No data will be\n              transfered)"
    - !Field
      name: RWSTART
      bit_offset: 8
      bit_width: 1
      description: "Read wait start. If this bit is set,\n              read wait\
        \ operation starts."
    - !Field
      name: RWSTOP
      bit_offset: 9
      bit_width: 1
      description: "Read wait stop This bit is written by\n              firmware\
        \ and auto cleared by hardware when the DPSM\n              moves from the\
        \ READ_WAIT state to the WAIT_R or IDLE\n              state."
    - !Field
      name: RWMOD
      bit_offset: 10
      bit_width: 1
      description: "Read wait mode. This bit can only be\n              written by\
        \ firmware when DPSM is inactive (DPSMACT =\n              0)."
    - !Field
      name: SDIOEN
      bit_offset: 11
      bit_width: 1
      description: "SD I/O interrupt enable functions This\n              bit can\
        \ only be written by firmware when DPSM is\n              inactive (DPSMACT\
        \ = 0). If this bit is set, the DPSM\n              enables the SD I/O card\
        \ specific interrupt\n              operation."
    - !Field
      name: BOOTACKEN
      bit_offset: 12
      bit_width: 1
      description: "Enable the reception of the boot\n              acknowledgment.\
        \ This bit can only be written by\n              firmware when DPSM is inactive\
        \ (DPSMACT =\n              0)."
    - !Field
      name: FIFORST
      bit_offset: 13
      bit_width: 1
      description: "FIFO reset, will flush any remaining\n              data. This\
        \ bit can only be written by firmware when\n              IDMAEN= 0 and DPSM\
        \ is active (DPSMACT = 1). This bit\n              will only take effect when\
        \ a transfer error or\n              transfer hold occurs."
  - !Register
    name: DCNTR
    addr: 0x30
    size_bits: 32
    description: "The SDMMC_DCNTR register loads the value\n          from the data\
      \ length register (see SDMMC_DLENR) when the\n          DPSM moves from the\
      \ Idle state to the Wait_R or Wait_S\n          state. As data is transferred,\
      \ the counter decrements the\n          value until it reaches 0. The DPSM then\
      \ moves to the Idle\n          state and when there has been no error, the data\
      \ status\n          end flag (DATAEND) is set."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATACOUNT
      bit_offset: 0
      bit_width: 25
      description: "Data count value When read, the number\n              of remaining\
        \ data bytes to be transferred is\n              returned. Write has no effect."
  - !Register
    name: STAR
    addr: 0x34
    size_bits: 32
    description: "The SDMMC_STAR register is a read-only\n          register. It contains\
      \ two types of flag:Static flags\n          (bits [29,21,11:0]): these bits\
      \ remain asserted until\n          they are cleared by writing to the SDMMC\
      \ interrupt Clear\n          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):\n\
      \          these bits change state depending on the state of the\n         \
      \ underlying logic (for example, FIFO full and empty flags\n          are asserted\
      \ and de-asserted as data while written to the\n          FIFO)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CCRCFAIL
      bit_offset: 0
      bit_width: 1
      description: "Command response received (CRC check\n              failed). Interrupt\
        \ flag is cleared by writing\n              corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: DCRCFAIL
      bit_offset: 1
      bit_width: 1
      description: "Data block sent/received (CRC check\n              failed). Interrupt\
        \ flag is cleared by writing\n              corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: CTIMEOUT
      bit_offset: 2
      bit_width: 1
      description: "Command response timeout. Interrupt flag\n              is cleared\
        \ by writing corresponding interrupt clear\n              bit in SDMMC_ICR.\
        \ The Command Timeout period has a\n              fixed value of 64 SDMMC_CK\
        \ clock\n              periods."
    - !Field
      name: DTIMEOUT
      bit_offset: 3
      bit_width: 1
      description: "Data timeout. Interrupt flag is cleared\n              by writing\
        \ corresponding interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: TXUNDERR
      bit_offset: 4
      bit_width: 1
      description: "Transmit FIFO underrun error or IDMA\n              read transfer\
        \ error. Interrupt flag is cleared by\n              writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: RXOVERR
      bit_offset: 5
      bit_width: 1
      description: "Received FIFO overrun error or IDMA\n              write transfer\
        \ error. Interrupt flag is cleared by\n              writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: CMDREND
      bit_offset: 6
      bit_width: 1
      description: "Command response received (CRC check\n              passed, or\
        \ no CRC). Interrupt flag is cleared by\n              writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: CMDSENT
      bit_offset: 7
      bit_width: 1
      description: "Command sent (no response required).\n              Interrupt\
        \ flag is cleared by writing corresponding\n              interrupt clear\
        \ bit in SDMMC_ICR."
    - !Field
      name: DATAEND
      bit_offset: 8
      bit_width: 1
      description: "Data transfer ended correctly. (data\n              counter, DATACOUNT\
        \ is zero and no errors occur).\n              Interrupt flag is cleared by\
        \ writing corresponding\n              interrupt clear bit in SDMMC_ICR."
    - !Field
      name: DHOLD
      bit_offset: 9
      bit_width: 1
      description: "Data transfer Hold. Interrupt flag is\n              cleared by\
        \ writing corresponding interrupt clear bit\n              in SDMMC_ICR."
    - !Field
      name: DBCKEND
      bit_offset: 10
      bit_width: 1
      description: "Data block sent/received. (CRC check\n              passed) and\
        \ DPSM moves to the READWAIT state.\n              Interrupt flag is cleared\
        \ by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
    - !Field
      name: DABORT
      bit_offset: 11
      bit_width: 1
      description: "Data transfer aborted by CMD12.\n              Interrupt flag\
        \ is cleared by writing corresponding\n              interrupt clear bit in\
        \ SDMMC_ICR."
    - !Field
      name: DPSMACT
      bit_offset: 12
      bit_width: 1
      description: "Data path state machine active, i.e. not\n              in Idle\
        \ state. This is a hardware status flag only,\n              does not generate\
        \ an interrupt."
    - !Field
      name: CPSMACT
      bit_offset: 13
      bit_width: 1
      description: "Command path state machine active, i.e.\n              not in\
        \ Idle state. This is a hardware status flag\n              only, does not\
        \ generate an interrupt."
    - !Field
      name: TXFIFOHE
      bit_offset: 14
      bit_width: 1
      description: "Transmit FIFO half empty At least half\n              the number\
        \ of words can be written into the FIFO.\n              This bit is cleared\
        \ when the FIFO becomes half+1\n              full."
    - !Field
      name: RXFIFOHF
      bit_offset: 15
      bit_width: 1
      description: "Receive FIFO half full There are at\n              least half\
        \ the number of words in the FIFO. This bit\n              is cleared when\
        \ the FIFO becomes half+1\n              empty."
    - !Field
      name: TXFIFOF
      bit_offset: 16
      bit_width: 1
      description: "Transmit FIFO full This is a hardware\n              status flag\
        \ only, does not generate an interrupt.\n              This bit is cleared\
        \ when one FIFO location becomes\n              empty."
    - !Field
      name: RXFIFOF
      bit_offset: 17
      bit_width: 1
      description: "Receive FIFO full This bit is cleared\n              when one\
        \ FIFO location becomes empty."
    - !Field
      name: TXFIFOE
      bit_offset: 18
      bit_width: 1
      description: "Transmit FIFO empty This bit is cleared\n              when one\
        \ FIFO location becomes full."
    - !Field
      name: RXFIFOE
      bit_offset: 19
      bit_width: 1
      description: "Receive FIFO empty This is a hardware\n              status flag\
        \ only, does not generate an interrupt.\n              This bit is cleared\
        \ when one FIFO location becomes\n              full."
    - !Field
      name: BUSYD0
      bit_offset: 20
      bit_width: 1
      description: "Inverted value of SDMMC_D0 line (Busy),\n              sampled\
        \ at the end of a CMD response and a second\n              time 2 SDMMC_CK\
        \ cycles after the CMD response. This\n              bit is reset to not busy\
        \ when the SDMMCD0 line\n              changes from busy to not busy. This\
        \ bit does not\n              signal busy due to data transfer. This is a\
        \ hardware\n              status flag only, it does not generate an\n    \
        \          interrupt."
    - !Field
      name: BUSYD0END
      bit_offset: 21
      bit_width: 1
      description: "end of SDMMC_D0 Busy following a CMD\n              response detected.\
        \ This indicates only end of busy\n              following a CMD response.\
        \ This bit does not signal\n              busy due to data transfer. Interrupt\
        \ flag is cleared\n              by writing corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: SDIOIT
      bit_offset: 22
      bit_width: 1
      description: "SDIO interrupt received. Interrupt flag\n              is cleared\
        \ by writing corresponding interrupt clear\n              bit in SDMMC_ICR."
    - !Field
      name: ACKFAIL
      bit_offset: 23
      bit_width: 1
      description: "Boot acknowledgment received (boot\n              acknowledgment\
        \ check fail). Interrupt flag is cleared\n              by writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: ACKTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: "Boot acknowledgment timeout. Interrupt\n              flag is\
        \ cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
    - !Field
      name: VSWEND
      bit_offset: 25
      bit_width: 1
      description: "Voltage switch critical timing section\n              completion.\
        \ Interrupt flag is cleared by writing\n              corresponding interrupt\
        \ clear bit in\n              SDMMC_ICR."
    - !Field
      name: CKSTOP
      bit_offset: 26
      bit_width: 1
      description: "SDMMC_CK stopped in Voltage switch\n              procedure. Interrupt\
        \ flag is cleared by writing\n              corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: IDMATE
      bit_offset: 27
      bit_width: 1
      description: "IDMA transfer error. Interrupt flag is\n              cleared\
        \ by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
    - !Field
      name: IDMABTC
      bit_offset: 28
      bit_width: 1
      description: "IDMA buffer transfer complete. interrupt\n              flag is\
        \ cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
  - !Register
    name: ICR
    addr: 0x38
    size_bits: 32
    description: "The SDMMC_ICR register is a write-only\n          register. Writing\
      \ a bit with 1 clears the corresponding\n          bit in the SDMMC_STAR status\
      \ register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCRCFAILC
      bit_offset: 0
      bit_width: 1
      description: "CCRCFAIL flag clear bit Set by software\n              to clear\
        \ the CCRCFAIL flag."
    - !Field
      name: DCRCFAILC
      bit_offset: 1
      bit_width: 1
      description: "DCRCFAIL flag clear bit Set by software\n              to clear\
        \ the DCRCFAIL flag."
    - !Field
      name: CTIMEOUTC
      bit_offset: 2
      bit_width: 1
      description: "CTIMEOUT flag clear bit Set by software\n              to clear\
        \ the CTIMEOUT flag."
    - !Field
      name: DTIMEOUTC
      bit_offset: 3
      bit_width: 1
      description: "DTIMEOUT flag clear bit Set by software\n              to clear\
        \ the DTIMEOUT flag."
    - !Field
      name: TXUNDERRC
      bit_offset: 4
      bit_width: 1
      description: "TXUNDERR flag clear bit Set by software\n              to clear\
        \ TXUNDERR flag."
    - !Field
      name: RXOVERRC
      bit_offset: 5
      bit_width: 1
      description: "RXOVERR flag clear bit Set by software\n              to clear\
        \ the RXOVERR flag."
    - !Field
      name: CMDRENDC
      bit_offset: 6
      bit_width: 1
      description: "CMDREND flag clear bit Set by software\n              to clear\
        \ the CMDREND flag."
    - !Field
      name: CMDSENTC
      bit_offset: 7
      bit_width: 1
      description: "CMDSENT flag clear bit Set by software\n              to clear\
        \ the CMDSENT flag."
    - !Field
      name: DATAENDC
      bit_offset: 8
      bit_width: 1
      description: "DATAEND flag clear bit Set by software\n              to clear\
        \ the DATAEND flag."
    - !Field
      name: DHOLDC
      bit_offset: 9
      bit_width: 1
      description: "DHOLD flag clear bit Set by software to\n              clear the\
        \ DHOLD flag."
    - !Field
      name: DBCKENDC
      bit_offset: 10
      bit_width: 1
      description: "DBCKEND flag clear bit Set by software\n              to clear\
        \ the DBCKEND flag."
    - !Field
      name: DABORTC
      bit_offset: 11
      bit_width: 1
      description: "DABORT flag clear bit Set by software to\n              clear\
        \ the DABORT flag."
    - !Field
      name: BUSYD0ENDC
      bit_offset: 21
      bit_width: 1
      description: "BUSYD0END flag clear bit Set by software\n              to clear\
        \ the BUSYD0END flag."
    - !Field
      name: SDIOITC
      bit_offset: 22
      bit_width: 1
      description: "SDIOIT flag clear bit Set by software to\n              clear\
        \ the SDIOIT flag."
    - !Field
      name: ACKFAILC
      bit_offset: 23
      bit_width: 1
      description: "ACKFAIL flag clear bit Set by software\n              to clear\
        \ the ACKFAIL flag."
    - !Field
      name: ACKTIMEOUTC
      bit_offset: 24
      bit_width: 1
      description: "ACKTIMEOUT flag clear bit Set by\n              software to clear\
        \ the ACKTIMEOUT flag."
    - !Field
      name: VSWENDC
      bit_offset: 25
      bit_width: 1
      description: "VSWEND flag clear bit Set by software to\n              clear\
        \ the VSWEND flag."
    - !Field
      name: CKSTOPC
      bit_offset: 26
      bit_width: 1
      description: "CKSTOP flag clear bit Set by software to\n              clear\
        \ the CKSTOP flag."
    - !Field
      name: IDMATEC
      bit_offset: 27
      bit_width: 1
      description: "IDMA transfer error clear bit Set by\n              software to\
        \ clear the IDMATE flag."
    - !Field
      name: IDMABTCC
      bit_offset: 28
      bit_width: 1
      description: "IDMA buffer transfer complete clear bit\n              Set by\
        \ software to clear the IDMABTC\n              flag."
  - !Register
    name: MASKR
    addr: 0x3c
    size_bits: 32
    description: "The interrupt mask register determines which\n          status flags\
      \ generate an interrupt request by setting the\n          corresponding bit\
      \ to 1."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCRCFAILIE
      bit_offset: 0
      bit_width: 1
      description: "Command CRC fail interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by command\
        \ CRC failure."
    - !Field
      name: DCRCFAILIE
      bit_offset: 1
      bit_width: 1
      description: "Data CRC fail interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by data CRC\
        \ failure."
    - !Field
      name: CTIMEOUTIE
      bit_offset: 2
      bit_width: 1
      description: "Command timeout interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by command\
        \ timeout."
    - !Field
      name: DTIMEOUTIE
      bit_offset: 3
      bit_width: 1
      description: "Data timeout interrupt enable Set and\n              cleared by\
        \ software to enable/disable interrupt\n              caused by data timeout."
    - !Field
      name: TXUNDERRIE
      bit_offset: 4
      bit_width: 1
      description: "Tx FIFO underrun error interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ Tx FIFO underrun\n              error."
    - !Field
      name: RXOVERRIE
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO overrun error interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ Rx FIFO overrun\n              error."
    - !Field
      name: CMDRENDIE
      bit_offset: 6
      bit_width: 1
      description: "Command response received interrupt\n              enable Set\
        \ and cleared by software to enable/disable\n              interrupt caused\
        \ by receiving command\n              response."
    - !Field
      name: CMDSENTIE
      bit_offset: 7
      bit_width: 1
      description: "Command sent interrupt enable Set and\n              cleared by\
        \ software to enable/disable interrupt\n              caused by sending command."
    - !Field
      name: DATAENDIE
      bit_offset: 8
      bit_width: 1
      description: "Data end interrupt enable Set and\n              cleared by software\
        \ to enable/disable interrupt\n              caused by data end."
    - !Field
      name: DHOLDIE
      bit_offset: 9
      bit_width: 1
      description: "Data hold interrupt enable Set and\n              cleared by software\
        \ to enable/disable the interrupt\n              generated when sending new\
        \ data is hold in the DPSM\n              Wait_S state."
    - !Field
      name: DBCKENDIE
      bit_offset: 10
      bit_width: 1
      description: "Data block end interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by data block\
        \ end."
    - !Field
      name: DABORTIE
      bit_offset: 11
      bit_width: 1
      description: "Data transfer aborted interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ a data transfer being\n              aborted."
    - !Field
      name: TXFIFOHEIE
      bit_offset: 14
      bit_width: 1
      description: "Tx FIFO half empty interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by Tx FIFO\
        \ half empty."
    - !Field
      name: RXFIFOHFIE
      bit_offset: 15
      bit_width: 1
      description: "Rx FIFO half full interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by Rx FIFO\
        \ half full."
    - !Field
      name: RXFIFOFIE
      bit_offset: 17
      bit_width: 1
      description: "Rx FIFO full interrupt enable Set and\n              cleared by\
        \ software to enable/disable interrupt\n              caused by Rx FIFO full."
    - !Field
      name: TXFIFOEIE
      bit_offset: 18
      bit_width: 1
      description: "Tx FIFO empty interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by Tx FIFO\
        \ empty."
    - !Field
      name: BUSYD0ENDIE
      bit_offset: 21
      bit_width: 1
      description: "BUSYD0END interrupt enable Set and\n              cleared by software\
        \ to enable/disable the interrupt\n              generated when SDMMC_D0 signal\
        \ changes from busy to\n              NOT busy following a CMD response."
    - !Field
      name: SDIOITIE
      bit_offset: 22
      bit_width: 1
      description: "SDIO mode interrupt received interrupt\n              enable Set\
        \ and cleared by software to enable/disable\n              the interrupt generated\
        \ when receiving the SDIO mode\n              interrupt."
    - !Field
      name: ACKFAILIE
      bit_offset: 23
      bit_width: 1
      description: "Acknowledgment Fail interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by acknowledgment\
        \ Fail."
    - !Field
      name: ACKTIMEOUTIE
      bit_offset: 24
      bit_width: 1
      description: "Acknowledgment timeout interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ acknowledgment\n              timeout."
    - !Field
      name: VSWENDIE
      bit_offset: 25
      bit_width: 1
      description: "Voltage switch critical timing section\n              completion\
        \ interrupt enable Set and cleared by\n              software to enable/disable\
        \ the interrupt generated\n              when voltage switch critical timing\
        \ section\n              completion."
    - !Field
      name: CKSTOPIE
      bit_offset: 26
      bit_width: 1
      description: "Voltage Switch clock stopped interrupt\n              enable Set\
        \ and cleared by software to enable/disable\n              interrupt caused\
        \ by Voltage Switch clock\n              stopped."
    - !Field
      name: IDMABTCIE
      bit_offset: 28
      bit_width: 1
      description: "IDMA buffer transfer complete interrupt\n              enable\
        \ Set and cleared by software to enable/disable\n              the interrupt\
        \ generated when the IDMA has transferred\n              all data belonging\
        \ to a memory buffer."
  - !Register
    name: ACKTIMER
    addr: 0x40
    size_bits: 32
    description: "The SDMMC_ACKTIMER register contains the\n          acknowledgment\
      \ timeout period, in SDMMC_CK bus clock\n          periods. A counter loads\
      \ the value from the\n          SDMMC_ACKTIMER register, and starts decrementing\
      \ when the\n          data path state machine (DPSM) enters the Wait_Ack state.\n\
      \          If the timer reaches 0 while the DPSM is in this states,\n      \
      \    the acknowledgment timeout status flag is\n          set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACKTIME
      bit_offset: 0
      bit_width: 25
      description: "Boot acknowledgment timeout period This\n              bit can\
        \ only be written by firmware when CPSM is\n              disabled (CPSMEN\
        \ = 0). Boot acknowledgment timeout\n              period expressed in card\
        \ bus clock\n              periods."
  - !Register
    name: IDMACTRLR
    addr: 0x50
    size_bits: 32
    description: "The receive and transmit FIFOs can be read\n          or written\
      \ as 32-bit wide registers. The FIFOs contain 32\n          entries on 32 sequential\
      \ addresses. This allows the CPU\n          to use its load and store multiple\
      \ operands to read\n          from/write to the FIFO."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMAEN
      bit_offset: 0
      bit_width: 1
      description: "IDMA enable This bit can only be written\n              by firmware\
        \ when DPSM is inactive (DPSMACT =\n              0)."
    - !Field
      name: IDMABMODE
      bit_offset: 1
      bit_width: 1
      description: "Buffer mode selection. This bit can only\n              be written\
        \ by firmware when DPSM is inactive (DPSMACT\n              = 0)."
    - !Field
      name: IDMABACT
      bit_offset: 2
      bit_width: 1
      description: "Double buffer mode active buffer\n              indication This\
        \ bit can only be written by firmware\n              when DPSM is inactive\
        \ (DPSMACT = 0). When IDMA is\n              enabled this bit is toggled by\n\
        \              hardware."
  - !Register
    name: IDMABSIZER
    addr: 0x54
    size_bits: 32
    description: "The SDMMC_IDMABSIZER register contains the\n          buffers size\
      \ when in double buffer\n          configuration."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMABNDT
      bit_offset: 5
      bit_width: 8
      description: "Number of transfers per buffer. This\n              8-bit value\
        \ shall be multiplied by 8 to get the size\n              of the buffer in\
        \ 32-bit words and by 32 to get the\n              size of the buffer in bytes.\
        \ Example: IDMABNDT =\n              0x01: buffer size = 8 words = 32 bytes.\
        \ These bits\n              can only be written by firmware when DPSM is inactive\n\
        \              (DPSMACT = 0)."
  - !Register
    name: IDMABASE0R
    addr: 0x58
    size_bits: 32
    description: "The SDMMC_IDMABASE0R register contains the\n          memory buffer\
      \ base address in single buffer configuration\n          and the buffer 0 base\
      \ address in double buffer\n          configuration."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMABASE0
      bit_offset: 0
      bit_width: 32
      description: "Buffer 0 memory base address bits\n              [31:2], shall\
        \ be word aligned (bit [1:0] are always 0\n              and read only). This\
        \ register can be written by\n              firmware when DPSM is inactive\
        \ (DPSMACT = 0), and can\n              dynamically be written by firmware\
        \ when DPSM active\n              (DPSMACT = 1) and memory buffer 0 is inactive\n\
        \              (IDMABACT = 1)."
  - !Register
    name: IDMABASE1R
    addr: 0x5c
    size_bits: 32
    description: "The SDMMC_IDMABASE1R register contains the\n          double buffer\
      \ configuration second buffer memory base\n          address."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMABASE1
      bit_offset: 0
      bit_width: 32
      description: "Buffer 1 memory base address, shall be\n              word aligned\
        \ (bit [1:0] are always 0 and read only).\n              This register can\
        \ be written by firmware when DPSM is\n              inactive (DPSMACT = 0),\
        \ and can dynamically be\n              written by firmware when DPSM active\
        \ (DPSMACT = 1)\n              and memory buffer 1 is inactive (IDMABACT =\n\
        \              0)."
  - !Register
    name: FIFOR
    addr: 0x80
    size_bits: 32
    description: "The receive and transmit FIFOs can be only\n          read or written\
      \ as word (32-bit) wide registers. The\n          FIFOs contain 16 entries on\
      \ sequential addresses. This\n          allows the CPU to use its load and store\
      \ multiple\n          operands to read from/write to the FIFO.When accessing\n\
      \          SDMMC_FIFOR with half word or byte access an AHB bus\n          fault\
      \ is generated."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIFODATA
      bit_offset: 0
      bit_width: 32
      description: "Receive and transmit FIFO data This\n              register can\
        \ only be read or written by firmware when\n              the DPSM is active\
        \ (DPSMACT=1). The FIFO data\n              occupies 16 entries of 32-bit\
        \ words."
  - !Register
    name: RESPCMDR
    addr: 0x10
    size_bits: 32
    description: "SDMMC command response\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xa3c5dd01
    fields:
    - !Field
      name: RESPCMD
      bit_offset: 0
      bit_width: 6
      description: Response command index
- !Module
  name: SDMMC2
  description: SDMMC1
  base_addr: 0x48022400
  size: 0x100
  registers:
  - !Register
    name: POWER
    addr: 0x0
    size_bits: 32
    description: SDMMC power control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWRCTRL
      bit_offset: 0
      bit_width: 2
      description: "SDMMC state control bits. These bits can\n              only be\
        \ written when the SDMMC is not in the power-on\n              state (PWRCTRL?11).\
        \ These bits are used to define the\n              functional state of the\
        \ SDMMC signals: Any further\n              write will be ignored, PWRCTRL\
        \ value will keep\n              11."
    - !Field
      name: VSWITCH
      bit_offset: 2
      bit_width: 1
      description: "Voltage switch sequence start. This bit\n              is used\
        \ to start the timing critical section of the\n              voltage switch\
        \ sequence:"
    - !Field
      name: VSWITCHEN
      bit_offset: 3
      bit_width: 1
      description: "Voltage switch procedure enable. This\n              bit can only\
        \ be written by firmware when CPSM is\n              disabled (CPSMEN = 0).\
        \ This bit is used to stop the\n              SDMMC_CK after the voltage switch\
        \ command\n              response:"
    - !Field
      name: DIRPOL
      bit_offset: 4
      bit_width: 1
      description: "Data and command direction signals\n              polarity selection.\
        \ This bit can only be written when\n              the SDMMC is in the power-off\
        \ state (PWRCTRL =\n              00)."
  - !Register
    name: CLKCR
    addr: 0x4
    size_bits: 32
    description: "The SDMMC_CLKCR register controls the\n          SDMMC_CK output\
      \ clock, the SDMMC_RX_CLK receive clock,\n          and the bus width."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 10
      description: "Clock divide factor This bit can only be\n              written\
        \ when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT\
        \ = 0). This field defines the\n              divide factor between the input\
        \ clock (SDMMCCLK) and\n              the output clock (SDMMC_CK): SDMMC_CK\
        \ frequency =\n              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:\n  \
        \            etc.."
    - !Field
      name: PWRSAV
      bit_offset: 12
      bit_width: 1
      description: "Power saving configuration bit This bit\n              can only\
        \ be written when the CPSM and DPSM are not\n              active (CPSMACT\
        \ = 0 and DPSMACT = 0) For power\n              saving, the SDMMC_CK clock\
        \ output can be disabled\n              when the bus is idle by setting PWRSAV:"
    - !Field
      name: WIDBUS
      bit_offset: 14
      bit_width: 2
      description: "Wide bus mode enable bit This bit can\n              only be written\
        \ when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT\
        \ = 0)"
    - !Field
      name: NEGEDGE
      bit_offset: 16
      bit_width: 1
      description: "SDMMC_CK dephasing selection bit for\n              data and Command.\
        \ This bit can only be written when\n              the CPSM and DPSM are not\
        \ active (CPSMACT = 0 and\n              DPSMACT = 0). When clock division\
        \ = 1 (CLKDIV = 0),\n              this bit has no effect. Data and Command\
        \ change on\n              SDMMC_CK falling edge. When clock division &gt;1\n\
        \              (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK\n              edge\
        \ occurs on SDMMCCLK rising edge. When clock\n              division >1 (CLKDIV\
        \ > 0) & DDR = 1: - Data\n              changed on the SDMMCCLK falling edge\
        \ succeeding a\n              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK\n\
        \              rising edge. - Data changed on the SDMMC_CK falling\n     \
        \         edge succeeding a SDMMC_CK edge. - SDMMC_CK edge\n             \
        \ occurs on SDMMCCLK rising edge."
    - !Field
      name: HWFC_EN
      bit_offset: 17
      bit_width: 1
      description: "Hardware flow control enable This bit\n              can only\
        \ be written when the CPSM and DPSM are not\n              active (CPSMACT\
        \ = 0 and DPSMACT = 0) When Hardware\n              flow control is enabled,\
        \ the meaning of the TXFIFOE\n              and RXFIFOF flags change, please\
        \ see SDMMC status\n              register definition in Section56.8.11."
    - !Field
      name: DDR
      bit_offset: 18
      bit_width: 1
      description: "Data rate signaling selection This bit\n              can only\
        \ be written when the CPSM and DPSM are not\n              active (CPSMACT\
        \ = 0 and DPSMACT = 0) DDR rate shall\n              only be selected with\
        \ 4-bit or 8-bit wide bus mode.\n              (WIDBUS &gt; 00). DDR = 1 has\
        \ no effect when\n              WIDBUS = 00 (1-bit wide bus). DDR rate shall\
        \ only be\n              selected with clock division &gt;1. (CLKDIV\n   \
        \           &gt; 0)"
    - !Field
      name: BUSSPEED
      bit_offset: 19
      bit_width: 1
      description: "Bus speed mode selection between DS, HS,\n              SDR12,\
        \ SDR25 and SDR50, DDR50, SDR104. This bit can\n              only be written\
        \ when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT\
        \ = 0)"
    - !Field
      name: SELCLKRX
      bit_offset: 20
      bit_width: 2
      description: "Receive clock selection. These bits can\n              only be\
        \ written when the CPSM and DPSM are not active\n              (CPSMACT =\
        \ 0 and DPSMACT = 0)"
  - !Register
    name: ARGR
    addr: 0x8
    size_bits: 32
    description: "The SDMMC_ARGR register contains a 32-bit\n          command argument,\
      \ which is sent to a card as part of a\n          command message."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMDARG
      bit_offset: 0
      bit_width: 32
      description: "Command argument. These bits can only be\n              written\
        \ by firmware when CPSM is disabled (CPSMEN =\n              0). Command argument\
        \ sent to a card as part of a\n              command message. If a command\
        \ contains an argument,\n              it must be loaded into this register\
        \ before writing a\n              command to the command register."
  - !Register
    name: CMDR
    addr: 0xc
    size_bits: 32
    description: "The SDMMC_CMDR register contains the command\n          index and\
      \ command type bits. The command index is sent to\n          a card as part\
      \ of a command message. The command type\n          bits control the command\
      \ path state machine\n          (CPSM)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMDINDEX
      bit_offset: 0
      bit_width: 6
      description: "Command index. This bit can only be\n              written by\
        \ firmware when CPSM is disabled (CPSMEN =\n              0). The command\
        \ index is sent to the card as part of\n              a command message."
    - !Field
      name: CMDTRANS
      bit_offset: 6
      bit_width: 1
      description: "The CPSM treats the command as a data\n              transfer\
        \ command, stops the interrupt period, and\n              signals DataEnable\
        \ to the DPSM This bit can only be\n              written by firmware when\
        \ CPSM is disabled (CPSMEN =\n              0). If this bit is set, the CPSM\
        \ issues an end of\n              interrupt period and issues DataEnable signal\
        \ to the\n              DPSM when the command is sent."
    - !Field
      name: CMDSTOP
      bit_offset: 7
      bit_width: 1
      description: "The CPSM treats the command as a Stop\n              Transmission\
        \ command and signals Abort to the DPSM.\n              This bit can only\
        \ be written by firmware when CPSM is\n              disabled (CPSMEN = 0).\
        \ If this bit is set, the CPSM\n              issues the Abort signal to the\
        \ DPSM when the command\n              is sent."
    - !Field
      name: WAITRESP
      bit_offset: 8
      bit_width: 2
      description: "Wait for response bits. This bit can\n              only be written\
        \ by firmware when CPSM is disabled\n              (CPSMEN = 0). They are\
        \ used to configure whether the\n              CPSM is to wait for a response,\
        \ and if yes, which\n              kind of response."
    - !Field
      name: WAITINT
      bit_offset: 10
      bit_width: 1
      description: "CPSM waits for interrupt request. If\n              this bit is\
        \ set, the CPSM disables command timeout\n              and waits for an card\
        \ interrupt request (Response).\n              If this bit is cleared in the\
        \ CPSM Wait state, will\n              cause the abort of the interrupt mode."
    - !Field
      name: WAITPEND
      bit_offset: 11
      bit_width: 1
      description: "CPSM Waits for end of data transfer\n              (CmdPend internal\
        \ signal) from DPSM. This bit when\n              set, the CPSM waits for\
        \ the end of data transfer\n              trigger before it starts sending\
        \ a command. WAITPEND\n              is only taken into account when DTMODE\
        \ = MMC stream\n              data transfer, WIDBUS = 1-bit wide bus mode,\
        \ DPSMACT\n              = 1 and DTDIR = from host to card."
    - !Field
      name: CPSMEN
      bit_offset: 12
      bit_width: 1
      description: "Command path state machine (CPSM) Enable\n              bit This\
        \ bit is written 1 by firmware, and cleared by\n              hardware when\
        \ the CPSM enters the Idle state. If this\n              bit is set, the CPSM\
        \ is enabled. When DTEN = 1, no\n              command will be transfered\
        \ nor boot procedure will be\n              started. CPSMEN is cleared to\
        \ 0."
    - !Field
      name: DTHOLD
      bit_offset: 13
      bit_width: 1
      description: "Hold new data block transmission and\n              reception\
        \ in the DPSM. If this bit is set, the DPSM\n              will not move from\
        \ the Wait_S state to the Send state\n              or from the Wait_R state\
        \ to the Receive\n              state."
    - !Field
      name: BOOTMODE
      bit_offset: 14
      bit_width: 1
      description: "Select the boot mode procedure to be\n              used. This\
        \ bit can only be written by firmware when\n              CPSM is disabled\
        \ (CPSMEN = 0)"
    - !Field
      name: BOOTEN
      bit_offset: 15
      bit_width: 1
      description: "Enable boot mode\n              procedure."
    - !Field
      name: CMDSUSPEND
      bit_offset: 16
      bit_width: 1
      description: "The CPSM treats the command as a Suspend\n              or Resume\
        \ command and signals interrupt period\n              start/end. This bit\
        \ can only be written by firmware\n              when CPSM is disabled (CPSMEN\
        \ = 0). CMDSUSPEND = 1\n              and CMDTRANS = 0 Suspend command, start\
        \ interrupt\n              period when response bit BS=0. CMDSUSPEND = 1 and\n\
        \              CMDTRANS = 1 Resume command with data, end interrupt\n    \
        \          period when response bit DF=1."
  - !Register
    name: RESP1R
    addr: 0x14
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS1
      bit_offset: 0
      bit_width: 32
      description: see Table 432
  - !Register
    name: RESP2R
    addr: 0x18
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS2
      bit_offset: 0
      bit_width: 32
      description: see Table404.
  - !Register
    name: RESP3R
    addr: 0x1c
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS3
      bit_offset: 0
      bit_width: 32
      description: see Table404.
  - !Register
    name: RESP4R
    addr: 0x20
    size_bits: 32
    description: "The SDMMC_RESP1/2/3/4R registers contain the\n          status of\
      \ a card, which is part of the received\n          response."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CARDSTATUS4
      bit_offset: 0
      bit_width: 32
      description: see Table404.
  - !Register
    name: DTIMER
    addr: 0x24
    size_bits: 32
    description: "The SDMMC_DTIMER register contains the data\n          timeout period,\
      \ in card bus clock periods. A counter\n          loads the value from the SDMMC_DTIMER\
      \ register, and\n          starts decrementing when the data path state machine\n\
      \          (DPSM) enters the Wait_R or Busy state. If the timer\n          reaches\
      \ 0 while the DPSM is in either of these states,\n          the timeout status\
      \ flag is set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATATIME
      bit_offset: 0
      bit_width: 32
      description: "Data and R1b busy timeout period This\n              bit can only\
        \ be written when the CPSM and DPSM are\n              not active (CPSMACT\
        \ = 0 and DPSMACT = 0). Data and\n              R1b busy timeout period expressed\
        \ in card bus clock\n              periods."
  - !Register
    name: DLENR
    addr: 0x28
    size_bits: 32
    description: "The SDMMC_DLENR register contains the number\n          of data\
      \ bytes to be transferred. The value is loaded into\n          the data counter\
      \ when data transfer starts."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATALENGTH
      bit_offset: 0
      bit_width: 25
      description: "Data length value This register can only\n              be written\
        \ by firmware when DPSM is inactive (DPSMACT\n              = 0). Number of\
        \ data bytes to be transferred. When\n              DDR = 1 DATALENGTH is\
        \ truncated to a multiple of 2.\n              (The last odd byte is not transfered)\
        \ When DATALENGTH\n              = 0 no data will be transfered, when requested\
        \ by a\n              CPSMEN and CMDTRANS = 1 also no command will be\n  \
        \            transfered. DTEN and CPSMEN are cleared to\n              0."
  - !Register
    name: DCTRL
    addr: 0x2c
    size_bits: 32
    description: "The SDMMC_DCTRL register control the data\n          path state\
      \ machine (DPSM)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTEN
      bit_offset: 0
      bit_width: 1
      description: "Data transfer enable bit This bit can\n              only be written\
        \ by firmware when DPSM is inactive\n              (DPSMACT = 0). This bit\
        \ is cleared by Hardware when\n              data transfer completes. This\
        \ bit shall only be used\n              to transfer data when no associated\
        \ data transfer\n              command is used, i.e. shall not be used with\
        \ SD or\n              eMMC cards."
    - !Field
      name: DTDIR
      bit_offset: 1
      bit_width: 1
      description: "Data transfer direction selection This\n              bit can\
        \ only be written by firmware when DPSM is\n              inactive (DPSMACT\
        \ = 0)."
    - !Field
      name: DTMODE
      bit_offset: 2
      bit_width: 2
      description: "Data transfer mode selection. This bit\n              can only\
        \ be written by firmware when DPSM is inactive\n              (DPSMACT = 0)."
    - !Field
      name: DBLOCKSIZE
      bit_offset: 4
      bit_width: 4
      description: "Data block size This bit can only be\n              written by\
        \ firmware when DPSM is inactive (DPSMACT =\n              0). Define the\
        \ data block length when the block data\n              transfer mode is selected:\
        \ When DATALENGTH is not a\n              multiple of DBLOCKSIZE, the transfered\
        \ data is\n              truncated at a multiple of DBLOCKSIZE. (Any remain\n\
        \              data will not be transfered.) When DDR = 1,\n             \
        \ DBLOCKSIZE = 0000 shall not be used. (No data will be\n              transfered)"
    - !Field
      name: RWSTART
      bit_offset: 8
      bit_width: 1
      description: "Read wait start. If this bit is set,\n              read wait\
        \ operation starts."
    - !Field
      name: RWSTOP
      bit_offset: 9
      bit_width: 1
      description: "Read wait stop This bit is written by\n              firmware\
        \ and auto cleared by hardware when the DPSM\n              moves from the\
        \ READ_WAIT state to the WAIT_R or IDLE\n              state."
    - !Field
      name: RWMOD
      bit_offset: 10
      bit_width: 1
      description: "Read wait mode. This bit can only be\n              written by\
        \ firmware when DPSM is inactive (DPSMACT =\n              0)."
    - !Field
      name: SDIOEN
      bit_offset: 11
      bit_width: 1
      description: "SD I/O interrupt enable functions This\n              bit can\
        \ only be written by firmware when DPSM is\n              inactive (DPSMACT\
        \ = 0). If this bit is set, the DPSM\n              enables the SD I/O card\
        \ specific interrupt\n              operation."
    - !Field
      name: BOOTACKEN
      bit_offset: 12
      bit_width: 1
      description: "Enable the reception of the boot\n              acknowledgment.\
        \ This bit can only be written by\n              firmware when DPSM is inactive\
        \ (DPSMACT =\n              0)."
    - !Field
      name: FIFORST
      bit_offset: 13
      bit_width: 1
      description: "FIFO reset, will flush any remaining\n              data. This\
        \ bit can only be written by firmware when\n              IDMAEN= 0 and DPSM\
        \ is active (DPSMACT = 1). This bit\n              will only take effect when\
        \ a transfer error or\n              transfer hold occurs."
  - !Register
    name: DCNTR
    addr: 0x30
    size_bits: 32
    description: "The SDMMC_DCNTR register loads the value\n          from the data\
      \ length register (see SDMMC_DLENR) when the\n          DPSM moves from the\
      \ Idle state to the Wait_R or Wait_S\n          state. As data is transferred,\
      \ the counter decrements the\n          value until it reaches 0. The DPSM then\
      \ moves to the Idle\n          state and when there has been no error, the data\
      \ status\n          end flag (DATAEND) is set."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATACOUNT
      bit_offset: 0
      bit_width: 25
      description: "Data count value When read, the number\n              of remaining\
        \ data bytes to be transferred is\n              returned. Write has no effect."
  - !Register
    name: STAR
    addr: 0x34
    size_bits: 32
    description: "The SDMMC_STAR register is a read-only\n          register. It contains\
      \ two types of flag:Static flags\n          (bits [29,21,11:0]): these bits\
      \ remain asserted until\n          they are cleared by writing to the SDMMC\
      \ interrupt Clear\n          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):\n\
      \          these bits change state depending on the state of the\n         \
      \ underlying logic (for example, FIFO full and empty flags\n          are asserted\
      \ and de-asserted as data while written to the\n          FIFO)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CCRCFAIL
      bit_offset: 0
      bit_width: 1
      description: "Command response received (CRC check\n              failed). Interrupt\
        \ flag is cleared by writing\n              corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: DCRCFAIL
      bit_offset: 1
      bit_width: 1
      description: "Data block sent/received (CRC check\n              failed). Interrupt\
        \ flag is cleared by writing\n              corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: CTIMEOUT
      bit_offset: 2
      bit_width: 1
      description: "Command response timeout. Interrupt flag\n              is cleared\
        \ by writing corresponding interrupt clear\n              bit in SDMMC_ICR.\
        \ The Command Timeout period has a\n              fixed value of 64 SDMMC_CK\
        \ clock\n              periods."
    - !Field
      name: DTIMEOUT
      bit_offset: 3
      bit_width: 1
      description: "Data timeout. Interrupt flag is cleared\n              by writing\
        \ corresponding interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: TXUNDERR
      bit_offset: 4
      bit_width: 1
      description: "Transmit FIFO underrun error or IDMA\n              read transfer\
        \ error. Interrupt flag is cleared by\n              writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: RXOVERR
      bit_offset: 5
      bit_width: 1
      description: "Received FIFO overrun error or IDMA\n              write transfer\
        \ error. Interrupt flag is cleared by\n              writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: CMDREND
      bit_offset: 6
      bit_width: 1
      description: "Command response received (CRC check\n              passed, or\
        \ no CRC). Interrupt flag is cleared by\n              writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: CMDSENT
      bit_offset: 7
      bit_width: 1
      description: "Command sent (no response required).\n              Interrupt\
        \ flag is cleared by writing corresponding\n              interrupt clear\
        \ bit in SDMMC_ICR."
    - !Field
      name: DATAEND
      bit_offset: 8
      bit_width: 1
      description: "Data transfer ended correctly. (data\n              counter, DATACOUNT\
        \ is zero and no errors occur).\n              Interrupt flag is cleared by\
        \ writing corresponding\n              interrupt clear bit in SDMMC_ICR."
    - !Field
      name: DHOLD
      bit_offset: 9
      bit_width: 1
      description: "Data transfer Hold. Interrupt flag is\n              cleared by\
        \ writing corresponding interrupt clear bit\n              in SDMMC_ICR."
    - !Field
      name: DBCKEND
      bit_offset: 10
      bit_width: 1
      description: "Data block sent/received. (CRC check\n              passed) and\
        \ DPSM moves to the READWAIT state.\n              Interrupt flag is cleared\
        \ by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
    - !Field
      name: DABORT
      bit_offset: 11
      bit_width: 1
      description: "Data transfer aborted by CMD12.\n              Interrupt flag\
        \ is cleared by writing corresponding\n              interrupt clear bit in\
        \ SDMMC_ICR."
    - !Field
      name: DPSMACT
      bit_offset: 12
      bit_width: 1
      description: "Data path state machine active, i.e. not\n              in Idle\
        \ state. This is a hardware status flag only,\n              does not generate\
        \ an interrupt."
    - !Field
      name: CPSMACT
      bit_offset: 13
      bit_width: 1
      description: "Command path state machine active, i.e.\n              not in\
        \ Idle state. This is a hardware status flag\n              only, does not\
        \ generate an interrupt."
    - !Field
      name: TXFIFOHE
      bit_offset: 14
      bit_width: 1
      description: "Transmit FIFO half empty At least half\n              the number\
        \ of words can be written into the FIFO.\n              This bit is cleared\
        \ when the FIFO becomes half+1\n              full."
    - !Field
      name: RXFIFOHF
      bit_offset: 15
      bit_width: 1
      description: "Receive FIFO half full There are at\n              least half\
        \ the number of words in the FIFO. This bit\n              is cleared when\
        \ the FIFO becomes half+1\n              empty."
    - !Field
      name: TXFIFOF
      bit_offset: 16
      bit_width: 1
      description: "Transmit FIFO full This is a hardware\n              status flag\
        \ only, does not generate an interrupt.\n              This bit is cleared\
        \ when one FIFO location becomes\n              empty."
    - !Field
      name: RXFIFOF
      bit_offset: 17
      bit_width: 1
      description: "Receive FIFO full This bit is cleared\n              when one\
        \ FIFO location becomes empty."
    - !Field
      name: TXFIFOE
      bit_offset: 18
      bit_width: 1
      description: "Transmit FIFO empty This bit is cleared\n              when one\
        \ FIFO location becomes full."
    - !Field
      name: RXFIFOE
      bit_offset: 19
      bit_width: 1
      description: "Receive FIFO empty This is a hardware\n              status flag\
        \ only, does not generate an interrupt.\n              This bit is cleared\
        \ when one FIFO location becomes\n              full."
    - !Field
      name: BUSYD0
      bit_offset: 20
      bit_width: 1
      description: "Inverted value of SDMMC_D0 line (Busy),\n              sampled\
        \ at the end of a CMD response and a second\n              time 2 SDMMC_CK\
        \ cycles after the CMD response. This\n              bit is reset to not busy\
        \ when the SDMMCD0 line\n              changes from busy to not busy. This\
        \ bit does not\n              signal busy due to data transfer. This is a\
        \ hardware\n              status flag only, it does not generate an\n    \
        \          interrupt."
    - !Field
      name: BUSYD0END
      bit_offset: 21
      bit_width: 1
      description: "end of SDMMC_D0 Busy following a CMD\n              response detected.\
        \ This indicates only end of busy\n              following a CMD response.\
        \ This bit does not signal\n              busy due to data transfer. Interrupt\
        \ flag is cleared\n              by writing corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: SDIOIT
      bit_offset: 22
      bit_width: 1
      description: "SDIO interrupt received. Interrupt flag\n              is cleared\
        \ by writing corresponding interrupt clear\n              bit in SDMMC_ICR."
    - !Field
      name: ACKFAIL
      bit_offset: 23
      bit_width: 1
      description: "Boot acknowledgment received (boot\n              acknowledgment\
        \ check fail). Interrupt flag is cleared\n              by writing corresponding\
        \ interrupt clear bit in\n              SDMMC_ICR."
    - !Field
      name: ACKTIMEOUT
      bit_offset: 24
      bit_width: 1
      description: "Boot acknowledgment timeout. Interrupt\n              flag is\
        \ cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
    - !Field
      name: VSWEND
      bit_offset: 25
      bit_width: 1
      description: "Voltage switch critical timing section\n              completion.\
        \ Interrupt flag is cleared by writing\n              corresponding interrupt\
        \ clear bit in\n              SDMMC_ICR."
    - !Field
      name: CKSTOP
      bit_offset: 26
      bit_width: 1
      description: "SDMMC_CK stopped in Voltage switch\n              procedure. Interrupt\
        \ flag is cleared by writing\n              corresponding interrupt clear\
        \ bit in\n              SDMMC_ICR."
    - !Field
      name: IDMATE
      bit_offset: 27
      bit_width: 1
      description: "IDMA transfer error. Interrupt flag is\n              cleared\
        \ by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
    - !Field
      name: IDMABTC
      bit_offset: 28
      bit_width: 1
      description: "IDMA buffer transfer complete. interrupt\n              flag is\
        \ cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
  - !Register
    name: ICR
    addr: 0x38
    size_bits: 32
    description: "The SDMMC_ICR register is a write-only\n          register. Writing\
      \ a bit with 1 clears the corresponding\n          bit in the SDMMC_STAR status\
      \ register."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCRCFAILC
      bit_offset: 0
      bit_width: 1
      description: "CCRCFAIL flag clear bit Set by software\n              to clear\
        \ the CCRCFAIL flag."
    - !Field
      name: DCRCFAILC
      bit_offset: 1
      bit_width: 1
      description: "DCRCFAIL flag clear bit Set by software\n              to clear\
        \ the DCRCFAIL flag."
    - !Field
      name: CTIMEOUTC
      bit_offset: 2
      bit_width: 1
      description: "CTIMEOUT flag clear bit Set by software\n              to clear\
        \ the CTIMEOUT flag."
    - !Field
      name: DTIMEOUTC
      bit_offset: 3
      bit_width: 1
      description: "DTIMEOUT flag clear bit Set by software\n              to clear\
        \ the DTIMEOUT flag."
    - !Field
      name: TXUNDERRC
      bit_offset: 4
      bit_width: 1
      description: "TXUNDERR flag clear bit Set by software\n              to clear\
        \ TXUNDERR flag."
    - !Field
      name: RXOVERRC
      bit_offset: 5
      bit_width: 1
      description: "RXOVERR flag clear bit Set by software\n              to clear\
        \ the RXOVERR flag."
    - !Field
      name: CMDRENDC
      bit_offset: 6
      bit_width: 1
      description: "CMDREND flag clear bit Set by software\n              to clear\
        \ the CMDREND flag."
    - !Field
      name: CMDSENTC
      bit_offset: 7
      bit_width: 1
      description: "CMDSENT flag clear bit Set by software\n              to clear\
        \ the CMDSENT flag."
    - !Field
      name: DATAENDC
      bit_offset: 8
      bit_width: 1
      description: "DATAEND flag clear bit Set by software\n              to clear\
        \ the DATAEND flag."
    - !Field
      name: DHOLDC
      bit_offset: 9
      bit_width: 1
      description: "DHOLD flag clear bit Set by software to\n              clear the\
        \ DHOLD flag."
    - !Field
      name: DBCKENDC
      bit_offset: 10
      bit_width: 1
      description: "DBCKEND flag clear bit Set by software\n              to clear\
        \ the DBCKEND flag."
    - !Field
      name: DABORTC
      bit_offset: 11
      bit_width: 1
      description: "DABORT flag clear bit Set by software to\n              clear\
        \ the DABORT flag."
    - !Field
      name: BUSYD0ENDC
      bit_offset: 21
      bit_width: 1
      description: "BUSYD0END flag clear bit Set by software\n              to clear\
        \ the BUSYD0END flag."
    - !Field
      name: SDIOITC
      bit_offset: 22
      bit_width: 1
      description: "SDIOIT flag clear bit Set by software to\n              clear\
        \ the SDIOIT flag."
    - !Field
      name: ACKFAILC
      bit_offset: 23
      bit_width: 1
      description: "ACKFAIL flag clear bit Set by software\n              to clear\
        \ the ACKFAIL flag."
    - !Field
      name: ACKTIMEOUTC
      bit_offset: 24
      bit_width: 1
      description: "ACKTIMEOUT flag clear bit Set by\n              software to clear\
        \ the ACKTIMEOUT flag."
    - !Field
      name: VSWENDC
      bit_offset: 25
      bit_width: 1
      description: "VSWEND flag clear bit Set by software to\n              clear\
        \ the VSWEND flag."
    - !Field
      name: CKSTOPC
      bit_offset: 26
      bit_width: 1
      description: "CKSTOP flag clear bit Set by software to\n              clear\
        \ the CKSTOP flag."
    - !Field
      name: IDMATEC
      bit_offset: 27
      bit_width: 1
      description: "IDMA transfer error clear bit Set by\n              software to\
        \ clear the IDMATE flag."
    - !Field
      name: IDMABTCC
      bit_offset: 28
      bit_width: 1
      description: "IDMA buffer transfer complete clear bit\n              Set by\
        \ software to clear the IDMABTC\n              flag."
  - !Register
    name: MASKR
    addr: 0x3c
    size_bits: 32
    description: "The interrupt mask register determines which\n          status flags\
      \ generate an interrupt request by setting the\n          corresponding bit\
      \ to 1."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCRCFAILIE
      bit_offset: 0
      bit_width: 1
      description: "Command CRC fail interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by command\
        \ CRC failure."
    - !Field
      name: DCRCFAILIE
      bit_offset: 1
      bit_width: 1
      description: "Data CRC fail interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by data CRC\
        \ failure."
    - !Field
      name: CTIMEOUTIE
      bit_offset: 2
      bit_width: 1
      description: "Command timeout interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by command\
        \ timeout."
    - !Field
      name: DTIMEOUTIE
      bit_offset: 3
      bit_width: 1
      description: "Data timeout interrupt enable Set and\n              cleared by\
        \ software to enable/disable interrupt\n              caused by data timeout."
    - !Field
      name: TXUNDERRIE
      bit_offset: 4
      bit_width: 1
      description: "Tx FIFO underrun error interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ Tx FIFO underrun\n              error."
    - !Field
      name: RXOVERRIE
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO overrun error interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ Rx FIFO overrun\n              error."
    - !Field
      name: CMDRENDIE
      bit_offset: 6
      bit_width: 1
      description: "Command response received interrupt\n              enable Set\
        \ and cleared by software to enable/disable\n              interrupt caused\
        \ by receiving command\n              response."
    - !Field
      name: CMDSENTIE
      bit_offset: 7
      bit_width: 1
      description: "Command sent interrupt enable Set and\n              cleared by\
        \ software to enable/disable interrupt\n              caused by sending command."
    - !Field
      name: DATAENDIE
      bit_offset: 8
      bit_width: 1
      description: "Data end interrupt enable Set and\n              cleared by software\
        \ to enable/disable interrupt\n              caused by data end."
    - !Field
      name: DHOLDIE
      bit_offset: 9
      bit_width: 1
      description: "Data hold interrupt enable Set and\n              cleared by software\
        \ to enable/disable the interrupt\n              generated when sending new\
        \ data is hold in the DPSM\n              Wait_S state."
    - !Field
      name: DBCKENDIE
      bit_offset: 10
      bit_width: 1
      description: "Data block end interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by data block\
        \ end."
    - !Field
      name: DABORTIE
      bit_offset: 11
      bit_width: 1
      description: "Data transfer aborted interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ a data transfer being\n              aborted."
    - !Field
      name: TXFIFOHEIE
      bit_offset: 14
      bit_width: 1
      description: "Tx FIFO half empty interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by Tx FIFO\
        \ half empty."
    - !Field
      name: RXFIFOHFIE
      bit_offset: 15
      bit_width: 1
      description: "Rx FIFO half full interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by Rx FIFO\
        \ half full."
    - !Field
      name: RXFIFOFIE
      bit_offset: 17
      bit_width: 1
      description: "Rx FIFO full interrupt enable Set and\n              cleared by\
        \ software to enable/disable interrupt\n              caused by Rx FIFO full."
    - !Field
      name: TXFIFOEIE
      bit_offset: 18
      bit_width: 1
      description: "Tx FIFO empty interrupt enable Set and\n              cleared\
        \ by software to enable/disable interrupt\n              caused by Tx FIFO\
        \ empty."
    - !Field
      name: BUSYD0ENDIE
      bit_offset: 21
      bit_width: 1
      description: "BUSYD0END interrupt enable Set and\n              cleared by software\
        \ to enable/disable the interrupt\n              generated when SDMMC_D0 signal\
        \ changes from busy to\n              NOT busy following a CMD response."
    - !Field
      name: SDIOITIE
      bit_offset: 22
      bit_width: 1
      description: "SDIO mode interrupt received interrupt\n              enable Set\
        \ and cleared by software to enable/disable\n              the interrupt generated\
        \ when receiving the SDIO mode\n              interrupt."
    - !Field
      name: ACKFAILIE
      bit_offset: 23
      bit_width: 1
      description: "Acknowledgment Fail interrupt enable Set\n              and cleared\
        \ by software to enable/disable interrupt\n              caused by acknowledgment\
        \ Fail."
    - !Field
      name: ACKTIMEOUTIE
      bit_offset: 24
      bit_width: 1
      description: "Acknowledgment timeout interrupt enable\n              Set and\
        \ cleared by software to enable/disable\n              interrupt caused by\
        \ acknowledgment\n              timeout."
    - !Field
      name: VSWENDIE
      bit_offset: 25
      bit_width: 1
      description: "Voltage switch critical timing section\n              completion\
        \ interrupt enable Set and cleared by\n              software to enable/disable\
        \ the interrupt generated\n              when voltage switch critical timing\
        \ section\n              completion."
    - !Field
      name: CKSTOPIE
      bit_offset: 26
      bit_width: 1
      description: "Voltage Switch clock stopped interrupt\n              enable Set\
        \ and cleared by software to enable/disable\n              interrupt caused\
        \ by Voltage Switch clock\n              stopped."
    - !Field
      name: IDMABTCIE
      bit_offset: 28
      bit_width: 1
      description: "IDMA buffer transfer complete interrupt\n              enable\
        \ Set and cleared by software to enable/disable\n              the interrupt\
        \ generated when the IDMA has transferred\n              all data belonging\
        \ to a memory buffer."
  - !Register
    name: ACKTIMER
    addr: 0x40
    size_bits: 32
    description: "The SDMMC_ACKTIMER register contains the\n          acknowledgment\
      \ timeout period, in SDMMC_CK bus clock\n          periods. A counter loads\
      \ the value from the\n          SDMMC_ACKTIMER register, and starts decrementing\
      \ when the\n          data path state machine (DPSM) enters the Wait_Ack state.\n\
      \          If the timer reaches 0 while the DPSM is in this states,\n      \
      \    the acknowledgment timeout status flag is\n          set."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACKTIME
      bit_offset: 0
      bit_width: 25
      description: "Boot acknowledgment timeout period This\n              bit can\
        \ only be written by firmware when CPSM is\n              disabled (CPSMEN\
        \ = 0). Boot acknowledgment timeout\n              period expressed in card\
        \ bus clock\n              periods."
  - !Register
    name: IDMACTRLR
    addr: 0x50
    size_bits: 32
    description: "The receive and transmit FIFOs can be read\n          or written\
      \ as 32-bit wide registers. The FIFOs contain 32\n          entries on 32 sequential\
      \ addresses. This allows the CPU\n          to use its load and store multiple\
      \ operands to read\n          from/write to the FIFO."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMAEN
      bit_offset: 0
      bit_width: 1
      description: "IDMA enable This bit can only be written\n              by firmware\
        \ when DPSM is inactive (DPSMACT =\n              0)."
    - !Field
      name: IDMABMODE
      bit_offset: 1
      bit_width: 1
      description: "Buffer mode selection. This bit can only\n              be written\
        \ by firmware when DPSM is inactive (DPSMACT\n              = 0)."
    - !Field
      name: IDMABACT
      bit_offset: 2
      bit_width: 1
      description: "Double buffer mode active buffer\n              indication This\
        \ bit can only be written by firmware\n              when DPSM is inactive\
        \ (DPSMACT = 0). When IDMA is\n              enabled this bit is toggled by\n\
        \              hardware."
  - !Register
    name: IDMABSIZER
    addr: 0x54
    size_bits: 32
    description: "The SDMMC_IDMABSIZER register contains the\n          buffers size\
      \ when in double buffer\n          configuration."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMABNDT
      bit_offset: 5
      bit_width: 8
      description: "Number of transfers per buffer. This\n              8-bit value\
        \ shall be multiplied by 8 to get the size\n              of the buffer in\
        \ 32-bit words and by 32 to get the\n              size of the buffer in bytes.\
        \ Example: IDMABNDT =\n              0x01: buffer size = 8 words = 32 bytes.\
        \ These bits\n              can only be written by firmware when DPSM is inactive\n\
        \              (DPSMACT = 0)."
  - !Register
    name: IDMABASE0R
    addr: 0x58
    size_bits: 32
    description: "The SDMMC_IDMABASE0R register contains the\n          memory buffer\
      \ base address in single buffer configuration\n          and the buffer 0 base\
      \ address in double buffer\n          configuration."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMABASE0
      bit_offset: 0
      bit_width: 32
      description: "Buffer 0 memory base address bits\n              [31:2], shall\
        \ be word aligned (bit [1:0] are always 0\n              and read only). This\
        \ register can be written by\n              firmware when DPSM is inactive\
        \ (DPSMACT = 0), and can\n              dynamically be written by firmware\
        \ when DPSM active\n              (DPSMACT = 1) and memory buffer 0 is inactive\n\
        \              (IDMABACT = 1)."
  - !Register
    name: IDMABASE1R
    addr: 0x5c
    size_bits: 32
    description: "The SDMMC_IDMABASE1R register contains the\n          double buffer\
      \ configuration second buffer memory base\n          address."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDMABASE1
      bit_offset: 0
      bit_width: 32
      description: "Buffer 1 memory base address, shall be\n              word aligned\
        \ (bit [1:0] are always 0 and read only).\n              This register can\
        \ be written by firmware when DPSM is\n              inactive (DPSMACT = 0),\
        \ and can dynamically be\n              written by firmware when DPSM active\
        \ (DPSMACT = 1)\n              and memory buffer 1 is inactive (IDMABACT =\n\
        \              0)."
  - !Register
    name: FIFOR
    addr: 0x80
    size_bits: 32
    description: "The receive and transmit FIFOs can be only\n          read or written\
      \ as word (32-bit) wide registers. The\n          FIFOs contain 16 entries on\
      \ sequential addresses. This\n          allows the CPU to use its load and store\
      \ multiple\n          operands to read from/write to the FIFO.When accessing\n\
      \          SDMMC_FIFOR with half word or byte access an AHB bus\n          fault\
      \ is generated."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIFODATA
      bit_offset: 0
      bit_width: 32
      description: "Receive and transmit FIFO data This\n              register can\
        \ only be read or written by firmware when\n              the DPSM is active\
        \ (DPSMACT=1). The FIFO data\n              occupies 16 entries of 32-bit\
        \ words."
  - !Register
    name: RESPCMDR
    addr: 0x10
    size_bits: 32
    description: "SDMMC command response\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xa3c5dd01
    fields:
    - !Field
      name: RESPCMD
      bit_offset: 0
      bit_width: 6
      description: Response command index
- !Module
  name: VREFBUF
  description: VREFBUF
  base_addr: 0x58003c00
  size: 0x400
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: "VREFBUF control and status\n          register"
    reset_value: 0x2
    fields:
    - !Field
      name: ENVR
      bit_offset: 0
      bit_width: 1
      description: "Voltage reference buffer mode enable\n              This bit is\
        \ used to enable the voltage reference\n              buffer mode."
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIZ
      bit_offset: 1
      bit_width: 1
      description: "High impedance mode This bit controls\n              the analog\
        \ switch to connect or not the VREF+ pin.\n              Refer to Table196:\
        \ VREF buffer modes for the mode\n              descriptions depending on\
        \ ENVR bit\n              configuration."
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRR
      bit_offset: 3
      bit_width: 1
      description: "Voltage reference buffer\n              ready"
      read_allowed: true
      write_allowed: false
    - !Field
      name: VRS
      bit_offset: 4
      bit_width: 3
      description: "Voltage reference scale These bits\n              select the value\
        \ generated by the voltage reference\n              buffer. Other: Reserved"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCR
    addr: 0x4
    size_bits: 32
    description: "VREFBUF calibration control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIM
      bit_offset: 0
      bit_width: 6
      description: "Trimming code These bits are\n              automatically initialized\
        \ after reset with the\n              trimming value stored in the Flash memory\
        \ during the\n              production test. Writing into these bits allows\
        \ to\n              tune the internal reference buffer\n              voltage."
- !Module
  name: IWDG1
  description: IWDG
  base_addr: 0x58004800
  size: 0x400
  registers:
  - !Register
    name: KR
    addr: 0x0
    size_bits: 32
    description: Key register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 16
      description: "Key value (write only, read 0x0000)\n              These bits\
        \ must be written by software at regular\n              intervals with the\
        \ key value 0xAAAA, otherwise the\n              watchdog generates a reset\
        \ when the counter reaches\n              0. Writing the key value 0x5555\
        \ to enable access to\n              the IWDG_PR, IWDG_RLR and IWDG_WINR registers\
        \ (see\n              Section23.3.6: Register access protection) Writing\n\
        \              the key value CCCCh starts the watchdog (except if\n      \
        \        the hardware watchdog option is\n              selected)"
  - !Register
    name: PR
    addr: 0x4
    size_bits: 32
    description: Prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PR
      bit_offset: 0
      bit_width: 3
      description: "Prescaler divider These bits are write\n              access protected\
        \ see Section23.3.6: Register access\n              protection. They are written\
        \ by software to select\n              the prescaler divider feeding the counter\
        \ clock. PVU\n              bit of IWDG_SR must be reset in order to be able\
        \ to\n              change the prescaler divider. Note: Reading this\n   \
        \           register returns the prescaler value from the VDD\n          \
        \    voltage domain. This value may not be up to\n              date/valid\
        \ if a write operation to this register is\n              ongoing. For this\
        \ reason the value read from this\n              register is valid only when\
        \ the PVU bit in the\n              IWDG_SR register is reset."
  - !Register
    name: RLR
    addr: 0x8
    size_bits: 32
    description: Reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: RL
      bit_offset: 0
      bit_width: 12
      description: "Watchdog counter reload value These bits\n              are write\
        \ access protected see Section23.3.6. They\n              are written by software\
        \ to define the value to be\n              loaded in the watchdog counter\
        \ each time the value\n              0xAAAA is written in the IWDG_KR register.\
        \ The\n              watchdog counter counts down from this value. The\n \
        \             timeout period is a function of this value and the\n       \
        \       clock prescaler. Refer to the datasheet for the\n              timeout\
        \ information. The RVU bit in the IWDG_SR\n              register must be\
        \ reset in order to be able to change\n              the reload value. Note:\
        \ Reading this register returns\n              the reload value from the VDD\
        \ voltage domain. This\n              value may not be up to date/valid if\
        \ a write\n              operation to this register is ongoing on this\n \
        \             register. For this reason the value read from this\n       \
        \       register is valid only when the RVU bit in the\n              IWDG_SR\
        \ register is reset."
  - !Register
    name: SR
    addr: 0xc
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PVU
      bit_offset: 0
      bit_width: 1
      description: "Watchdog prescaler value update This bit\n              is set\
        \ by hardware to indicate that an update of the\n              prescaler value\
        \ is ongoing. It is reset by hardware\n              when the prescaler update\
        \ operation is completed in\n              the VDD voltage domain (takes up\
        \ to 5 RC 40 kHz\n              cycles). Prescaler value can be updated only\
        \ when PVU\n              bit is reset."
    - !Field
      name: RVU
      bit_offset: 1
      bit_width: 1
      description: "Watchdog counter reload value update\n              This bit is\
        \ set by hardware to indicate that an\n              update of the reload\
        \ value is ongoing. It is reset by\n              hardware when the reload\
        \ value update operation is\n              completed in the VDD voltage domain\
        \ (takes up to 5 RC\n              40 kHz cycles). Reload value can be updated\
        \ only when\n              RVU bit is reset."
    - !Field
      name: WVU
      bit_offset: 2
      bit_width: 1
      description: "Watchdog counter window value update\n              This bit is\
        \ set by hardware to indicate that an\n              update of the window\
        \ value is ongoing. It is reset by\n              hardware when the reload\
        \ value update operation is\n              completed in the VDD voltage domain\
        \ (takes up to 5 RC\n              40 kHz cycles). Window value can be updated\
        \ only when\n              WVU bit is reset. This bit is generated only if\n\
        \              generic window = 1"
  - !Register
    name: WINR
    addr: 0x10
    size_bits: 32
    description: Window register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: WIN
      bit_offset: 0
      bit_width: 12
      description: "Watchdog counter window value These bits\n              are write\
        \ access protected see Section23.3.6. These\n              bits contain the\
        \ high limit of the window value to be\n              compared to the downcounter.\
        \ To prevent a reset, the\n              downcounter must be reloaded when\
        \ its value is lower\n              than the window register value and greater\
        \ than 0x0\n              The WVU bit in the IWDG_SR register must be reset\
        \ in\n              order to be able to change the reload value. Note:\n \
        \             Reading this register returns the reload value from\n      \
        \        the VDD voltage domain. This value may not be valid\n           \
        \   if a write operation to this register is ongoing. For\n              this\
        \ reason the value read from this register is\n              valid only when\
        \ the WVU bit in the IWDG_SR register\n              is reset."
- !Module
  name: IWDG2
  description: IWDG
  base_addr: 0x58004c00
  size: 0x400
  registers:
  - !Register
    name: KR
    addr: 0x0
    size_bits: 32
    description: Key register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 16
      description: "Key value (write only, read 0x0000)\n              These bits\
        \ must be written by software at regular\n              intervals with the\
        \ key value 0xAAAA, otherwise the\n              watchdog generates a reset\
        \ when the counter reaches\n              0. Writing the key value 0x5555\
        \ to enable access to\n              the IWDG_PR, IWDG_RLR and IWDG_WINR registers\
        \ (see\n              Section23.3.6: Register access protection) Writing\n\
        \              the key value CCCCh starts the watchdog (except if\n      \
        \        the hardware watchdog option is\n              selected)"
  - !Register
    name: PR
    addr: 0x4
    size_bits: 32
    description: Prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PR
      bit_offset: 0
      bit_width: 3
      description: "Prescaler divider These bits are write\n              access protected\
        \ see Section23.3.6: Register access\n              protection. They are written\
        \ by software to select\n              the prescaler divider feeding the counter\
        \ clock. PVU\n              bit of IWDG_SR must be reset in order to be able\
        \ to\n              change the prescaler divider. Note: Reading this\n   \
        \           register returns the prescaler value from the VDD\n          \
        \    voltage domain. This value may not be up to\n              date/valid\
        \ if a write operation to this register is\n              ongoing. For this\
        \ reason the value read from this\n              register is valid only when\
        \ the PVU bit in the\n              IWDG_SR register is reset."
  - !Register
    name: RLR
    addr: 0x8
    size_bits: 32
    description: Reload register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: RL
      bit_offset: 0
      bit_width: 12
      description: "Watchdog counter reload value These bits\n              are write\
        \ access protected see Section23.3.6. They\n              are written by software\
        \ to define the value to be\n              loaded in the watchdog counter\
        \ each time the value\n              0xAAAA is written in the IWDG_KR register.\
        \ The\n              watchdog counter counts down from this value. The\n \
        \             timeout period is a function of this value and the\n       \
        \       clock prescaler. Refer to the datasheet for the\n              timeout\
        \ information. The RVU bit in the IWDG_SR\n              register must be\
        \ reset in order to be able to change\n              the reload value. Note:\
        \ Reading this register returns\n              the reload value from the VDD\
        \ voltage domain. This\n              value may not be up to date/valid if\
        \ a write\n              operation to this register is ongoing on this\n \
        \             register. For this reason the value read from this\n       \
        \       register is valid only when the RVU bit in the\n              IWDG_SR\
        \ register is reset."
  - !Register
    name: SR
    addr: 0xc
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PVU
      bit_offset: 0
      bit_width: 1
      description: "Watchdog prescaler value update This bit\n              is set\
        \ by hardware to indicate that an update of the\n              prescaler value\
        \ is ongoing. It is reset by hardware\n              when the prescaler update\
        \ operation is completed in\n              the VDD voltage domain (takes up\
        \ to 5 RC 40 kHz\n              cycles). Prescaler value can be updated only\
        \ when PVU\n              bit is reset."
    - !Field
      name: RVU
      bit_offset: 1
      bit_width: 1
      description: "Watchdog counter reload value update\n              This bit is\
        \ set by hardware to indicate that an\n              update of the reload\
        \ value is ongoing. It is reset by\n              hardware when the reload\
        \ value update operation is\n              completed in the VDD voltage domain\
        \ (takes up to 5 RC\n              40 kHz cycles). Reload value can be updated\
        \ only when\n              RVU bit is reset."
    - !Field
      name: WVU
      bit_offset: 2
      bit_width: 1
      description: "Watchdog counter window value update\n              This bit is\
        \ set by hardware to indicate that an\n              update of the window\
        \ value is ongoing. It is reset by\n              hardware when the reload\
        \ value update operation is\n              completed in the VDD voltage domain\
        \ (takes up to 5 RC\n              40 kHz cycles). Window value can be updated\
        \ only when\n              WVU bit is reset. This bit is generated only if\n\
        \              generic window = 1"
  - !Register
    name: WINR
    addr: 0x10
    size_bits: 32
    description: Window register
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: WIN
      bit_offset: 0
      bit_width: 12
      description: "Watchdog counter window value These bits\n              are write\
        \ access protected see Section23.3.6. These\n              bits contain the\
        \ high limit of the window value to be\n              compared to the downcounter.\
        \ To prevent a reset, the\n              downcounter must be reloaded when\
        \ its value is lower\n              than the window register value and greater\
        \ than 0x0\n              The WVU bit in the IWDG_SR register must be reset\
        \ in\n              order to be able to change the reload value. Note:\n \
        \             Reading this register returns the reload value from\n      \
        \        the VDD voltage domain. This value may not be valid\n           \
        \   if a write operation to this register is ongoing. For\n              this\
        \ reason the value read from this register is\n              valid only when\
        \ the WVU bit in the IWDG_SR register\n              is reset."
- !Module
  name: WWDG1
  description: WWDG
  base_addr: 0x50003000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: T
      bit_offset: 0
      bit_width: 7
      description: "7-bit counter (MSB to LSB) These bits\n              contain the\
        \ value of the watchdog counter. It is\n              decremented every (4096\
        \ x 2WDGTB[1:0]) PCLK cycles. A\n              reset is produced when it is\
        \ decremented from 0x40 to\n              0x3F (T6 becomes cleared)."
    - !Field
      name: WDGA
      bit_offset: 7
      bit_width: 1
      description: "Activation bit This bit is set by\n              software and\
        \ only cleared by hardware after a reset.\n              When WDGA=1, the\
        \ watchdog can generate a\n              reset."
  - !Register
    name: CFR
    addr: 0x4
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: W
      bit_offset: 0
      bit_width: 7
      description: "7-bit window value These bits contain\n              the window\
        \ value to be compared to the\n              downcounter."
    - !Field
      name: WDGTB
      bit_offset: 11
      bit_width: 2
      description: "Timer base The time base of the\n              prescaler can be\
        \ modified as follows:"
    - !Field
      name: EWI
      bit_offset: 9
      bit_width: 1
      description: "Early wakeup interrupt When set, an\n              interrupt occurs\
        \ whenever the counter reaches the\n              value 0x40. This interrupt\
        \ is only cleared by\n              hardware after a reset."
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWIF
      bit_offset: 0
      bit_width: 1
      description: "Early wakeup interrupt flag This bit is\n              set by\
        \ hardware when the counter has reached the\n              value 0x40. It\
        \ must be cleared by software by writing\n              0. A write of 1 has\
        \ no effect. This bit is also set\n              if the interrupt is not enabled."
- !Module
  name: WWDG2
  description: WWDG
  base_addr: 0x40002c00
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: T
      bit_offset: 0
      bit_width: 7
      description: "7-bit counter (MSB to LSB) These bits\n              contain the\
        \ value of the watchdog counter. It is\n              decremented every (4096\
        \ x 2WDGTB[1:0]) PCLK cycles. A\n              reset is produced when it is\
        \ decremented from 0x40 to\n              0x3F (T6 becomes cleared)."
    - !Field
      name: WDGA
      bit_offset: 7
      bit_width: 1
      description: "Activation bit This bit is set by\n              software and\
        \ only cleared by hardware after a reset.\n              When WDGA=1, the\
        \ watchdog can generate a\n              reset."
  - !Register
    name: CFR
    addr: 0x4
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: W
      bit_offset: 0
      bit_width: 7
      description: "7-bit window value These bits contain\n              the window\
        \ value to be compared to the\n              downcounter."
    - !Field
      name: WDGTB
      bit_offset: 11
      bit_width: 2
      description: "Timer base The time base of the\n              prescaler can be\
        \ modified as follows:"
    - !Field
      name: EWI
      bit_offset: 9
      bit_width: 1
      description: "Early wakeup interrupt When set, an\n              interrupt occurs\
        \ whenever the counter reaches the\n              value 0x40. This interrupt\
        \ is only cleared by\n              hardware after a reset."
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWIF
      bit_offset: 0
      bit_width: 1
      description: "Early wakeup interrupt flag This bit is\n              set by\
        \ hardware when the counter has reached the\n              value 0x40. It\
        \ must be cleared by software by writing\n              0. A write of 1 has\
        \ no effect. This bit is also set\n              if the interrupt is not enabled."
- !Module
  name: PWR
  description: PWR
  base_addr: 0x58024800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: PWR control register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000c000
    fields:
    - !Field
      name: LPDS
      bit_offset: 0
      bit_width: 1
      description: "Low-power Deepsleep with SVOS3 (SVOS4\n              and SVOS5\
        \ always use low-power, regardless of the\n              setting of this bit)"
    - !Field
      name: PVDE
      bit_offset: 4
      bit_width: 1
      description: "Programmable voltage detector\n              enable"
    - !Field
      name: PLS
      bit_offset: 5
      bit_width: 3
      description: "Programmable voltage detector level\n              selection These\
        \ bits select the voltage threshold\n              detected by the PVD. Note:\
        \ Refer to Section\n              Electrical characteristics of the product\
        \ datasheet\n              for more details."
    - !Field
      name: DBP
      bit_offset: 8
      bit_width: 1
      description: "Disable backup domain write protection\n              In reset\
        \ state, the RCC_BDCR register, the RTC\n              registers (including\
        \ the backup registers), BREN and\n              MOEN bits in PWR_CR2 register,\
        \ are protected against\n              parasitic write access. This bit must\
        \ be set to\n              enable write access to these registers."
    - !Field
      name: FLPS
      bit_offset: 9
      bit_width: 1
      description: "Flash low-power mode in DStop mode This\n              bit allows\
        \ to obtain the best trade-off between\n              low-power consumption\
        \ and restart time when exiting\n              from DStop mode. When it is\
        \ set, the Flash memory\n              enters low-power mode when D1 domain\
        \ is in DStop\n              mode."
    - !Field
      name: SVOS
      bit_offset: 14
      bit_width: 2
      description: "System Stop mode voltage scaling\n              selection These\
        \ bits control the VCORE voltage level\n              in system Stop mode,\
        \ to obtain the best trade-off\n              between power consumption and\n\
        \              performance."
    - !Field
      name: AVDEN
      bit_offset: 16
      bit_width: 1
      description: "Peripheral voltage monitor on VDDA\n              enable"
    - !Field
      name: ALS
      bit_offset: 17
      bit_width: 2
      description: "Analog voltage detector level selection\n              These bits\
        \ select the voltage threshold detected by\n              the AVD."
  - !Register
    name: CSR1
    addr: 0x4
    size_bits: 32
    description: PWR control status register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000
    fields:
    - !Field
      name: PVDO
      bit_offset: 4
      bit_width: 1
      description: "Programmable voltage detect output This\n              bit is\
        \ set and cleared by hardware. It is valid only\n              if the PVD\
        \ has been enabled by the PVDE bit. Note:\n              since the PVD is\
        \ disabled in Standby mode, this bit\n              is equal to 0 after Standby\
        \ or reset until the PVDE\n              bit is set."
    - !Field
      name: ACTVOSRDY
      bit_offset: 13
      bit_width: 1
      description: "Voltage levels ready bit for currently\n              used VOS\
        \ and SDLEVEL This bit is set to 1 by hardware\n              when the voltage\
        \ regulator and the SD converter are\n              both disabled and Bypass\
        \ mode is selected in PWR\n              control register 3 (PWR_CR3)."
    - !Field
      name: ACTVOS
      bit_offset: 14
      bit_width: 2
      description: "VOS currently applied for VCORE voltage\n              scaling\
        \ selection. These bits reflect the last VOS\n              value applied\
        \ to the PMU."
    - !Field
      name: AVDO
      bit_offset: 16
      bit_width: 1
      description: "Analog voltage detector output on VDDA\n              This bit\
        \ is set and cleared by hardware. It is valid\n              only if AVD on\
        \ VDDA is enabled by the AVDEN bit.\n              Note: Since the AVD is\
        \ disabled in Standby mode, this\n              bit is equal to 0 after Standby\
        \ or reset until the\n              AVDEN bit is set."
  - !Register
    name: CR2
    addr: 0x8
    size_bits: 32
    description: "This register is not reset by wakeup from\n          Standby mode,\
      \ RESET signal and VDD POR. It is only reset\n          by VSW POR and VSWRST\
      \ reset. This register shall not be\n          accessed when VSWRST bit in RCC_BDCR\
      \ register resets the\n          VSW domain.After reset, PWR_CR2 register is\n\
      \          write-protected. Prior to modifying its content, the DBP\n      \
      \    bit in PWR_CR1 register must be set to disable the write\n          protection."
    fields:
    - !Field
      name: BREN
      bit_offset: 0
      bit_width: 1
      description: "Backup regulator enable When set, the\n              Backup regulator\
        \ (used to maintain the backup RAM\n              content in Standby and VBAT\
        \ modes) is enabled. If\n              BREN is reset, the backup regulator\
        \ is switched off.\n              The backup RAM can still be used in Run\
        \ and Stop\n              modes. However, its content will be lost in Standby\n\
        \              and VBAT modes. If BREN is set, the application must\n    \
        \          wait till the Backup Regulator Ready flag (BRRDY) is\n        \
        \      set to indicate that the data written into the SRAM\n             \
        \ will be maintained in Standby and VBAT\n              modes."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MONEN
      bit_offset: 4
      bit_width: 1
      description: "VBAT and temperature monitoring enable\n              When set,\
        \ the VBAT supply and temperature monitoring\n              is enabled."
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRRDY
      bit_offset: 16
      bit_width: 1
      description: "Backup regulator ready This bit is set\n              by hardware\
        \ to indicate that the Backup regulator is\n              ready."
      read_allowed: true
      write_allowed: false
    - !Field
      name: VBATL
      bit_offset: 20
      bit_width: 1
      description: "VBAT level monitoring versus low\n              threshold"
      read_allowed: true
      write_allowed: false
    - !Field
      name: VBATH
      bit_offset: 21
      bit_width: 1
      description: "VBAT level monitoring versus high\n              threshold"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TEMPL
      bit_offset: 22
      bit_width: 1
      description: "Temperature level monitoring versus low\n              threshold"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TEMPH
      bit_offset: 23
      bit_width: 1
      description: "Temperature level monitoring versus high\n              threshold"
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR3
    addr: 0xc
    size_bits: 32
    description: "Reset only by POR only, not reset by wakeup\n          from Standby\
      \ mode and RESET pad. The lower byte of this\n          register is written\
      \ once after POR and shall be written\n          before changing VOS level or\
      \ ck_sys clock frequency. No\n          limitation applies to the upper bytes.Programming\
      \ data\n          corresponding to an invalid combination of SDLEVEL,\n    \
      \      SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be\n         \
      \ ignored: data will not be written, the written-once\n          mechanism will\
      \ lock the register and any further write\n          access will be ignored.\
      \ The default supply configuration\n          will be kept and the ACTVOSRDY\
      \ bit in PWR control status\n          register 1 (PWR_CSR1) will go on indicating\
      \ invalid\n          voltage levels. The system shall be power cycled before\n\
      \          writing a new value."
    reset_value: 0x6
    fields:
    - !Field
      name: BYPASS
      bit_offset: 0
      bit_width: 1
      description: "Power management unit\n              bypass"
      read_allowed: true
      write_allowed: true
    - !Field
      name: LDOEN
      bit_offset: 1
      bit_width: 1
      description: "Low drop-out regulator\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDEN
      bit_offset: 2
      bit_width: 1
      description: SD converter Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBE
      bit_offset: 8
      bit_width: 1
      description: VBAT charging enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: VBRS
      bit_offset: 9
      bit_width: 1
      description: "VBAT charging resistor\n              selection"
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB33DEN
      bit_offset: 24
      bit_width: 1
      description: "VDD33USB voltage level detector\n              enable."
      read_allowed: false
      write_allowed: true
    - !Field
      name: USBREGEN
      bit_offset: 25
      bit_width: 1
      description: USB regulator enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB33RDY
      bit_offset: 26
      bit_width: 1
      description: USB supply ready.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUCR
    addr: 0x10
    size_bits: 32
    description: "This register allows controlling CPU1\n          power."
    fields:
    - !Field
      name: PDDS_D1
      bit_offset: 0
      bit_width: 1
      description: "D1 domain Power Down Deepsleep\n              selection. This\
        \ bit allows CPU1 to define the\n              Deepsleep mode for D1 domain."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDDS_D2
      bit_offset: 1
      bit_width: 1
      description: "D2 domain Power Down Deepsleep. This bit\n              allows\
        \ CPU1 to define the Deepsleep mode for D2\n              domain."
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDDS_D3
      bit_offset: 2
      bit_width: 1
      description: "System D3 domain Power Down Deepsleep.\n              This bit\
        \ allows CPU1 to define the Deepsleep mode for\n              System D3 domain."
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOPF
      bit_offset: 5
      bit_width: 1
      description: "STOP flag This bit is set by hardware\n              and cleared\
        \ only by any reset or by setting the CPU1\n              CSSF bit."
      read_allowed: true
      write_allowed: false
    - !Field
      name: SBF
      bit_offset: 6
      bit_width: 1
      description: "System Standby flag This bit is set by\n              hardware\
        \ and cleared only by a POR (Power-on Reset)\n              or by setting\
        \ the CPU1 CSSF bit"
      read_allowed: true
      write_allowed: false
    - !Field
      name: SBF_D1
      bit_offset: 7
      bit_width: 1
      description: "D1 domain DStandby flag This bit is set\n              by hardware\
        \ and cleared by any system reset or by\n              setting the CPU1 CSSF\
        \ bit. Once set, this bit can be\n              cleared only when the D1 domain\
        \ is no longer in\n              DStandby mode."
      read_allowed: true
      write_allowed: false
    - !Field
      name: SBF_D2
      bit_offset: 8
      bit_width: 1
      description: "D2 domain DStandby flag This bit is set\n              by hardware\
        \ and cleared by any system reset or by\n              setting the CPU1 CSSF\
        \ bit. Once set, this bit can be\n              cleared only when the D2 domain\
        \ is no longer in\n              DStandby mode."
      read_allowed: true
      write_allowed: false
    - !Field
      name: CSSF
      bit_offset: 9
      bit_width: 1
      description: "Clear D1 domain CPU1 Standby, Stop and\n              HOLD flags\
        \ (always read as 0) This bit is cleared to\n              0 by hardware."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUN_D3
      bit_offset: 11
      bit_width: 1
      description: "Keep system D3 domain in Run mode\n              regardless of\
        \ the CPU sub-systems modes"
      read_allowed: true
      write_allowed: true
  - !Register
    name: D3CR
    addr: 0x18
    size_bits: 32
    description: "This register allows controlling D3 domain\n          power.Following\
      \ reset VOSRDY will be read 1 by\n          software"
    reset_value: 0x4000
    fields:
    - !Field
      name: VOSRDY
      bit_offset: 13
      bit_width: 1
      description: "VOS Ready bit for VCORE voltage scaling\n              output\
        \ selection. This bit is set to 1 by hardware\n              when Bypass mode\
        \ is selected in PWR control register\n              3 (PWR_CR3)."
      read_allowed: true
      write_allowed: false
    - !Field
      name: VOS
      bit_offset: 14
      bit_width: 2
      description: "Voltage scaling selection according to\n              performance\
        \ These bits control the VCORE voltage\n              level and allow to obtains\
        \ the best trade-off between\n              power consumption and performance:\
        \ When increasing\n              the performance, the voltage scaling shall\
        \ be changed\n              before increasing the system frequency. When\n\
        \              decreasing performance, the system frequency shall\n      \
        \        first be decreased before changing the voltage\n              scaling."
      read_allowed: true
      write_allowed: true
  - !Register
    name: WKUPCR
    addr: 0x20
    size_bits: 32
    description: "reset only by system reset, not reset by\n          wakeup from\
      \ Standby mode5 wait states are required when\n          writing this register\
      \ (when clearing a WKUPF bit in\n          PWR_WKUPFR, the AHB write access\
      \ will complete after the\n          WKUPF has been cleared)."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WKUPC
      bit_offset: 0
      bit_width: 6
      description: "Clear Wakeup pin flag for WKUP. These\n              bits are\
        \ always read as 0."
  - !Register
    name: WKUPFR
    addr: 0x24
    size_bits: 32
    description: "reset only by system reset, not reset by\n          wakeup from\
      \ Standby mode"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WKUPF1
      bit_offset: 0
      bit_width: 1
      description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware\
        \ and cleared only by a Reset pin or by\n              setting the WKUPCn+1\
        \ bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
    - !Field
      name: WKUPF2
      bit_offset: 1
      bit_width: 1
      description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware\
        \ and cleared only by a Reset pin or by\n              setting the WKUPCn+1\
        \ bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
    - !Field
      name: WKUPF3
      bit_offset: 2
      bit_width: 1
      description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware\
        \ and cleared only by a Reset pin or by\n              setting the WKUPCn+1\
        \ bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
    - !Field
      name: WKUPF4
      bit_offset: 3
      bit_width: 1
      description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware\
        \ and cleared only by a Reset pin or by\n              setting the WKUPCn+1\
        \ bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
    - !Field
      name: WKUPF5
      bit_offset: 4
      bit_width: 1
      description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware\
        \ and cleared only by a Reset pin or by\n              setting the WKUPCn+1\
        \ bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
    - !Field
      name: WKUPF6
      bit_offset: 5
      bit_width: 1
      description: "Wakeup pin WKUPF flag. This bit is set\n              by hardware\
        \ and cleared only by a Reset pin or by\n              setting the WKUPCn+1\
        \ bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
  - !Register
    name: WKUPEPR
    addr: 0x28
    size_bits: 32
    description: "Reset only by system reset, not reset by\n          wakeup from\
      \ Standby mode"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WKUPEN1
      bit_offset: 0
      bit_width: 1
      description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared\
        \ by software. Note: An additional\n              wakeup event is detected\
        \ if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit)\
        \ when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects\
        \ rising edge, or\n              low when WKUPPn+1 selects falling edge."
    - !Field
      name: WKUPEN2
      bit_offset: 1
      bit_width: 1
      description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared\
        \ by software. Note: An additional\n              wakeup event is detected\
        \ if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit)\
        \ when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects\
        \ rising edge, or\n              low when WKUPPn+1 selects falling edge."
    - !Field
      name: WKUPEN3
      bit_offset: 2
      bit_width: 1
      description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared\
        \ by software. Note: An additional\n              wakeup event is detected\
        \ if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit)\
        \ when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects\
        \ rising edge, or\n              low when WKUPPn+1 selects falling edge."
    - !Field
      name: WKUPEN4
      bit_offset: 3
      bit_width: 1
      description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared\
        \ by software. Note: An additional\n              wakeup event is detected\
        \ if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit)\
        \ when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects\
        \ rising edge, or\n              low when WKUPPn+1 selects falling edge."
    - !Field
      name: WKUPEN5
      bit_offset: 4
      bit_width: 1
      description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared\
        \ by software. Note: An additional\n              wakeup event is detected\
        \ if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit)\
        \ when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects\
        \ rising edge, or\n              low when WKUPPn+1 selects falling edge."
    - !Field
      name: WKUPEN6
      bit_offset: 5
      bit_width: 1
      description: "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared\
        \ by software. Note: An additional\n              wakeup event is detected\
        \ if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit)\
        \ when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects\
        \ rising edge, or\n              low when WKUPPn+1 selects falling edge."
    - !Field
      name: WKUPP1
      bit_offset: 8
      bit_width: 1
      description: "Wakeup pin polarity bit for WKUPn-7\n              These bits\
        \ define the polarity used for event\n              detection on WKUPn-7 external\
        \ wakeup\n              pin."
    - !Field
      name: WKUPP2
      bit_offset: 9
      bit_width: 1
      description: "Wakeup pin polarity bit for WKUPn-7\n              These bits\
        \ define the polarity used for event\n              detection on WKUPn-7 external\
        \ wakeup\n              pin."
    - !Field
      name: WKUPP3
      bit_offset: 10
      bit_width: 1
      description: "Wakeup pin polarity bit for WKUPn-7\n              These bits\
        \ define the polarity used for event\n              detection on WKUPn-7 external\
        \ wakeup\n              pin."
    - !Field
      name: WKUPP4
      bit_offset: 11
      bit_width: 1
      description: "Wakeup pin polarity bit for WKUPn-7\n              These bits\
        \ define the polarity used for event\n              detection on WKUPn-7 external\
        \ wakeup\n              pin."
    - !Field
      name: WKUPP5
      bit_offset: 12
      bit_width: 1
      description: "Wakeup pin polarity bit for WKUPn-7\n              These bits\
        \ define the polarity used for event\n              detection on WKUPn-7 external\
        \ wakeup\n              pin."
    - !Field
      name: WKUPP6
      bit_offset: 13
      bit_width: 1
      description: "Wakeup pin polarity bit for WKUPn-7\n              These bits\
        \ define the polarity used for event\n              detection on WKUPn-7 external\
        \ wakeup\n              pin."
    - !Field
      name: WKUPPUPD1
      bit_offset: 16
      bit_width: 2
      description: "Wakeup pin pull\n              configuration"
    - !Field
      name: WKUPPUPD2
      bit_offset: 18
      bit_width: 2
      description: "Wakeup pin pull\n              configuration"
    - !Field
      name: WKUPPUPD3
      bit_offset: 20
      bit_width: 2
      description: "Wakeup pin pull\n              configuration"
    - !Field
      name: WKUPPUPD4
      bit_offset: 22
      bit_width: 2
      description: "Wakeup pin pull\n              configuration"
    - !Field
      name: WKUPPUPD5
      bit_offset: 24
      bit_width: 2
      description: "Wakeup pin pull\n              configuration"
    - !Field
      name: WKUPPUPD6
      bit_offset: 26
      bit_width: 2
      description: "Wakeup pin pull configuration for\n              WKUP(truncate(n/2)-7)\
        \ These bits define the I/O pad\n              pull configuration used when\
        \ WKUPEN(truncate(n/2)-7)\n              = 1. The associated GPIO port pull\
        \ configuration\n              shall be set to the same value or to 00. The\
        \ Wakeup\n              pin pull configuration is kept in Standby\n      \
        \        mode."
- !Module
  name: SPI1
  description: Serial peripheral interface
  base_addr: 0x40013000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    fields:
    - !Field
      name: IOLOCK
      bit_offset: 16
      bit_width: 1
      description: "Locking the AF configuration of\n              associated IOs"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCRCI
      bit_offset: 15
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for transmitter"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCRCI
      bit_offset: 14
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for receiver"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC33_17
      bit_offset: 13
      bit_width: 1
      description: "32-bit CRC polynomial\n              configuration"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSI
      bit_offset: 12
      bit_width: 1
      description: "Internal SS signal input\n              level"
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDDIR
      bit_offset: 11
      bit_width: 1
      description: "Rx/Tx direction at Half-duplex\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSUSP
      bit_offset: 10
      bit_width: 1
      description: Master SUSPend request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CSTART
      bit_offset: 9
      bit_width: 1
      description: Master transfer start
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASRX
      bit_offset: 8
      bit_width: 1
      description: "Master automatic SUSP in Receive\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPE
      bit_offset: 0
      bit_width: 1
      description: Serial Peripheral Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    fields:
    - !Field
      name: TSER
      bit_offset: 16
      bit_width: 16
      description: "Number of data transfer extension to be\n              reload\
        \ into TSIZE just when a previous"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSIZE
      bit_offset: 0
      bit_width: 16
      description: "Number of data at current\n              transfer"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70007
    fields:
    - !Field
      name: MBR
      bit_offset: 28
      bit_width: 3
      description: Master baud rate
    - !Field
      name: CRCEN
      bit_offset: 22
      bit_width: 1
      description: "Hardware CRC computation\n              enable"
    - !Field
      name: CRCSIZE
      bit_offset: 16
      bit_width: 5
      description: "Length of CRC frame to be transacted and\n              compared"
    - !Field
      name: TXDMAEN
      bit_offset: 15
      bit_width: 1
      description: Tx DMA stream enable
    - !Field
      name: RXDMAEN
      bit_offset: 14
      bit_width: 1
      description: Rx DMA stream enable
    - !Field
      name: UDRDET
      bit_offset: 11
      bit_width: 2
      description: "Detection of underrun condition at slave\n              transmitter"
    - !Field
      name: UDRCFG
      bit_offset: 9
      bit_width: 2
      description: "Behavior of slave transmitter at\n              underrun condition"
    - !Field
      name: FTHVL
      bit_offset: 5
      bit_width: 4
      description: threshold level
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 5
      description: "Number of bits in at single SPI data\n              frame"
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFCNTR
      bit_offset: 31
      bit_width: 1
      description: "Alternate function GPIOs\n              control"
    - !Field
      name: SSOM
      bit_offset: 30
      bit_width: 1
      description: "SS output management in master\n              mode"
    - !Field
      name: SSOE
      bit_offset: 29
      bit_width: 1
      description: SS output enable
    - !Field
      name: SSIOP
      bit_offset: 28
      bit_width: 1
      description: SS input/output polarity
    - !Field
      name: SSM
      bit_offset: 26
      bit_width: 1
      description: "Software management of SS signal\n              input"
    - !Field
      name: CPOL
      bit_offset: 25
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 24
      bit_width: 1
      description: Clock phase
    - !Field
      name: LSBFRST
      bit_offset: 23
      bit_width: 1
      description: Data frame format
    - !Field
      name: MASTER
      bit_offset: 22
      bit_width: 1
      description: SPI Master
    - !Field
      name: SP
      bit_offset: 19
      bit_width: 3
      description: Serial Protocol
    - !Field
      name: COMM
      bit_offset: 17
      bit_width: 2
      description: SPI Communication Mode
    - !Field
      name: IOSWP
      bit_offset: 15
      bit_width: 1
      description: "Swap functionality of MISO and MOSI\n              pins"
    - !Field
      name: MIDI
      bit_offset: 4
      bit_width: 4
      description: Master Inter-Data Idleness
    - !Field
      name: MSSI
      bit_offset: 0
      bit_width: 4
      description: Master SS Idleness
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: TSERFIE
      bit_offset: 10
      bit_width: 1
      description: "Additional number of transactions reload\n              interrupt\
        \ enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODFIE
      bit_offset: 9
      bit_width: 1
      description: "Mode Fault interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIFREIE
      bit_offset: 8
      bit_width: 1
      description: TIFRE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRCEIE
      bit_offset: 7
      bit_width: 1
      description: CRC Interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRIE
      bit_offset: 6
      bit_width: 1
      description: OVR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: UDRIE
      bit_offset: 5
      bit_width: 1
      description: UDR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTFIE
      bit_offset: 4
      bit_width: 1
      description: TXTFIE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOTIE
      bit_offset: 3
      bit_width: 1
      description: "EOT, SUSP and TXC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPXPIE
      bit_offset: 2
      bit_width: 1
      description: DXP interrupt enabled
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPIE
      bit_offset: 1
      bit_width: 1
      description: TXP interrupt enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPIE
      bit_offset: 0
      bit_width: 1
      description: RXP Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1002
    fields:
    - !Field
      name: CTSIZE
      bit_offset: 16
      bit_width: 16
      description: "Number of data frames remaining in\n              current TSIZE\
        \ session"
    - !Field
      name: RXWNE
      bit_offset: 15
      bit_width: 1
      description: RxFIFO Word Not Empty
    - !Field
      name: RXPLVL
      bit_offset: 13
      bit_width: 2
      description: RxFIFO Packing LeVeL
    - !Field
      name: TXC
      bit_offset: 12
      bit_width: 1
      description: "TxFIFO transmission\n              complete"
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSPend
    - !Field
      name: TSERF
      bit_offset: 10
      bit_width: 1
      description: "Additional number of SPI data to be\n              transacted\
        \ was reload"
    - !Field
      name: MODF
      bit_offset: 9
      bit_width: 1
      description: Mode Fault
    - !Field
      name: TIFRE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
    - !Field
      name: CRCE
      bit_offset: 7
      bit_width: 1
      description: CRC Error
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun
    - !Field
      name: UDR
      bit_offset: 5
      bit_width: 1
      description: "Underrun at slave transmission\n              mode"
    - !Field
      name: TXTF
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer\n              Filled"
    - !Field
      name: EOT
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer
    - !Field
      name: DXP
      bit_offset: 2
      bit_width: 1
      description: Duplex Packet
    - !Field
      name: TXP
      bit_offset: 1
      bit_width: 1
      description: Tx-Packet space available
    - !Field
      name: RXP
      bit_offset: 0
      bit_width: 1
      description: Rx-Packet available
  - !Register
    name: IFCR
    addr: 0x18
    size_bits: 32
    description: "Interrupt/Status Flags Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUSPC
      bit_offset: 11
      bit_width: 1
      description: SUSPend flag clear
    - !Field
      name: TSERFC
      bit_offset: 10
      bit_width: 1
      description: TSERFC flag clear
    - !Field
      name: MODFC
      bit_offset: 9
      bit_width: 1
      description: Mode Fault flag clear
    - !Field
      name: TIFREC
      bit_offset: 8
      bit_width: 1
      description: "TI frame format error flag\n              clear"
    - !Field
      name: CRCEC
      bit_offset: 7
      bit_width: 1
      description: CRC Error flag clear
    - !Field
      name: OVRC
      bit_offset: 6
      bit_width: 1
      description: Overrun flag clear
    - !Field
      name: UDRC
      bit_offset: 5
      bit_width: 1
      description: Underrun flag clear
    - !Field
      name: TXTFC
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer Filled flag\n              clear"
    - !Field
      name: EOTC
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer flag clear
  - !Register
    name: TXDR
    addr: 0x20
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDR
      bit_offset: 0
      bit_width: 32
      description: Transmit data register
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDR
      bit_offset: 0
      bit_width: 32
      description: Receive data register
  - !Register
    name: CRCPOLY
    addr: 0x40
    size_bits: 32
    description: Polynomial Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x107
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 32
      description: CRC polynomial register
  - !Register
    name: TXCRC
    addr: 0x44
    size_bits: 32
    description: Transmitter CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 32
      description: "CRC register for\n              transmitter"
  - !Register
    name: RXCRC
    addr: 0x48
    size_bits: 32
    description: Receiver CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 32
      description: CRC register for receiver
  - !Register
    name: UDRDR
    addr: 0x4c
    size_bits: 32
    description: Underrun Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDRDR
      bit_offset: 0
      bit_width: 32
      description: "Data at slave underrun\n              condition"
  - !Register
    name: CGFR
    addr: 0x50
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCKOE
      bit_offset: 25
      bit_width: 1
      description: Master clock output enable
    - !Field
      name: ODD
      bit_offset: 24
      bit_width: 1
      description: "Odd factor for the\n              prescaler"
    - !Field
      name: I2SDIV
      bit_offset: 16
      bit_width: 8
      description: I2S linear prescaler
    - !Field
      name: DATFMT
      bit_offset: 14
      bit_width: 1
      description: Data format
    - !Field
      name: WSINV
      bit_offset: 13
      bit_width: 1
      description: "Fixed channel length in\n              SLAVE"
    - !Field
      name: FIXCH
      bit_offset: 12
      bit_width: 1
      description: Word select inversion
    - !Field
      name: CKPOL
      bit_offset: 11
      bit_width: 1
      description: "Serial audio clock\n              polarity"
    - !Field
      name: CHLEN
      bit_offset: 10
      bit_width: 1
      description: "Channel length (number of bits per audio\n              channel)"
    - !Field
      name: DATLEN
      bit_offset: 8
      bit_width: 2
      description: "Data length to be\n              transferred"
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCM frame synchronization
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2S standard selection
    - !Field
      name: I2SCFG
      bit_offset: 1
      bit_width: 3
      description: I2S configuration mode
    - !Field
      name: I2SMOD
      bit_offset: 0
      bit_width: 1
      description: I2S mode selection
- !Module
  name: SPI2
  description: Serial peripheral interface
  base_addr: 0x40003800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    fields:
    - !Field
      name: IOLOCK
      bit_offset: 16
      bit_width: 1
      description: "Locking the AF configuration of\n              associated IOs"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCRCI
      bit_offset: 15
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for transmitter"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCRCI
      bit_offset: 14
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for receiver"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC33_17
      bit_offset: 13
      bit_width: 1
      description: "32-bit CRC polynomial\n              configuration"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSI
      bit_offset: 12
      bit_width: 1
      description: "Internal SS signal input\n              level"
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDDIR
      bit_offset: 11
      bit_width: 1
      description: "Rx/Tx direction at Half-duplex\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSUSP
      bit_offset: 10
      bit_width: 1
      description: Master SUSPend request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CSTART
      bit_offset: 9
      bit_width: 1
      description: Master transfer start
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASRX
      bit_offset: 8
      bit_width: 1
      description: "Master automatic SUSP in Receive\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPE
      bit_offset: 0
      bit_width: 1
      description: Serial Peripheral Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    fields:
    - !Field
      name: TSER
      bit_offset: 16
      bit_width: 16
      description: "Number of data transfer extension to be\n              reload\
        \ into TSIZE just when a previous"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSIZE
      bit_offset: 0
      bit_width: 16
      description: "Number of data at current\n              transfer"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70007
    fields:
    - !Field
      name: MBR
      bit_offset: 28
      bit_width: 3
      description: Master baud rate
    - !Field
      name: CRCEN
      bit_offset: 22
      bit_width: 1
      description: "Hardware CRC computation\n              enable"
    - !Field
      name: CRCSIZE
      bit_offset: 16
      bit_width: 5
      description: "Length of CRC frame to be transacted and\n              compared"
    - !Field
      name: TXDMAEN
      bit_offset: 15
      bit_width: 1
      description: Tx DMA stream enable
    - !Field
      name: RXDMAEN
      bit_offset: 14
      bit_width: 1
      description: Rx DMA stream enable
    - !Field
      name: UDRDET
      bit_offset: 11
      bit_width: 2
      description: "Detection of underrun condition at slave\n              transmitter"
    - !Field
      name: UDRCFG
      bit_offset: 9
      bit_width: 2
      description: "Behavior of slave transmitter at\n              underrun condition"
    - !Field
      name: FTHVL
      bit_offset: 5
      bit_width: 4
      description: threshold level
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 5
      description: "Number of bits in at single SPI data\n              frame"
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFCNTR
      bit_offset: 31
      bit_width: 1
      description: "Alternate function GPIOs\n              control"
    - !Field
      name: SSOM
      bit_offset: 30
      bit_width: 1
      description: "SS output management in master\n              mode"
    - !Field
      name: SSOE
      bit_offset: 29
      bit_width: 1
      description: SS output enable
    - !Field
      name: SSIOP
      bit_offset: 28
      bit_width: 1
      description: SS input/output polarity
    - !Field
      name: SSM
      bit_offset: 26
      bit_width: 1
      description: "Software management of SS signal\n              input"
    - !Field
      name: CPOL
      bit_offset: 25
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 24
      bit_width: 1
      description: Clock phase
    - !Field
      name: LSBFRST
      bit_offset: 23
      bit_width: 1
      description: Data frame format
    - !Field
      name: MASTER
      bit_offset: 22
      bit_width: 1
      description: SPI Master
    - !Field
      name: SP
      bit_offset: 19
      bit_width: 3
      description: Serial Protocol
    - !Field
      name: COMM
      bit_offset: 17
      bit_width: 2
      description: SPI Communication Mode
    - !Field
      name: IOSWP
      bit_offset: 15
      bit_width: 1
      description: "Swap functionality of MISO and MOSI\n              pins"
    - !Field
      name: MIDI
      bit_offset: 4
      bit_width: 4
      description: Master Inter-Data Idleness
    - !Field
      name: MSSI
      bit_offset: 0
      bit_width: 4
      description: Master SS Idleness
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: TSERFIE
      bit_offset: 10
      bit_width: 1
      description: "Additional number of transactions reload\n              interrupt\
        \ enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODFIE
      bit_offset: 9
      bit_width: 1
      description: "Mode Fault interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIFREIE
      bit_offset: 8
      bit_width: 1
      description: TIFRE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRCEIE
      bit_offset: 7
      bit_width: 1
      description: CRC Interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRIE
      bit_offset: 6
      bit_width: 1
      description: OVR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: UDRIE
      bit_offset: 5
      bit_width: 1
      description: UDR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTFIE
      bit_offset: 4
      bit_width: 1
      description: TXTFIE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOTIE
      bit_offset: 3
      bit_width: 1
      description: "EOT, SUSP and TXC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPXPIE
      bit_offset: 2
      bit_width: 1
      description: DXP interrupt enabled
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPIE
      bit_offset: 1
      bit_width: 1
      description: TXP interrupt enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPIE
      bit_offset: 0
      bit_width: 1
      description: RXP Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1002
    fields:
    - !Field
      name: CTSIZE
      bit_offset: 16
      bit_width: 16
      description: "Number of data frames remaining in\n              current TSIZE\
        \ session"
    - !Field
      name: RXWNE
      bit_offset: 15
      bit_width: 1
      description: RxFIFO Word Not Empty
    - !Field
      name: RXPLVL
      bit_offset: 13
      bit_width: 2
      description: RxFIFO Packing LeVeL
    - !Field
      name: TXC
      bit_offset: 12
      bit_width: 1
      description: "TxFIFO transmission\n              complete"
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSPend
    - !Field
      name: TSERF
      bit_offset: 10
      bit_width: 1
      description: "Additional number of SPI data to be\n              transacted\
        \ was reload"
    - !Field
      name: MODF
      bit_offset: 9
      bit_width: 1
      description: Mode Fault
    - !Field
      name: TIFRE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
    - !Field
      name: CRCE
      bit_offset: 7
      bit_width: 1
      description: CRC Error
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun
    - !Field
      name: UDR
      bit_offset: 5
      bit_width: 1
      description: "Underrun at slave transmission\n              mode"
    - !Field
      name: TXTF
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer\n              Filled"
    - !Field
      name: EOT
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer
    - !Field
      name: DXP
      bit_offset: 2
      bit_width: 1
      description: Duplex Packet
    - !Field
      name: TXP
      bit_offset: 1
      bit_width: 1
      description: Tx-Packet space available
    - !Field
      name: RXP
      bit_offset: 0
      bit_width: 1
      description: Rx-Packet available
  - !Register
    name: IFCR
    addr: 0x18
    size_bits: 32
    description: "Interrupt/Status Flags Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUSPC
      bit_offset: 11
      bit_width: 1
      description: SUSPend flag clear
    - !Field
      name: TSERFC
      bit_offset: 10
      bit_width: 1
      description: TSERFC flag clear
    - !Field
      name: MODFC
      bit_offset: 9
      bit_width: 1
      description: Mode Fault flag clear
    - !Field
      name: TIFREC
      bit_offset: 8
      bit_width: 1
      description: "TI frame format error flag\n              clear"
    - !Field
      name: CRCEC
      bit_offset: 7
      bit_width: 1
      description: CRC Error flag clear
    - !Field
      name: OVRC
      bit_offset: 6
      bit_width: 1
      description: Overrun flag clear
    - !Field
      name: UDRC
      bit_offset: 5
      bit_width: 1
      description: Underrun flag clear
    - !Field
      name: TXTFC
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer Filled flag\n              clear"
    - !Field
      name: EOTC
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer flag clear
  - !Register
    name: TXDR
    addr: 0x20
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDR
      bit_offset: 0
      bit_width: 32
      description: Transmit data register
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDR
      bit_offset: 0
      bit_width: 32
      description: Receive data register
  - !Register
    name: CRCPOLY
    addr: 0x40
    size_bits: 32
    description: Polynomial Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x107
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 32
      description: CRC polynomial register
  - !Register
    name: TXCRC
    addr: 0x44
    size_bits: 32
    description: Transmitter CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 32
      description: "CRC register for\n              transmitter"
  - !Register
    name: RXCRC
    addr: 0x48
    size_bits: 32
    description: Receiver CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 32
      description: CRC register for receiver
  - !Register
    name: UDRDR
    addr: 0x4c
    size_bits: 32
    description: Underrun Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDRDR
      bit_offset: 0
      bit_width: 32
      description: "Data at slave underrun\n              condition"
  - !Register
    name: CGFR
    addr: 0x50
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCKOE
      bit_offset: 25
      bit_width: 1
      description: Master clock output enable
    - !Field
      name: ODD
      bit_offset: 24
      bit_width: 1
      description: "Odd factor for the\n              prescaler"
    - !Field
      name: I2SDIV
      bit_offset: 16
      bit_width: 8
      description: I2S linear prescaler
    - !Field
      name: DATFMT
      bit_offset: 14
      bit_width: 1
      description: Data format
    - !Field
      name: WSINV
      bit_offset: 13
      bit_width: 1
      description: "Fixed channel length in\n              SLAVE"
    - !Field
      name: FIXCH
      bit_offset: 12
      bit_width: 1
      description: Word select inversion
    - !Field
      name: CKPOL
      bit_offset: 11
      bit_width: 1
      description: "Serial audio clock\n              polarity"
    - !Field
      name: CHLEN
      bit_offset: 10
      bit_width: 1
      description: "Channel length (number of bits per audio\n              channel)"
    - !Field
      name: DATLEN
      bit_offset: 8
      bit_width: 2
      description: "Data length to be\n              transferred"
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCM frame synchronization
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2S standard selection
    - !Field
      name: I2SCFG
      bit_offset: 1
      bit_width: 3
      description: I2S configuration mode
    - !Field
      name: I2SMOD
      bit_offset: 0
      bit_width: 1
      description: I2S mode selection
- !Module
  name: SPI3
  description: Serial peripheral interface
  base_addr: 0x40003c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    fields:
    - !Field
      name: IOLOCK
      bit_offset: 16
      bit_width: 1
      description: "Locking the AF configuration of\n              associated IOs"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCRCI
      bit_offset: 15
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for transmitter"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCRCI
      bit_offset: 14
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for receiver"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC33_17
      bit_offset: 13
      bit_width: 1
      description: "32-bit CRC polynomial\n              configuration"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSI
      bit_offset: 12
      bit_width: 1
      description: "Internal SS signal input\n              level"
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDDIR
      bit_offset: 11
      bit_width: 1
      description: "Rx/Tx direction at Half-duplex\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSUSP
      bit_offset: 10
      bit_width: 1
      description: Master SUSPend request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CSTART
      bit_offset: 9
      bit_width: 1
      description: Master transfer start
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASRX
      bit_offset: 8
      bit_width: 1
      description: "Master automatic SUSP in Receive\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPE
      bit_offset: 0
      bit_width: 1
      description: Serial Peripheral Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    fields:
    - !Field
      name: TSER
      bit_offset: 16
      bit_width: 16
      description: "Number of data transfer extension to be\n              reload\
        \ into TSIZE just when a previous"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSIZE
      bit_offset: 0
      bit_width: 16
      description: "Number of data at current\n              transfer"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70007
    fields:
    - !Field
      name: MBR
      bit_offset: 28
      bit_width: 3
      description: Master baud rate
    - !Field
      name: CRCEN
      bit_offset: 22
      bit_width: 1
      description: "Hardware CRC computation\n              enable"
    - !Field
      name: CRCSIZE
      bit_offset: 16
      bit_width: 5
      description: "Length of CRC frame to be transacted and\n              compared"
    - !Field
      name: TXDMAEN
      bit_offset: 15
      bit_width: 1
      description: Tx DMA stream enable
    - !Field
      name: RXDMAEN
      bit_offset: 14
      bit_width: 1
      description: Rx DMA stream enable
    - !Field
      name: UDRDET
      bit_offset: 11
      bit_width: 2
      description: "Detection of underrun condition at slave\n              transmitter"
    - !Field
      name: UDRCFG
      bit_offset: 9
      bit_width: 2
      description: "Behavior of slave transmitter at\n              underrun condition"
    - !Field
      name: FTHVL
      bit_offset: 5
      bit_width: 4
      description: threshold level
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 5
      description: "Number of bits in at single SPI data\n              frame"
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFCNTR
      bit_offset: 31
      bit_width: 1
      description: "Alternate function GPIOs\n              control"
    - !Field
      name: SSOM
      bit_offset: 30
      bit_width: 1
      description: "SS output management in master\n              mode"
    - !Field
      name: SSOE
      bit_offset: 29
      bit_width: 1
      description: SS output enable
    - !Field
      name: SSIOP
      bit_offset: 28
      bit_width: 1
      description: SS input/output polarity
    - !Field
      name: SSM
      bit_offset: 26
      bit_width: 1
      description: "Software management of SS signal\n              input"
    - !Field
      name: CPOL
      bit_offset: 25
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 24
      bit_width: 1
      description: Clock phase
    - !Field
      name: LSBFRST
      bit_offset: 23
      bit_width: 1
      description: Data frame format
    - !Field
      name: MASTER
      bit_offset: 22
      bit_width: 1
      description: SPI Master
    - !Field
      name: SP
      bit_offset: 19
      bit_width: 3
      description: Serial Protocol
    - !Field
      name: COMM
      bit_offset: 17
      bit_width: 2
      description: SPI Communication Mode
    - !Field
      name: IOSWP
      bit_offset: 15
      bit_width: 1
      description: "Swap functionality of MISO and MOSI\n              pins"
    - !Field
      name: MIDI
      bit_offset: 4
      bit_width: 4
      description: Master Inter-Data Idleness
    - !Field
      name: MSSI
      bit_offset: 0
      bit_width: 4
      description: Master SS Idleness
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: TSERFIE
      bit_offset: 10
      bit_width: 1
      description: "Additional number of transactions reload\n              interrupt\
        \ enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODFIE
      bit_offset: 9
      bit_width: 1
      description: "Mode Fault interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIFREIE
      bit_offset: 8
      bit_width: 1
      description: TIFRE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRCEIE
      bit_offset: 7
      bit_width: 1
      description: CRC Interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRIE
      bit_offset: 6
      bit_width: 1
      description: OVR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: UDRIE
      bit_offset: 5
      bit_width: 1
      description: UDR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTFIE
      bit_offset: 4
      bit_width: 1
      description: TXTFIE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOTIE
      bit_offset: 3
      bit_width: 1
      description: "EOT, SUSP and TXC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPXPIE
      bit_offset: 2
      bit_width: 1
      description: DXP interrupt enabled
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPIE
      bit_offset: 1
      bit_width: 1
      description: TXP interrupt enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPIE
      bit_offset: 0
      bit_width: 1
      description: RXP Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1002
    fields:
    - !Field
      name: CTSIZE
      bit_offset: 16
      bit_width: 16
      description: "Number of data frames remaining in\n              current TSIZE\
        \ session"
    - !Field
      name: RXWNE
      bit_offset: 15
      bit_width: 1
      description: RxFIFO Word Not Empty
    - !Field
      name: RXPLVL
      bit_offset: 13
      bit_width: 2
      description: RxFIFO Packing LeVeL
    - !Field
      name: TXC
      bit_offset: 12
      bit_width: 1
      description: "TxFIFO transmission\n              complete"
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSPend
    - !Field
      name: TSERF
      bit_offset: 10
      bit_width: 1
      description: "Additional number of SPI data to be\n              transacted\
        \ was reload"
    - !Field
      name: MODF
      bit_offset: 9
      bit_width: 1
      description: Mode Fault
    - !Field
      name: TIFRE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
    - !Field
      name: CRCE
      bit_offset: 7
      bit_width: 1
      description: CRC Error
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun
    - !Field
      name: UDR
      bit_offset: 5
      bit_width: 1
      description: "Underrun at slave transmission\n              mode"
    - !Field
      name: TXTF
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer\n              Filled"
    - !Field
      name: EOT
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer
    - !Field
      name: DXP
      bit_offset: 2
      bit_width: 1
      description: Duplex Packet
    - !Field
      name: TXP
      bit_offset: 1
      bit_width: 1
      description: Tx-Packet space available
    - !Field
      name: RXP
      bit_offset: 0
      bit_width: 1
      description: Rx-Packet available
  - !Register
    name: IFCR
    addr: 0x18
    size_bits: 32
    description: "Interrupt/Status Flags Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUSPC
      bit_offset: 11
      bit_width: 1
      description: SUSPend flag clear
    - !Field
      name: TSERFC
      bit_offset: 10
      bit_width: 1
      description: TSERFC flag clear
    - !Field
      name: MODFC
      bit_offset: 9
      bit_width: 1
      description: Mode Fault flag clear
    - !Field
      name: TIFREC
      bit_offset: 8
      bit_width: 1
      description: "TI frame format error flag\n              clear"
    - !Field
      name: CRCEC
      bit_offset: 7
      bit_width: 1
      description: CRC Error flag clear
    - !Field
      name: OVRC
      bit_offset: 6
      bit_width: 1
      description: Overrun flag clear
    - !Field
      name: UDRC
      bit_offset: 5
      bit_width: 1
      description: Underrun flag clear
    - !Field
      name: TXTFC
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer Filled flag\n              clear"
    - !Field
      name: EOTC
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer flag clear
  - !Register
    name: TXDR
    addr: 0x20
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDR
      bit_offset: 0
      bit_width: 32
      description: Transmit data register
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDR
      bit_offset: 0
      bit_width: 32
      description: Receive data register
  - !Register
    name: CRCPOLY
    addr: 0x40
    size_bits: 32
    description: Polynomial Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x107
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 32
      description: CRC polynomial register
  - !Register
    name: TXCRC
    addr: 0x44
    size_bits: 32
    description: Transmitter CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 32
      description: "CRC register for\n              transmitter"
  - !Register
    name: RXCRC
    addr: 0x48
    size_bits: 32
    description: Receiver CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 32
      description: CRC register for receiver
  - !Register
    name: UDRDR
    addr: 0x4c
    size_bits: 32
    description: Underrun Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDRDR
      bit_offset: 0
      bit_width: 32
      description: "Data at slave underrun\n              condition"
  - !Register
    name: CGFR
    addr: 0x50
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCKOE
      bit_offset: 25
      bit_width: 1
      description: Master clock output enable
    - !Field
      name: ODD
      bit_offset: 24
      bit_width: 1
      description: "Odd factor for the\n              prescaler"
    - !Field
      name: I2SDIV
      bit_offset: 16
      bit_width: 8
      description: I2S linear prescaler
    - !Field
      name: DATFMT
      bit_offset: 14
      bit_width: 1
      description: Data format
    - !Field
      name: WSINV
      bit_offset: 13
      bit_width: 1
      description: "Fixed channel length in\n              SLAVE"
    - !Field
      name: FIXCH
      bit_offset: 12
      bit_width: 1
      description: Word select inversion
    - !Field
      name: CKPOL
      bit_offset: 11
      bit_width: 1
      description: "Serial audio clock\n              polarity"
    - !Field
      name: CHLEN
      bit_offset: 10
      bit_width: 1
      description: "Channel length (number of bits per audio\n              channel)"
    - !Field
      name: DATLEN
      bit_offset: 8
      bit_width: 2
      description: "Data length to be\n              transferred"
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCM frame synchronization
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2S standard selection
    - !Field
      name: I2SCFG
      bit_offset: 1
      bit_width: 3
      description: I2S configuration mode
    - !Field
      name: I2SMOD
      bit_offset: 0
      bit_width: 1
      description: I2S mode selection
- !Module
  name: SPI4
  description: Serial peripheral interface
  base_addr: 0x40013400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    fields:
    - !Field
      name: IOLOCK
      bit_offset: 16
      bit_width: 1
      description: "Locking the AF configuration of\n              associated IOs"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCRCI
      bit_offset: 15
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for transmitter"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCRCI
      bit_offset: 14
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for receiver"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC33_17
      bit_offset: 13
      bit_width: 1
      description: "32-bit CRC polynomial\n              configuration"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSI
      bit_offset: 12
      bit_width: 1
      description: "Internal SS signal input\n              level"
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDDIR
      bit_offset: 11
      bit_width: 1
      description: "Rx/Tx direction at Half-duplex\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSUSP
      bit_offset: 10
      bit_width: 1
      description: Master SUSPend request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CSTART
      bit_offset: 9
      bit_width: 1
      description: Master transfer start
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASRX
      bit_offset: 8
      bit_width: 1
      description: "Master automatic SUSP in Receive\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPE
      bit_offset: 0
      bit_width: 1
      description: Serial Peripheral Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    fields:
    - !Field
      name: TSER
      bit_offset: 16
      bit_width: 16
      description: "Number of data transfer extension to be\n              reload\
        \ into TSIZE just when a previous"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSIZE
      bit_offset: 0
      bit_width: 16
      description: "Number of data at current\n              transfer"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70007
    fields:
    - !Field
      name: MBR
      bit_offset: 28
      bit_width: 3
      description: Master baud rate
    - !Field
      name: CRCEN
      bit_offset: 22
      bit_width: 1
      description: "Hardware CRC computation\n              enable"
    - !Field
      name: CRCSIZE
      bit_offset: 16
      bit_width: 5
      description: "Length of CRC frame to be transacted and\n              compared"
    - !Field
      name: TXDMAEN
      bit_offset: 15
      bit_width: 1
      description: Tx DMA stream enable
    - !Field
      name: RXDMAEN
      bit_offset: 14
      bit_width: 1
      description: Rx DMA stream enable
    - !Field
      name: UDRDET
      bit_offset: 11
      bit_width: 2
      description: "Detection of underrun condition at slave\n              transmitter"
    - !Field
      name: UDRCFG
      bit_offset: 9
      bit_width: 2
      description: "Behavior of slave transmitter at\n              underrun condition"
    - !Field
      name: FTHVL
      bit_offset: 5
      bit_width: 4
      description: threshold level
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 5
      description: "Number of bits in at single SPI data\n              frame"
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFCNTR
      bit_offset: 31
      bit_width: 1
      description: "Alternate function GPIOs\n              control"
    - !Field
      name: SSOM
      bit_offset: 30
      bit_width: 1
      description: "SS output management in master\n              mode"
    - !Field
      name: SSOE
      bit_offset: 29
      bit_width: 1
      description: SS output enable
    - !Field
      name: SSIOP
      bit_offset: 28
      bit_width: 1
      description: SS input/output polarity
    - !Field
      name: SSM
      bit_offset: 26
      bit_width: 1
      description: "Software management of SS signal\n              input"
    - !Field
      name: CPOL
      bit_offset: 25
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 24
      bit_width: 1
      description: Clock phase
    - !Field
      name: LSBFRST
      bit_offset: 23
      bit_width: 1
      description: Data frame format
    - !Field
      name: MASTER
      bit_offset: 22
      bit_width: 1
      description: SPI Master
    - !Field
      name: SP
      bit_offset: 19
      bit_width: 3
      description: Serial Protocol
    - !Field
      name: COMM
      bit_offset: 17
      bit_width: 2
      description: SPI Communication Mode
    - !Field
      name: IOSWP
      bit_offset: 15
      bit_width: 1
      description: "Swap functionality of MISO and MOSI\n              pins"
    - !Field
      name: MIDI
      bit_offset: 4
      bit_width: 4
      description: Master Inter-Data Idleness
    - !Field
      name: MSSI
      bit_offset: 0
      bit_width: 4
      description: Master SS Idleness
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: TSERFIE
      bit_offset: 10
      bit_width: 1
      description: "Additional number of transactions reload\n              interrupt\
        \ enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODFIE
      bit_offset: 9
      bit_width: 1
      description: "Mode Fault interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIFREIE
      bit_offset: 8
      bit_width: 1
      description: TIFRE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRCEIE
      bit_offset: 7
      bit_width: 1
      description: CRC Interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRIE
      bit_offset: 6
      bit_width: 1
      description: OVR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: UDRIE
      bit_offset: 5
      bit_width: 1
      description: UDR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTFIE
      bit_offset: 4
      bit_width: 1
      description: TXTFIE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOTIE
      bit_offset: 3
      bit_width: 1
      description: "EOT, SUSP and TXC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPXPIE
      bit_offset: 2
      bit_width: 1
      description: DXP interrupt enabled
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPIE
      bit_offset: 1
      bit_width: 1
      description: TXP interrupt enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPIE
      bit_offset: 0
      bit_width: 1
      description: RXP Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1002
    fields:
    - !Field
      name: CTSIZE
      bit_offset: 16
      bit_width: 16
      description: "Number of data frames remaining in\n              current TSIZE\
        \ session"
    - !Field
      name: RXWNE
      bit_offset: 15
      bit_width: 1
      description: RxFIFO Word Not Empty
    - !Field
      name: RXPLVL
      bit_offset: 13
      bit_width: 2
      description: RxFIFO Packing LeVeL
    - !Field
      name: TXC
      bit_offset: 12
      bit_width: 1
      description: "TxFIFO transmission\n              complete"
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSPend
    - !Field
      name: TSERF
      bit_offset: 10
      bit_width: 1
      description: "Additional number of SPI data to be\n              transacted\
        \ was reload"
    - !Field
      name: MODF
      bit_offset: 9
      bit_width: 1
      description: Mode Fault
    - !Field
      name: TIFRE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
    - !Field
      name: CRCE
      bit_offset: 7
      bit_width: 1
      description: CRC Error
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun
    - !Field
      name: UDR
      bit_offset: 5
      bit_width: 1
      description: "Underrun at slave transmission\n              mode"
    - !Field
      name: TXTF
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer\n              Filled"
    - !Field
      name: EOT
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer
    - !Field
      name: DXP
      bit_offset: 2
      bit_width: 1
      description: Duplex Packet
    - !Field
      name: TXP
      bit_offset: 1
      bit_width: 1
      description: Tx-Packet space available
    - !Field
      name: RXP
      bit_offset: 0
      bit_width: 1
      description: Rx-Packet available
  - !Register
    name: IFCR
    addr: 0x18
    size_bits: 32
    description: "Interrupt/Status Flags Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUSPC
      bit_offset: 11
      bit_width: 1
      description: SUSPend flag clear
    - !Field
      name: TSERFC
      bit_offset: 10
      bit_width: 1
      description: TSERFC flag clear
    - !Field
      name: MODFC
      bit_offset: 9
      bit_width: 1
      description: Mode Fault flag clear
    - !Field
      name: TIFREC
      bit_offset: 8
      bit_width: 1
      description: "TI frame format error flag\n              clear"
    - !Field
      name: CRCEC
      bit_offset: 7
      bit_width: 1
      description: CRC Error flag clear
    - !Field
      name: OVRC
      bit_offset: 6
      bit_width: 1
      description: Overrun flag clear
    - !Field
      name: UDRC
      bit_offset: 5
      bit_width: 1
      description: Underrun flag clear
    - !Field
      name: TXTFC
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer Filled flag\n              clear"
    - !Field
      name: EOTC
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer flag clear
  - !Register
    name: TXDR
    addr: 0x20
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDR
      bit_offset: 0
      bit_width: 32
      description: Transmit data register
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDR
      bit_offset: 0
      bit_width: 32
      description: Receive data register
  - !Register
    name: CRCPOLY
    addr: 0x40
    size_bits: 32
    description: Polynomial Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x107
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 32
      description: CRC polynomial register
  - !Register
    name: TXCRC
    addr: 0x44
    size_bits: 32
    description: Transmitter CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 32
      description: "CRC register for\n              transmitter"
  - !Register
    name: RXCRC
    addr: 0x48
    size_bits: 32
    description: Receiver CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 32
      description: CRC register for receiver
  - !Register
    name: UDRDR
    addr: 0x4c
    size_bits: 32
    description: Underrun Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDRDR
      bit_offset: 0
      bit_width: 32
      description: "Data at slave underrun\n              condition"
  - !Register
    name: CGFR
    addr: 0x50
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCKOE
      bit_offset: 25
      bit_width: 1
      description: Master clock output enable
    - !Field
      name: ODD
      bit_offset: 24
      bit_width: 1
      description: "Odd factor for the\n              prescaler"
    - !Field
      name: I2SDIV
      bit_offset: 16
      bit_width: 8
      description: I2S linear prescaler
    - !Field
      name: DATFMT
      bit_offset: 14
      bit_width: 1
      description: Data format
    - !Field
      name: WSINV
      bit_offset: 13
      bit_width: 1
      description: "Fixed channel length in\n              SLAVE"
    - !Field
      name: FIXCH
      bit_offset: 12
      bit_width: 1
      description: Word select inversion
    - !Field
      name: CKPOL
      bit_offset: 11
      bit_width: 1
      description: "Serial audio clock\n              polarity"
    - !Field
      name: CHLEN
      bit_offset: 10
      bit_width: 1
      description: "Channel length (number of bits per audio\n              channel)"
    - !Field
      name: DATLEN
      bit_offset: 8
      bit_width: 2
      description: "Data length to be\n              transferred"
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCM frame synchronization
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2S standard selection
    - !Field
      name: I2SCFG
      bit_offset: 1
      bit_width: 3
      description: I2S configuration mode
    - !Field
      name: I2SMOD
      bit_offset: 0
      bit_width: 1
      description: I2S mode selection
- !Module
  name: SPI5
  description: Serial peripheral interface
  base_addr: 0x40015000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    fields:
    - !Field
      name: IOLOCK
      bit_offset: 16
      bit_width: 1
      description: "Locking the AF configuration of\n              associated IOs"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCRCI
      bit_offset: 15
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for transmitter"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCRCI
      bit_offset: 14
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for receiver"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC33_17
      bit_offset: 13
      bit_width: 1
      description: "32-bit CRC polynomial\n              configuration"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSI
      bit_offset: 12
      bit_width: 1
      description: "Internal SS signal input\n              level"
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDDIR
      bit_offset: 11
      bit_width: 1
      description: "Rx/Tx direction at Half-duplex\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSUSP
      bit_offset: 10
      bit_width: 1
      description: Master SUSPend request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CSTART
      bit_offset: 9
      bit_width: 1
      description: Master transfer start
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASRX
      bit_offset: 8
      bit_width: 1
      description: "Master automatic SUSP in Receive\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPE
      bit_offset: 0
      bit_width: 1
      description: Serial Peripheral Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    fields:
    - !Field
      name: TSER
      bit_offset: 16
      bit_width: 16
      description: "Number of data transfer extension to be\n              reload\
        \ into TSIZE just when a previous"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSIZE
      bit_offset: 0
      bit_width: 16
      description: "Number of data at current\n              transfer"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70007
    fields:
    - !Field
      name: MBR
      bit_offset: 28
      bit_width: 3
      description: Master baud rate
    - !Field
      name: CRCEN
      bit_offset: 22
      bit_width: 1
      description: "Hardware CRC computation\n              enable"
    - !Field
      name: CRCSIZE
      bit_offset: 16
      bit_width: 5
      description: "Length of CRC frame to be transacted and\n              compared"
    - !Field
      name: TXDMAEN
      bit_offset: 15
      bit_width: 1
      description: Tx DMA stream enable
    - !Field
      name: RXDMAEN
      bit_offset: 14
      bit_width: 1
      description: Rx DMA stream enable
    - !Field
      name: UDRDET
      bit_offset: 11
      bit_width: 2
      description: "Detection of underrun condition at slave\n              transmitter"
    - !Field
      name: UDRCFG
      bit_offset: 9
      bit_width: 2
      description: "Behavior of slave transmitter at\n              underrun condition"
    - !Field
      name: FTHVL
      bit_offset: 5
      bit_width: 4
      description: threshold level
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 5
      description: "Number of bits in at single SPI data\n              frame"
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFCNTR
      bit_offset: 31
      bit_width: 1
      description: "Alternate function GPIOs\n              control"
    - !Field
      name: SSOM
      bit_offset: 30
      bit_width: 1
      description: "SS output management in master\n              mode"
    - !Field
      name: SSOE
      bit_offset: 29
      bit_width: 1
      description: SS output enable
    - !Field
      name: SSIOP
      bit_offset: 28
      bit_width: 1
      description: SS input/output polarity
    - !Field
      name: SSM
      bit_offset: 26
      bit_width: 1
      description: "Software management of SS signal\n              input"
    - !Field
      name: CPOL
      bit_offset: 25
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 24
      bit_width: 1
      description: Clock phase
    - !Field
      name: LSBFRST
      bit_offset: 23
      bit_width: 1
      description: Data frame format
    - !Field
      name: MASTER
      bit_offset: 22
      bit_width: 1
      description: SPI Master
    - !Field
      name: SP
      bit_offset: 19
      bit_width: 3
      description: Serial Protocol
    - !Field
      name: COMM
      bit_offset: 17
      bit_width: 2
      description: SPI Communication Mode
    - !Field
      name: IOSWP
      bit_offset: 15
      bit_width: 1
      description: "Swap functionality of MISO and MOSI\n              pins"
    - !Field
      name: MIDI
      bit_offset: 4
      bit_width: 4
      description: Master Inter-Data Idleness
    - !Field
      name: MSSI
      bit_offset: 0
      bit_width: 4
      description: Master SS Idleness
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: TSERFIE
      bit_offset: 10
      bit_width: 1
      description: "Additional number of transactions reload\n              interrupt\
        \ enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODFIE
      bit_offset: 9
      bit_width: 1
      description: "Mode Fault interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIFREIE
      bit_offset: 8
      bit_width: 1
      description: TIFRE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRCEIE
      bit_offset: 7
      bit_width: 1
      description: CRC Interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRIE
      bit_offset: 6
      bit_width: 1
      description: OVR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: UDRIE
      bit_offset: 5
      bit_width: 1
      description: UDR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTFIE
      bit_offset: 4
      bit_width: 1
      description: TXTFIE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOTIE
      bit_offset: 3
      bit_width: 1
      description: "EOT, SUSP and TXC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPXPIE
      bit_offset: 2
      bit_width: 1
      description: DXP interrupt enabled
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPIE
      bit_offset: 1
      bit_width: 1
      description: TXP interrupt enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPIE
      bit_offset: 0
      bit_width: 1
      description: RXP Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1002
    fields:
    - !Field
      name: CTSIZE
      bit_offset: 16
      bit_width: 16
      description: "Number of data frames remaining in\n              current TSIZE\
        \ session"
    - !Field
      name: RXWNE
      bit_offset: 15
      bit_width: 1
      description: RxFIFO Word Not Empty
    - !Field
      name: RXPLVL
      bit_offset: 13
      bit_width: 2
      description: RxFIFO Packing LeVeL
    - !Field
      name: TXC
      bit_offset: 12
      bit_width: 1
      description: "TxFIFO transmission\n              complete"
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSPend
    - !Field
      name: TSERF
      bit_offset: 10
      bit_width: 1
      description: "Additional number of SPI data to be\n              transacted\
        \ was reload"
    - !Field
      name: MODF
      bit_offset: 9
      bit_width: 1
      description: Mode Fault
    - !Field
      name: TIFRE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
    - !Field
      name: CRCE
      bit_offset: 7
      bit_width: 1
      description: CRC Error
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun
    - !Field
      name: UDR
      bit_offset: 5
      bit_width: 1
      description: "Underrun at slave transmission\n              mode"
    - !Field
      name: TXTF
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer\n              Filled"
    - !Field
      name: EOT
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer
    - !Field
      name: DXP
      bit_offset: 2
      bit_width: 1
      description: Duplex Packet
    - !Field
      name: TXP
      bit_offset: 1
      bit_width: 1
      description: Tx-Packet space available
    - !Field
      name: RXP
      bit_offset: 0
      bit_width: 1
      description: Rx-Packet available
  - !Register
    name: IFCR
    addr: 0x18
    size_bits: 32
    description: "Interrupt/Status Flags Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUSPC
      bit_offset: 11
      bit_width: 1
      description: SUSPend flag clear
    - !Field
      name: TSERFC
      bit_offset: 10
      bit_width: 1
      description: TSERFC flag clear
    - !Field
      name: MODFC
      bit_offset: 9
      bit_width: 1
      description: Mode Fault flag clear
    - !Field
      name: TIFREC
      bit_offset: 8
      bit_width: 1
      description: "TI frame format error flag\n              clear"
    - !Field
      name: CRCEC
      bit_offset: 7
      bit_width: 1
      description: CRC Error flag clear
    - !Field
      name: OVRC
      bit_offset: 6
      bit_width: 1
      description: Overrun flag clear
    - !Field
      name: UDRC
      bit_offset: 5
      bit_width: 1
      description: Underrun flag clear
    - !Field
      name: TXTFC
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer Filled flag\n              clear"
    - !Field
      name: EOTC
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer flag clear
  - !Register
    name: TXDR
    addr: 0x20
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDR
      bit_offset: 0
      bit_width: 32
      description: Transmit data register
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDR
      bit_offset: 0
      bit_width: 32
      description: Receive data register
  - !Register
    name: CRCPOLY
    addr: 0x40
    size_bits: 32
    description: Polynomial Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x107
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 32
      description: CRC polynomial register
  - !Register
    name: TXCRC
    addr: 0x44
    size_bits: 32
    description: Transmitter CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 32
      description: "CRC register for\n              transmitter"
  - !Register
    name: RXCRC
    addr: 0x48
    size_bits: 32
    description: Receiver CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 32
      description: CRC register for receiver
  - !Register
    name: UDRDR
    addr: 0x4c
    size_bits: 32
    description: Underrun Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDRDR
      bit_offset: 0
      bit_width: 32
      description: "Data at slave underrun\n              condition"
  - !Register
    name: CGFR
    addr: 0x50
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCKOE
      bit_offset: 25
      bit_width: 1
      description: Master clock output enable
    - !Field
      name: ODD
      bit_offset: 24
      bit_width: 1
      description: "Odd factor for the\n              prescaler"
    - !Field
      name: I2SDIV
      bit_offset: 16
      bit_width: 8
      description: I2S linear prescaler
    - !Field
      name: DATFMT
      bit_offset: 14
      bit_width: 1
      description: Data format
    - !Field
      name: WSINV
      bit_offset: 13
      bit_width: 1
      description: "Fixed channel length in\n              SLAVE"
    - !Field
      name: FIXCH
      bit_offset: 12
      bit_width: 1
      description: Word select inversion
    - !Field
      name: CKPOL
      bit_offset: 11
      bit_width: 1
      description: "Serial audio clock\n              polarity"
    - !Field
      name: CHLEN
      bit_offset: 10
      bit_width: 1
      description: "Channel length (number of bits per audio\n              channel)"
    - !Field
      name: DATLEN
      bit_offset: 8
      bit_width: 2
      description: "Data length to be\n              transferred"
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCM frame synchronization
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2S standard selection
    - !Field
      name: I2SCFG
      bit_offset: 1
      bit_width: 3
      description: I2S configuration mode
    - !Field
      name: I2SMOD
      bit_offset: 0
      bit_width: 1
      description: I2S mode selection
- !Module
  name: SPI6
  description: Serial peripheral interface
  base_addr: 0x58001400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    fields:
    - !Field
      name: IOLOCK
      bit_offset: 16
      bit_width: 1
      description: "Locking the AF configuration of\n              associated IOs"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCRCI
      bit_offset: 15
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for transmitter"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RCRCI
      bit_offset: 14
      bit_width: 1
      description: "CRC calculation initialization pattern\n              control\
        \ for receiver"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC33_17
      bit_offset: 13
      bit_width: 1
      description: "32-bit CRC polynomial\n              configuration"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSI
      bit_offset: 12
      bit_width: 1
      description: "Internal SS signal input\n              level"
      read_allowed: true
      write_allowed: true
    - !Field
      name: HDDIR
      bit_offset: 11
      bit_width: 1
      description: "Rx/Tx direction at Half-duplex\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSUSP
      bit_offset: 10
      bit_width: 1
      description: Master SUSPend request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CSTART
      bit_offset: 9
      bit_width: 1
      description: Master transfer start
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASRX
      bit_offset: 8
      bit_width: 1
      description: "Master automatic SUSP in Receive\n              mode"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPE
      bit_offset: 0
      bit_width: 1
      description: Serial Peripheral Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    fields:
    - !Field
      name: TSER
      bit_offset: 16
      bit_width: 16
      description: "Number of data transfer extension to be\n              reload\
        \ into TSIZE just when a previous"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSIZE
      bit_offset: 0
      bit_width: 16
      description: "Number of data at current\n              transfer"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x8
    size_bits: 32
    description: configuration register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70007
    fields:
    - !Field
      name: MBR
      bit_offset: 28
      bit_width: 3
      description: Master baud rate
    - !Field
      name: CRCEN
      bit_offset: 22
      bit_width: 1
      description: "Hardware CRC computation\n              enable"
    - !Field
      name: CRCSIZE
      bit_offset: 16
      bit_width: 5
      description: "Length of CRC frame to be transacted and\n              compared"
    - !Field
      name: TXDMAEN
      bit_offset: 15
      bit_width: 1
      description: Tx DMA stream enable
    - !Field
      name: RXDMAEN
      bit_offset: 14
      bit_width: 1
      description: Rx DMA stream enable
    - !Field
      name: UDRDET
      bit_offset: 11
      bit_width: 2
      description: "Detection of underrun condition at slave\n              transmitter"
    - !Field
      name: UDRCFG
      bit_offset: 9
      bit_width: 2
      description: "Behavior of slave transmitter at\n              underrun condition"
    - !Field
      name: FTHVL
      bit_offset: 5
      bit_width: 4
      description: threshold level
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 5
      description: "Number of bits in at single SPI data\n              frame"
  - !Register
    name: CFG2
    addr: 0xc
    size_bits: 32
    description: configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AFCNTR
      bit_offset: 31
      bit_width: 1
      description: "Alternate function GPIOs\n              control"
    - !Field
      name: SSOM
      bit_offset: 30
      bit_width: 1
      description: "SS output management in master\n              mode"
    - !Field
      name: SSOE
      bit_offset: 29
      bit_width: 1
      description: SS output enable
    - !Field
      name: SSIOP
      bit_offset: 28
      bit_width: 1
      description: SS input/output polarity
    - !Field
      name: SSM
      bit_offset: 26
      bit_width: 1
      description: "Software management of SS signal\n              input"
    - !Field
      name: CPOL
      bit_offset: 25
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 24
      bit_width: 1
      description: Clock phase
    - !Field
      name: LSBFRST
      bit_offset: 23
      bit_width: 1
      description: Data frame format
    - !Field
      name: MASTER
      bit_offset: 22
      bit_width: 1
      description: SPI Master
    - !Field
      name: SP
      bit_offset: 19
      bit_width: 3
      description: Serial Protocol
    - !Field
      name: COMM
      bit_offset: 17
      bit_width: 2
      description: SPI Communication Mode
    - !Field
      name: IOSWP
      bit_offset: 15
      bit_width: 1
      description: "Swap functionality of MISO and MOSI\n              pins"
    - !Field
      name: MIDI
      bit_offset: 4
      bit_width: 4
      description: Master Inter-Data Idleness
    - !Field
      name: MSSI
      bit_offset: 0
      bit_width: 4
      description: Master SS Idleness
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: TSERFIE
      bit_offset: 10
      bit_width: 1
      description: "Additional number of transactions reload\n              interrupt\
        \ enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODFIE
      bit_offset: 9
      bit_width: 1
      description: "Mode Fault interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIFREIE
      bit_offset: 8
      bit_width: 1
      description: TIFRE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRCEIE
      bit_offset: 7
      bit_width: 1
      description: CRC Interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVRIE
      bit_offset: 6
      bit_width: 1
      description: OVR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: UDRIE
      bit_offset: 5
      bit_width: 1
      description: UDR interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTFIE
      bit_offset: 4
      bit_width: 1
      description: TXTFIE interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOTIE
      bit_offset: 3
      bit_width: 1
      description: "EOT, SUSP and TXC interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPXPIE
      bit_offset: 2
      bit_width: 1
      description: DXP interrupt enabled
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPIE
      bit_offset: 1
      bit_width: 1
      description: TXP interrupt enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXPIE
      bit_offset: 0
      bit_width: 1
      description: RXP Interrupt Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x14
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1002
    fields:
    - !Field
      name: CTSIZE
      bit_offset: 16
      bit_width: 16
      description: "Number of data frames remaining in\n              current TSIZE\
        \ session"
    - !Field
      name: RXWNE
      bit_offset: 15
      bit_width: 1
      description: RxFIFO Word Not Empty
    - !Field
      name: RXPLVL
      bit_offset: 13
      bit_width: 2
      description: RxFIFO Packing LeVeL
    - !Field
      name: TXC
      bit_offset: 12
      bit_width: 1
      description: "TxFIFO transmission\n              complete"
    - !Field
      name: SUSP
      bit_offset: 11
      bit_width: 1
      description: SUSPend
    - !Field
      name: TSERF
      bit_offset: 10
      bit_width: 1
      description: "Additional number of SPI data to be\n              transacted\
        \ was reload"
    - !Field
      name: MODF
      bit_offset: 9
      bit_width: 1
      description: Mode Fault
    - !Field
      name: TIFRE
      bit_offset: 8
      bit_width: 1
      description: TI frame format error
    - !Field
      name: CRCE
      bit_offset: 7
      bit_width: 1
      description: CRC Error
    - !Field
      name: OVR
      bit_offset: 6
      bit_width: 1
      description: Overrun
    - !Field
      name: UDR
      bit_offset: 5
      bit_width: 1
      description: "Underrun at slave transmission\n              mode"
    - !Field
      name: TXTF
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer\n              Filled"
    - !Field
      name: EOT
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer
    - !Field
      name: DXP
      bit_offset: 2
      bit_width: 1
      description: Duplex Packet
    - !Field
      name: TXP
      bit_offset: 1
      bit_width: 1
      description: Tx-Packet space available
    - !Field
      name: RXP
      bit_offset: 0
      bit_width: 1
      description: Rx-Packet available
  - !Register
    name: IFCR
    addr: 0x18
    size_bits: 32
    description: "Interrupt/Status Flags Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SUSPC
      bit_offset: 11
      bit_width: 1
      description: SUSPend flag clear
    - !Field
      name: TSERFC
      bit_offset: 10
      bit_width: 1
      description: TSERFC flag clear
    - !Field
      name: MODFC
      bit_offset: 9
      bit_width: 1
      description: Mode Fault flag clear
    - !Field
      name: TIFREC
      bit_offset: 8
      bit_width: 1
      description: "TI frame format error flag\n              clear"
    - !Field
      name: CRCEC
      bit_offset: 7
      bit_width: 1
      description: CRC Error flag clear
    - !Field
      name: OVRC
      bit_offset: 6
      bit_width: 1
      description: Overrun flag clear
    - !Field
      name: UDRC
      bit_offset: 5
      bit_width: 1
      description: Underrun flag clear
    - !Field
      name: TXTFC
      bit_offset: 4
      bit_width: 1
      description: "Transmission Transfer Filled flag\n              clear"
    - !Field
      name: EOTC
      bit_offset: 3
      bit_width: 1
      description: End Of Transfer flag clear
  - !Register
    name: TXDR
    addr: 0x20
    size_bits: 32
    description: Transmit Data Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXDR
      bit_offset: 0
      bit_width: 32
      description: Transmit data register
  - !Register
    name: RXDR
    addr: 0x30
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDR
      bit_offset: 0
      bit_width: 32
      description: Receive data register
  - !Register
    name: CRCPOLY
    addr: 0x40
    size_bits: 32
    description: Polynomial Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x107
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 32
      description: CRC polynomial register
  - !Register
    name: TXCRC
    addr: 0x44
    size_bits: 32
    description: Transmitter CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCRC
      bit_offset: 0
      bit_width: 32
      description: "CRC register for\n              transmitter"
  - !Register
    name: RXCRC
    addr: 0x48
    size_bits: 32
    description: Receiver CRC Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 32
      description: CRC register for receiver
  - !Register
    name: UDRDR
    addr: 0x4c
    size_bits: 32
    description: Underrun Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDRDR
      bit_offset: 0
      bit_width: 32
      description: "Data at slave underrun\n              condition"
  - !Register
    name: CGFR
    addr: 0x50
    size_bits: 32
    description: configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCKOE
      bit_offset: 25
      bit_width: 1
      description: Master clock output enable
    - !Field
      name: ODD
      bit_offset: 24
      bit_width: 1
      description: "Odd factor for the\n              prescaler"
    - !Field
      name: I2SDIV
      bit_offset: 16
      bit_width: 8
      description: I2S linear prescaler
    - !Field
      name: DATFMT
      bit_offset: 14
      bit_width: 1
      description: Data format
    - !Field
      name: WSINV
      bit_offset: 13
      bit_width: 1
      description: "Fixed channel length in\n              SLAVE"
    - !Field
      name: FIXCH
      bit_offset: 12
      bit_width: 1
      description: Word select inversion
    - !Field
      name: CKPOL
      bit_offset: 11
      bit_width: 1
      description: "Serial audio clock\n              polarity"
    - !Field
      name: CHLEN
      bit_offset: 10
      bit_width: 1
      description: "Channel length (number of bits per audio\n              channel)"
    - !Field
      name: DATLEN
      bit_offset: 8
      bit_width: 2
      description: "Data length to be\n              transferred"
    - !Field
      name: PCMSYNC
      bit_offset: 7
      bit_width: 1
      description: PCM frame synchronization
    - !Field
      name: I2SSTD
      bit_offset: 4
      bit_width: 2
      description: I2S standard selection
    - !Field
      name: I2SCFG
      bit_offset: 1
      bit_width: 3
      description: I2S configuration mode
    - !Field
      name: I2SMOD
      bit_offset: 0
      bit_width: 1
      description: I2S mode selection
- !Module
  name: LTDC
  description: LCD-TFT Controller
  base_addr: 0x50001000
  size: 0x1000
  registers:
  - !Register
    name: SSCR
    addr: 0x8
    size_bits: 32
    description: "Synchronization Size Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HSW
      bit_offset: 16
      bit_width: 10
      description: "Horizontal Synchronization Width (in\n              units of pixel\
        \ clock period)"
    - !Field
      name: VSH
      bit_offset: 0
      bit_width: 11
      description: "Vertical Synchronization Height (in\n              units of horizontal\
        \ scan line)"
  - !Register
    name: BPCR
    addr: 0xc
    size_bits: 32
    description: "Back Porch Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AHBP
      bit_offset: 16
      bit_width: 12
      description: "Accumulated Horizontal back porch (in\n              units of\
        \ pixel clock period)"
    - !Field
      name: AVBP
      bit_offset: 0
      bit_width: 11
      description: "Accumulated Vertical back porch (in\n              units of horizontal\
        \ scan line)"
  - !Register
    name: AWCR
    addr: 0x10
    size_bits: 32
    description: "Active Width Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AAV
      bit_offset: 16
      bit_width: 12
      description: AAV
    - !Field
      name: AAH
      bit_offset: 0
      bit_width: 11
      description: "Accumulated Active Height (in units of\n              horizontal\
        \ scan line)"
  - !Register
    name: TWCR
    addr: 0x14
    size_bits: 32
    description: "Total Width Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOTALW
      bit_offset: 16
      bit_width: 12
      description: "Total Width (in units of pixel clock\n              period)"
    - !Field
      name: TOTALH
      bit_offset: 0
      bit_width: 11
      description: "Total Height (in units of horizontal\n              scan line)"
  - !Register
    name: GCR
    addr: 0x18
    size_bits: 32
    description: Global Control Register
    reset_value: 0x2220
    fields:
    - !Field
      name: HSPOL
      bit_offset: 31
      bit_width: 1
      description: "Horizontal Synchronization\n              Polarity"
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSPOL
      bit_offset: 30
      bit_width: 1
      description: "Vertical Synchronization\n              Polarity"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEPOL
      bit_offset: 29
      bit_width: 1
      description: Data Enable Polarity
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCPOL
      bit_offset: 28
      bit_width: 1
      description: Pixel Clock Polarity
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEN
      bit_offset: 16
      bit_width: 1
      description: Dither Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRW
      bit_offset: 12
      bit_width: 3
      description: Dither Red Width
      read_allowed: true
      write_allowed: false
    - !Field
      name: DGW
      bit_offset: 8
      bit_width: 3
      description: Dither Green Width
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBW
      bit_offset: 4
      bit_width: 3
      description: Dither Blue Width
      read_allowed: true
      write_allowed: false
    - !Field
      name: LTDCEN
      bit_offset: 0
      bit_width: 1
      description: "LCD-TFT controller enable\n              bit"
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRCR
    addr: 0x24
    size_bits: 32
    description: "Shadow Reload Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VBR
      bit_offset: 1
      bit_width: 1
      description: Vertical Blanking Reload
    - !Field
      name: IMR
      bit_offset: 0
      bit_width: 1
      description: Immediate Reload
  - !Register
    name: BCCR
    addr: 0x2c
    size_bits: 32
    description: "Background Color Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCBLUE
      bit_offset: 0
      bit_width: 8
      description: "Background Color Blue\n              value"
    - !Field
      name: BCGREEN
      bit_offset: 8
      bit_width: 8
      description: "Background Color Green\n              value"
    - !Field
      name: BCRED
      bit_offset: 16
      bit_width: 8
      description: Background Color Red value
  - !Register
    name: IER
    addr: 0x34
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RRIE
      bit_offset: 3
      bit_width: 1
      description: "Register Reload interrupt\n              enable"
    - !Field
      name: TERRIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer Error Interrupt\n              Enable"
    - !Field
      name: FUIE
      bit_offset: 1
      bit_width: 1
      description: "FIFO Underrun Interrupt\n              Enable"
    - !Field
      name: LIE
      bit_offset: 0
      bit_width: 1
      description: Line Interrupt Enable
  - !Register
    name: ISR
    addr: 0x38
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RRIF
      bit_offset: 3
      bit_width: 1
      description: "Register Reload Interrupt\n              Flag"
    - !Field
      name: TERRIF
      bit_offset: 2
      bit_width: 1
      description: "Transfer Error interrupt\n              flag"
    - !Field
      name: FUIF
      bit_offset: 1
      bit_width: 1
      description: "FIFO Underrun Interrupt\n              flag"
    - !Field
      name: LIF
      bit_offset: 0
      bit_width: 1
      description: Line Interrupt flag
  - !Register
    name: ICR
    addr: 0x3c
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CRRIF
      bit_offset: 3
      bit_width: 1
      description: "Clears Register Reload Interrupt\n              Flag"
    - !Field
      name: CTERRIF
      bit_offset: 2
      bit_width: 1
      description: "Clears the Transfer Error Interrupt\n              Flag"
    - !Field
      name: CFUIF
      bit_offset: 1
      bit_width: 1
      description: "Clears the FIFO Underrun Interrupt\n              flag"
    - !Field
      name: CLIF
      bit_offset: 0
      bit_width: 1
      description: "Clears the Line Interrupt\n              Flag"
  - !Register
    name: LIPCR
    addr: 0x40
    size_bits: 32
    description: "Line Interrupt Position Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIPOS
      bit_offset: 0
      bit_width: 11
      description: Line Interrupt Position
  - !Register
    name: CPSR
    addr: 0x44
    size_bits: 32
    description: "Current Position Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CXPOS
      bit_offset: 16
      bit_width: 16
      description: Current X Position
    - !Field
      name: CYPOS
      bit_offset: 0
      bit_width: 16
      description: Current Y Position
  - !Register
    name: CDSR
    addr: 0x48
    size_bits: 32
    description: "Current Display Status\n          Register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xf
    fields:
    - !Field
      name: HSYNCS
      bit_offset: 3
      bit_width: 1
      description: "Horizontal Synchronization display\n              Status"
    - !Field
      name: VSYNCS
      bit_offset: 2
      bit_width: 1
      description: "Vertical Synchronization display\n              Status"
    - !Field
      name: HDES
      bit_offset: 1
      bit_width: 1
      description: "Horizontal Data Enable display\n              Status"
    - !Field
      name: VDES
      bit_offset: 0
      bit_width: 1
      description: "Vertical Data Enable display\n              Status"
  - !Register
    name: L1CR
    addr: 0x84
    size_bits: 32
    description: Layerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLUTEN
      bit_offset: 4
      bit_width: 1
      description: Color Look-Up Table Enable
    - !Field
      name: COLKEN
      bit_offset: 1
      bit_width: 1
      description: Color Keying Enable
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 1
      description: Layer Enable
  - !Register
    name: L1WHPCR
    addr: 0x88
    size_bits: 32
    description: "Layerx Window Horizontal Position\n          Configuration Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WHSPPOS
      bit_offset: 16
      bit_width: 12
      description: "Window Horizontal Stop\n              Position"
    - !Field
      name: WHSTPOS
      bit_offset: 0
      bit_width: 12
      description: "Window Horizontal Start\n              Position"
  - !Register
    name: L1WVPCR
    addr: 0x8c
    size_bits: 32
    description: "Layerx Window Vertical Position\n          Configuration Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WVSPPOS
      bit_offset: 16
      bit_width: 11
      description: "Window Vertical Stop\n              Position"
    - !Field
      name: WVSTPOS
      bit_offset: 0
      bit_width: 11
      description: "Window Vertical Start\n              Position"
  - !Register
    name: L1CKCR
    addr: 0x90
    size_bits: 32
    description: "Layerx Color Keying Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CKRED
      bit_offset: 16
      bit_width: 8
      description: Color Key Red value
    - !Field
      name: CKGREEN
      bit_offset: 8
      bit_width: 8
      description: Color Key Green value
    - !Field
      name: CKBLUE
      bit_offset: 0
      bit_width: 8
      description: Color Key Blue value
  - !Register
    name: L1PFCR
    addr: 0x94
    size_bits: 32
    description: "Layerx Pixel Format Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 3
      description: Pixel Format
  - !Register
    name: L1CACR
    addr: 0x98
    size_bits: 32
    description: "Layerx Constant Alpha Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CONSTA
      bit_offset: 0
      bit_width: 8
      description: Constant Alpha
  - !Register
    name: L1DCCR
    addr: 0x9c
    size_bits: 32
    description: "Layerx Default Color Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCALPHA
      bit_offset: 24
      bit_width: 8
      description: Default Color Alpha
    - !Field
      name: DCRED
      bit_offset: 16
      bit_width: 8
      description: Default Color Red
    - !Field
      name: DCGREEN
      bit_offset: 8
      bit_width: 8
      description: Default Color Green
    - !Field
      name: DCBLUE
      bit_offset: 0
      bit_width: 8
      description: Default Color Blue
  - !Register
    name: L1BFCR
    addr: 0xa0
    size_bits: 32
    description: "Layerx Blending Factors Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x607
    fields:
    - !Field
      name: BF1
      bit_offset: 8
      bit_width: 3
      description: Blending Factor 1
    - !Field
      name: BF2
      bit_offset: 0
      bit_width: 3
      description: Blending Factor 2
  - !Register
    name: L1CFBAR
    addr: 0xac
    size_bits: 32
    description: "Layerx Color Frame Buffer Address\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFBADD
      bit_offset: 0
      bit_width: 32
      description: "Color Frame Buffer Start\n              Address"
  - !Register
    name: L1CFBLR
    addr: 0xb0
    size_bits: 32
    description: "Layerx Color Frame Buffer Length\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFBP
      bit_offset: 16
      bit_width: 13
      description: "Color Frame Buffer Pitch in\n              bytes"
    - !Field
      name: CFBLL
      bit_offset: 0
      bit_width: 13
      description: "Color Frame Buffer Line\n              Length"
  - !Register
    name: L1CFBLNR
    addr: 0xb4
    size_bits: 32
    description: "Layerx ColorFrame Buffer Line Number\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFBLNBR
      bit_offset: 0
      bit_width: 11
      description: Frame Buffer Line Number
  - !Register
    name: L1CLUTWR
    addr: 0xc4
    size_bits: 32
    description: Layerx CLUT Write Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLUTADD
      bit_offset: 24
      bit_width: 8
      description: CLUT Address
    - !Field
      name: RED
      bit_offset: 16
      bit_width: 8
      description: Red value
    - !Field
      name: GREEN
      bit_offset: 8
      bit_width: 8
      description: Green value
    - !Field
      name: BLUE
      bit_offset: 0
      bit_width: 8
      description: Blue value
  - !Register
    name: L2CR
    addr: 0x104
    size_bits: 32
    description: Layerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLUTEN
      bit_offset: 4
      bit_width: 1
      description: Color Look-Up Table Enable
    - !Field
      name: COLKEN
      bit_offset: 1
      bit_width: 1
      description: Color Keying Enable
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 1
      description: Layer Enable
  - !Register
    name: L2WHPCR
    addr: 0x108
    size_bits: 32
    description: "Layerx Window Horizontal Position\n          Configuration Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WHSPPOS
      bit_offset: 16
      bit_width: 12
      description: "Window Horizontal Stop\n              Position"
    - !Field
      name: WHSTPOS
      bit_offset: 0
      bit_width: 12
      description: "Window Horizontal Start\n              Position"
  - !Register
    name: L2WVPCR
    addr: 0x10c
    size_bits: 32
    description: "Layerx Window Vertical Position\n          Configuration Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WVSPPOS
      bit_offset: 16
      bit_width: 11
      description: "Window Vertical Stop\n              Position"
    - !Field
      name: WVSTPOS
      bit_offset: 0
      bit_width: 11
      description: "Window Vertical Start\n              Position"
  - !Register
    name: L2CKCR
    addr: 0x110
    size_bits: 32
    description: "Layerx Color Keying Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CKRED
      bit_offset: 16
      bit_width: 8
      description: Color Key Red value
    - !Field
      name: CKGREEN
      bit_offset: 8
      bit_width: 8
      description: Color Key Green value
    - !Field
      name: CKBLUE
      bit_offset: 0
      bit_width: 8
      description: Color Key Blue value
  - !Register
    name: L2PFCR
    addr: 0x114
    size_bits: 32
    description: "Layerx Pixel Format Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 3
      description: Pixel Format
  - !Register
    name: L2CACR
    addr: 0x118
    size_bits: 32
    description: "Layerx Constant Alpha Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CONSTA
      bit_offset: 0
      bit_width: 8
      description: Constant Alpha
  - !Register
    name: L2DCCR
    addr: 0x11c
    size_bits: 32
    description: "Layerx Default Color Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCALPHA
      bit_offset: 24
      bit_width: 8
      description: Default Color Alpha
    - !Field
      name: DCRED
      bit_offset: 16
      bit_width: 8
      description: Default Color Red
    - !Field
      name: DCGREEN
      bit_offset: 8
      bit_width: 8
      description: Default Color Green
    - !Field
      name: DCBLUE
      bit_offset: 0
      bit_width: 8
      description: Default Color Blue
  - !Register
    name: L2BFCR
    addr: 0x120
    size_bits: 32
    description: "Layerx Blending Factors Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x607
    fields:
    - !Field
      name: BF1
      bit_offset: 8
      bit_width: 3
      description: Blending Factor 1
    - !Field
      name: BF2
      bit_offset: 0
      bit_width: 3
      description: Blending Factor 2
  - !Register
    name: L2CFBAR
    addr: 0x12c
    size_bits: 32
    description: "Layerx Color Frame Buffer Address\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFBADD
      bit_offset: 0
      bit_width: 32
      description: "Color Frame Buffer Start\n              Address"
  - !Register
    name: L2CFBLR
    addr: 0x130
    size_bits: 32
    description: "Layerx Color Frame Buffer Length\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFBP
      bit_offset: 16
      bit_width: 13
      description: "Color Frame Buffer Pitch in\n              bytes"
    - !Field
      name: CFBLL
      bit_offset: 0
      bit_width: 13
      description: "Color Frame Buffer Line\n              Length"
  - !Register
    name: L2CFBLNR
    addr: 0x134
    size_bits: 32
    description: "Layerx ColorFrame Buffer Line Number\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFBLNBR
      bit_offset: 0
      bit_width: 11
      description: Frame Buffer Line Number
  - !Register
    name: L2CLUTWR
    addr: 0x144
    size_bits: 32
    description: Layerx CLUT Write Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLUTADD
      bit_offset: 24
      bit_width: 8
      description: CLUT Address
    - !Field
      name: RED
      bit_offset: 16
      bit_width: 8
      description: Red value
    - !Field
      name: GREEN
      bit_offset: 8
      bit_width: 8
      description: Green value
    - !Field
      name: BLUE
      bit_offset: 0
      bit_width: 8
      description: Blue value
- !Module
  name: SPDIFRX
  description: Receiver Interface
  base_addr: 0x40004000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPDIFRXEN
      bit_offset: 0
      bit_width: 2
      description: Peripheral Block Enable
    - !Field
      name: RXDMAEN
      bit_offset: 2
      bit_width: 1
      description: "Receiver DMA ENable for data\n              flow"
    - !Field
      name: RXSTEO
      bit_offset: 3
      bit_width: 1
      description: STerEO Mode
    - !Field
      name: DRFMT
      bit_offset: 4
      bit_width: 2
      description: RX Data format
    - !Field
      name: PMSK
      bit_offset: 6
      bit_width: 1
      description: Mask Parity error bit
    - !Field
      name: VMSK
      bit_offset: 7
      bit_width: 1
      description: Mask of Validity bit
    - !Field
      name: CUMSK
      bit_offset: 8
      bit_width: 1
      description: "Mask of channel status and user\n              bits"
    - !Field
      name: PTMSK
      bit_offset: 9
      bit_width: 1
      description: Mask of Preamble Type bits
    - !Field
      name: CBDMAEN
      bit_offset: 10
      bit_width: 1
      description: "Control Buffer DMA ENable for control\n              flow"
    - !Field
      name: CHSEL
      bit_offset: 11
      bit_width: 1
      description: Channel Selection
    - !Field
      name: NBTR
      bit_offset: 12
      bit_width: 2
      description: "Maximum allowed re-tries during\n              synchronization\
        \ phase"
    - !Field
      name: WFA
      bit_offset: 14
      bit_width: 1
      description: Wait For Activity
    - !Field
      name: INSEL
      bit_offset: 16
      bit_width: 3
      description: input selection
    - !Field
      name: CKSEN
      bit_offset: 20
      bit_width: 1
      description: Symbol Clock Enable
    - !Field
      name: CKSBKPEN
      bit_offset: 21
      bit_width: 1
      description: Backup Symbol Clock Enable
  - !Register
    name: IMR
    addr: 0x4
    size_bits: 32
    description: Interrupt mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXNEIE
      bit_offset: 0
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: CSRNEIE
      bit_offset: 1
      bit_width: 1
      description: "Control Buffer Ready Interrupt\n              Enable"
    - !Field
      name: PERRIE
      bit_offset: 2
      bit_width: 1
      description: "Parity error interrupt\n              enable"
    - !Field
      name: OVRIE
      bit_offset: 3
      bit_width: 1
      description: "Overrun error Interrupt\n              Enable"
    - !Field
      name: SBLKIE
      bit_offset: 4
      bit_width: 1
      description: "Synchronization Block Detected Interrupt\n              Enable"
    - !Field
      name: SYNCDIE
      bit_offset: 5
      bit_width: 1
      description: Synchronization Done
    - !Field
      name: IFEIE
      bit_offset: 6
      bit_width: 1
      description: "Serial Interface Error Interrupt\n              Enable"
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXNE
      bit_offset: 0
      bit_width: 1
      description: "Read data register not\n              empty"
    - !Field
      name: CSRNE
      bit_offset: 1
      bit_width: 1
      description: "Control Buffer register is not\n              empty"
    - !Field
      name: PERR
      bit_offset: 2
      bit_width: 1
      description: Parity error
    - !Field
      name: OVR
      bit_offset: 3
      bit_width: 1
      description: Overrun error
    - !Field
      name: SBD
      bit_offset: 4
      bit_width: 1
      description: "Synchronization Block\n              Detected"
    - !Field
      name: SYNCD
      bit_offset: 5
      bit_width: 1
      description: Synchronization Done
    - !Field
      name: FERR
      bit_offset: 6
      bit_width: 1
      description: Framing error
    - !Field
      name: SERR
      bit_offset: 7
      bit_width: 1
      description: Synchronization error
    - !Field
      name: TERR
      bit_offset: 8
      bit_width: 1
      description: Time-out error
    - !Field
      name: WIDTH5
      bit_offset: 16
      bit_width: 15
      description: "Duration of 5 symbols counted with\n              SPDIF_CLK"
  - !Register
    name: IFCR
    addr: 0xc
    size_bits: 32
    description: Interrupt Flag Clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PERRCF
      bit_offset: 2
      bit_width: 1
      description: "Clears the Parity error\n              flag"
    - !Field
      name: OVRCF
      bit_offset: 3
      bit_width: 1
      description: "Clears the Overrun error\n              flag"
    - !Field
      name: SBDCF
      bit_offset: 4
      bit_width: 1
      description: "Clears the Synchronization Block\n              Detected flag"
    - !Field
      name: SYNCDCF
      bit_offset: 5
      bit_width: 1
      description: "Clears the Synchronization Done\n              flag"
  - !Register
    name: DR_00
    addr: 0x10
    size_bits: 32
    description: Data input register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 24
      description: Parity Error bit
    - !Field
      name: PE
      bit_offset: 24
      bit_width: 1
      description: Parity Error bit
    - !Field
      name: V
      bit_offset: 25
      bit_width: 1
      description: Validity bit
    - !Field
      name: U
      bit_offset: 26
      bit_width: 1
      description: User bit
    - !Field
      name: C
      bit_offset: 27
      bit_width: 1
      description: Channel Status bit
    - !Field
      name: PT
      bit_offset: 28
      bit_width: 2
      description: Preamble Type
  - !Register
    name: CSR
    addr: 0x14
    size_bits: 32
    description: Channel Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: USR
      bit_offset: 0
      bit_width: 16
      description: User data information
    - !Field
      name: CS
      bit_offset: 16
      bit_width: 8
      description: "Channel A status\n              information"
    - !Field
      name: SOB
      bit_offset: 24
      bit_width: 1
      description: Start Of Block
  - !Register
    name: DIR
    addr: 0x18
    size_bits: 32
    description: Debug Information register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: THI
      bit_offset: 0
      bit_width: 13
      description: Threshold HIGH
    - !Field
      name: TLO
      bit_offset: 16
      bit_width: 13
      description: Threshold LOW
  - !Register
    name: VERR
    addr: 0x3f4
    size_bits: 32
    description: SPDIFRX version register
    read_allowed: true
    write_allowed: false
    reset_value: 0x12
    fields:
    - !Field
      name: MINREV
      bit_offset: 0
      bit_width: 4
      description: Minor revision
    - !Field
      name: MAJREV
      bit_offset: 4
      bit_width: 4
      description: Major revision
  - !Register
    name: IDR
    addr: 0x3f8
    size_bits: 32
    description: "SPDIFRX identification\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x130041
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      description: SPDIFRX identifier
  - !Register
    name: SIDR
    addr: 0x3fc
    size_bits: 32
    description: "SPDIFRX size identification\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xa3c5dd01
    fields:
    - !Field
      name: SID
      bit_offset: 0
      bit_width: 32
      description: Size identification
  - !Register
    name: DR_01
    addr: 0x10
    size_bits: 32
    description: Data input register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: Parity Error bit
    - !Field
      name: V
      bit_offset: 1
      bit_width: 1
      description: Validity bit
    - !Field
      name: U
      bit_offset: 2
      bit_width: 1
      description: User bit
    - !Field
      name: C
      bit_offset: 3
      bit_width: 1
      description: Channel Status bit
    - !Field
      name: PT
      bit_offset: 4
      bit_width: 2
      description: Preamble Type
    - !Field
      name: DR
      bit_offset: 8
      bit_width: 24
      description: Data value
  - !Register
    name: DR_10
    addr: 0x10
    size_bits: 32
    description: Data input register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DRNL1
      bit_offset: 0
      bit_width: 16
      description: Data value
    - !Field
      name: DRNL2
      bit_offset: 16
      bit_width: 16
      description: Data value
- !Module
  name: ADC3
  description: Analog to Digital Converter
  base_addr: 0x58026000
  size: 0xd1
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: "ADC interrupt and status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: "ADC group injected contexts queue\n              overflow flag"
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: ADC analog watchdog 3 flag
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: ADC analog watchdog 2 flag
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: ADC analog watchdog 1 flag
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: "ADC group injected end of sequence\n              conversions\
        \ flag"
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected end of unitary\n              conversion flag"
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular overrun\n              flag"
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: "ADC group regular end of sequence\n              conversions flag"
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular end of unitary\n              conversion flag"
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: "ADC group regular end of sampling\n              flag"
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADC ready flag
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: ADC interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: "ADC group injected contexts queue\n              overflow interrupt"
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: "ADC analog watchdog 3\n              interrupt"
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: "ADC analog watchdog 2\n              interrupt"
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: "ADC analog watchdog 1\n              interrupt"
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: "ADC group injected end of sequence\n              conversions\
        \ interrupt"
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected end of unitary\n              conversion interrupt"
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular overrun\n              interrupt"
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: "ADC group regular end of sequence\n              conversions interrupt"
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular end of unitary\n              conversion interrupt"
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: "ADC group regular end of sampling\n              interrupt"
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADC ready interrupt
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: ADC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADC calibration
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: "ADC differential mode for\n              calibration"
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: ADC deep power down enable
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: "ADC voltage regulator\n              enable"
    - !Field
      name: LINCALRDYW6
      bit_offset: 27
      bit_width: 1
      description: "Linearity calibration ready Word\n              6"
    - !Field
      name: LINCALRDYW5
      bit_offset: 26
      bit_width: 1
      description: "Linearity calibration ready Word\n              5"
    - !Field
      name: LINCALRDYW4
      bit_offset: 25
      bit_width: 1
      description: "Linearity calibration ready Word\n              4"
    - !Field
      name: LINCALRDYW3
      bit_offset: 24
      bit_width: 1
      description: "Linearity calibration ready Word\n              3"
    - !Field
      name: LINCALRDYW2
      bit_offset: 23
      bit_width: 1
      description: "Linearity calibration ready Word\n              2"
    - !Field
      name: LINCALRDYW1
      bit_offset: 22
      bit_width: 1
      description: "Linearity calibration ready Word\n              1"
    - !Field
      name: ADCALLIN
      bit_offset: 16
      bit_width: 1
      description: Linearity calibration
    - !Field
      name: BOOST
      bit_offset: 8
      bit_width: 2
      description: Boost mode control
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected conversion\n              stop"
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular conversion\n              stop"
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: "ADC group injected conversion\n              start"
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular conversion\n              start"
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADC disable
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADC enable
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: ADC configuration register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: "ADC group injected contexts queue\n              disable"
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: "ADC analog watchdog 1 monitored channel\n              selection"
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: "ADC group injected automatic trigger\n              mode"
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: "ADC analog watchdog 1 enable on scope\n              ADC group\
        \ injected"
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: "ADC analog watchdog 1 enable on scope\n              ADC group\
        \ regular"
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: "ADC analog watchdog 1 monitoring a\n              single channel\
        \ or all channels"
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: "ADC group injected contexts queue\n              mode"
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: "ADC group injected sequencer\n              discontinuous mode"
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: "ADC group regular sequencer\n              discontinuous number\
        \ of ranks"
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: "ADC group regular sequencer\n              discontinuous mode"
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: ADC low power auto wait
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: "ADC group regular continuous conversion\n              mode"
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: "ADC group regular overrun\n              configuration"
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: "ADC group regular external trigger\n              polarity"
    - !Field
      name: EXTSEL
      bit_offset: 5
      bit_width: 5
      description: "ADC group regular external trigger\n              source"
    - !Field
      name: RES
      bit_offset: 2
      bit_width: 3
      description: ADC data resolution
    - !Field
      name: DMNGT
      bit_offset: 0
      bit_width: 2
      description: ADC DMA transfer enable
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: ADC configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: "ADC oversampler enable on scope ADC\n              group regular"
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: "ADC oversampler enable on scope ADC\n              group injected"
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ADC oversampling shift
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: "ADC oversampling discontinuous mode\n              (triggered\
        \ mode) for ADC group regular"
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: Regular Oversampling mode
    - !Field
      name: RSHIFT1
      bit_offset: 11
      bit_width: 1
      description: "Right-shift data after Offset 1\n              correction"
    - !Field
      name: RSHIFT2
      bit_offset: 12
      bit_width: 1
      description: "Right-shift data after Offset 2\n              correction"
    - !Field
      name: RSHIFT3
      bit_offset: 13
      bit_width: 1
      description: "Right-shift data after Offset 3\n              correction"
    - !Field
      name: RSHIFT4
      bit_offset: 14
      bit_width: 1
      description: "Right-shift data after Offset 4\n              correction"
    - !Field
      name: OSR
      bit_offset: 16
      bit_width: 10
      description: Oversampling ratio
    - !Field
      name: LSHIFT
      bit_offset: 28
      bit_width: 4
      description: Left shift factor
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: ADC sampling time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: "ADC channel 9 sampling time\n              selection"
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: "ADC channel 8 sampling time\n              selection"
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: "ADC channel 7 sampling time\n              selection"
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: "ADC channel 6 sampling time\n              selection"
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: "ADC channel 5 sampling time\n              selection"
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: "ADC channel 4 sampling time\n              selection"
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: "ADC channel 3 sampling time\n              selection"
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: "ADC channel 2 sampling time\n              selection"
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: "ADC channel 1 sampling time\n              selection"
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: ADC sampling time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP19
      bit_offset: 27
      bit_width: 3
      description: "ADC channel 18 sampling time\n              selection"
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: "ADC channel 18 sampling time\n              selection"
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: "ADC channel 17 sampling time\n              selection"
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: "ADC channel 16 sampling time\n              selection"
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: "ADC channel 15 sampling time\n              selection"
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: "ADC channel 14 sampling time\n              selection"
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: "ADC channel 13 sampling time\n              selection"
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: "ADC channel 12 sampling time\n              selection"
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: "ADC channel 11 sampling time\n              selection"
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: "ADC channel 10 sampling time\n              selection"
  - !Register
    name: LTR1
    addr: 0x20
    size_bits: 32
    description: "ADC analog watchdog 1 threshold\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: LTR1
      bit_offset: 0
      bit_width: 26
      description: "ADC analog watchdog 1 threshold\n              low"
  - !Register
    name: LHTR1
    addr: 0x24
    size_bits: 32
    description: "ADC analog watchdog 2 threshold\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: LHTR1
      bit_offset: 0
      bit_width: 26
      description: "ADC analog watchdog 2 threshold\n              low"
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              4"
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              3"
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              2"
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              1"
    - !Field
      name: L3
      bit_offset: 0
      bit_width: 4
      description: L3
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              9"
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              8"
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              7"
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              6"
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              5"
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              14"
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              13"
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              12"
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              11"
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              10"
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          4"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              16"
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              15"
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: "ADC group regular conversion data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: "ADC group regular conversion\n              data"
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: "ADC group injected sequencer\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: "ADC group injected sequencer rank\n              4"
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: "ADC group injected sequencer rank\n              3"
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: "ADC group injected sequencer rank\n              2"
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: "ADC group injected sequencer rank\n              1"
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: "ADC group injected external trigger\n              polarity"
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: "ADC group injected external trigger\n              source"
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: "ADC group injected sequencer scan\n              length"
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: ADC offset number 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: ADC offset number 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: ADC offset number 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: ADC offset number 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: "ADC group injected sequencer rank 1\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 1\n              conversion\
        \ data"
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: "ADC group injected sequencer rank 2\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 2\n              conversion\
        \ data"
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: "ADC group injected sequencer rank 3\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 3\n              conversion\
        \ data"
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: "ADC group injected sequencer rank 4\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 4\n              conversion\
        \ data"
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: "ADC analog watchdog 2 configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 20
      description: "ADC analog watchdog 2 monitored channel\n              selection"
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: "ADC analog watchdog 3 configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 1
      bit_width: 20
      description: "ADC analog watchdog 3 monitored channel\n              selection"
  - !Register
    name: DIFSEL
    addr: 0xc0
    size_bits: 32
    description: "ADC channel differential or single-ended\n          mode selection\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIFSEL
      bit_offset: 0
      bit_width: 20
      description: "ADC channel differential or single-ended\n              mode for\
        \ channel"
  - !Register
    name: CALFACT
    addr: 0xc4
    size_bits: 32
    description: "ADC calibration factors\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 11
      description: "ADC calibration factor in differential\n              mode"
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 11
      description: "ADC calibration factor in single-ended\n              mode"
  - !Register
    name: PCSEL
    addr: 0x1c
    size_bits: 32
    description: "ADC pre channel selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCSEL
      bit_offset: 0
      bit_width: 20
      description: "Channel x (VINP[i]) pre\n              selection"
  - !Register
    name: LTR2
    addr: 0xb0
    size_bits: 32
    description: "ADC watchdog lower threshold register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTR2
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 2 lower\n              threshold"
  - !Register
    name: HTR2
    addr: 0xb4
    size_bits: 32
    description: "ADC watchdog higher threshold register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HTR2
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 2 higher\n              threshold"
  - !Register
    name: LTR3
    addr: 0xb8
    size_bits: 32
    description: "ADC watchdog lower threshold register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTR3
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 3 lower\n              threshold"
  - !Register
    name: HTR3
    addr: 0xbc
    size_bits: 32
    description: "ADC watchdog higher threshold register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HTR3
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 3 higher\n              threshold"
  - !Register
    name: CALFACT2
    addr: 0xc8
    size_bits: 32
    description: "ADC Calibration Factor register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LINCALFACT
      bit_offset: 0
      bit_width: 30
      description: "Linearity Calibration\n              Factor"
- !Module
  name: ADC1
  description: Analog to Digital Converter
  base_addr: 0x40022000
  size: 0xd1
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: "ADC interrupt and status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: "ADC group injected contexts queue\n              overflow flag"
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: ADC analog watchdog 3 flag
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: ADC analog watchdog 2 flag
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: ADC analog watchdog 1 flag
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: "ADC group injected end of sequence\n              conversions\
        \ flag"
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected end of unitary\n              conversion flag"
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular overrun\n              flag"
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: "ADC group regular end of sequence\n              conversions flag"
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular end of unitary\n              conversion flag"
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: "ADC group regular end of sampling\n              flag"
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADC ready flag
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: ADC interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: "ADC group injected contexts queue\n              overflow interrupt"
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: "ADC analog watchdog 3\n              interrupt"
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: "ADC analog watchdog 2\n              interrupt"
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: "ADC analog watchdog 1\n              interrupt"
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: "ADC group injected end of sequence\n              conversions\
        \ interrupt"
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected end of unitary\n              conversion interrupt"
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular overrun\n              interrupt"
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: "ADC group regular end of sequence\n              conversions interrupt"
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular end of unitary\n              conversion interrupt"
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: "ADC group regular end of sampling\n              interrupt"
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADC ready interrupt
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: ADC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADC calibration
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: "ADC differential mode for\n              calibration"
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: ADC deep power down enable
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: "ADC voltage regulator\n              enable"
    - !Field
      name: LINCALRDYW6
      bit_offset: 27
      bit_width: 1
      description: "Linearity calibration ready Word\n              6"
    - !Field
      name: LINCALRDYW5
      bit_offset: 26
      bit_width: 1
      description: "Linearity calibration ready Word\n              5"
    - !Field
      name: LINCALRDYW4
      bit_offset: 25
      bit_width: 1
      description: "Linearity calibration ready Word\n              4"
    - !Field
      name: LINCALRDYW3
      bit_offset: 24
      bit_width: 1
      description: "Linearity calibration ready Word\n              3"
    - !Field
      name: LINCALRDYW2
      bit_offset: 23
      bit_width: 1
      description: "Linearity calibration ready Word\n              2"
    - !Field
      name: LINCALRDYW1
      bit_offset: 22
      bit_width: 1
      description: "Linearity calibration ready Word\n              1"
    - !Field
      name: ADCALLIN
      bit_offset: 16
      bit_width: 1
      description: Linearity calibration
    - !Field
      name: BOOST
      bit_offset: 8
      bit_width: 2
      description: Boost mode control
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected conversion\n              stop"
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular conversion\n              stop"
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: "ADC group injected conversion\n              start"
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular conversion\n              start"
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADC disable
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADC enable
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: ADC configuration register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: "ADC group injected contexts queue\n              disable"
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: "ADC analog watchdog 1 monitored channel\n              selection"
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: "ADC group injected automatic trigger\n              mode"
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: "ADC analog watchdog 1 enable on scope\n              ADC group\
        \ injected"
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: "ADC analog watchdog 1 enable on scope\n              ADC group\
        \ regular"
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: "ADC analog watchdog 1 monitoring a\n              single channel\
        \ or all channels"
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: "ADC group injected contexts queue\n              mode"
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: "ADC group injected sequencer\n              discontinuous mode"
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: "ADC group regular sequencer\n              discontinuous number\
        \ of ranks"
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: "ADC group regular sequencer\n              discontinuous mode"
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: ADC low power auto wait
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: "ADC group regular continuous conversion\n              mode"
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: "ADC group regular overrun\n              configuration"
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: "ADC group regular external trigger\n              polarity"
    - !Field
      name: EXTSEL
      bit_offset: 5
      bit_width: 5
      description: "ADC group regular external trigger\n              source"
    - !Field
      name: RES
      bit_offset: 2
      bit_width: 3
      description: ADC data resolution
    - !Field
      name: DMNGT
      bit_offset: 0
      bit_width: 2
      description: ADC DMA transfer enable
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: ADC configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: "ADC oversampler enable on scope ADC\n              group regular"
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: "ADC oversampler enable on scope ADC\n              group injected"
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ADC oversampling shift
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: "ADC oversampling discontinuous mode\n              (triggered\
        \ mode) for ADC group regular"
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: Regular Oversampling mode
    - !Field
      name: RSHIFT1
      bit_offset: 11
      bit_width: 1
      description: "Right-shift data after Offset 1\n              correction"
    - !Field
      name: RSHIFT2
      bit_offset: 12
      bit_width: 1
      description: "Right-shift data after Offset 2\n              correction"
    - !Field
      name: RSHIFT3
      bit_offset: 13
      bit_width: 1
      description: "Right-shift data after Offset 3\n              correction"
    - !Field
      name: RSHIFT4
      bit_offset: 14
      bit_width: 1
      description: "Right-shift data after Offset 4\n              correction"
    - !Field
      name: OSR
      bit_offset: 16
      bit_width: 10
      description: Oversampling ratio
    - !Field
      name: LSHIFT
      bit_offset: 28
      bit_width: 4
      description: Left shift factor
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: ADC sampling time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: "ADC channel 9 sampling time\n              selection"
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: "ADC channel 8 sampling time\n              selection"
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: "ADC channel 7 sampling time\n              selection"
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: "ADC channel 6 sampling time\n              selection"
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: "ADC channel 5 sampling time\n              selection"
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: "ADC channel 4 sampling time\n              selection"
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: "ADC channel 3 sampling time\n              selection"
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: "ADC channel 2 sampling time\n              selection"
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: "ADC channel 1 sampling time\n              selection"
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: ADC sampling time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP19
      bit_offset: 27
      bit_width: 3
      description: "ADC channel 18 sampling time\n              selection"
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: "ADC channel 18 sampling time\n              selection"
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: "ADC channel 17 sampling time\n              selection"
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: "ADC channel 16 sampling time\n              selection"
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: "ADC channel 15 sampling time\n              selection"
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: "ADC channel 14 sampling time\n              selection"
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: "ADC channel 13 sampling time\n              selection"
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: "ADC channel 12 sampling time\n              selection"
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: "ADC channel 11 sampling time\n              selection"
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: "ADC channel 10 sampling time\n              selection"
  - !Register
    name: LTR1
    addr: 0x20
    size_bits: 32
    description: "ADC analog watchdog 1 threshold\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: LTR1
      bit_offset: 0
      bit_width: 26
      description: "ADC analog watchdog 1 threshold\n              low"
  - !Register
    name: LHTR1
    addr: 0x24
    size_bits: 32
    description: "ADC analog watchdog 2 threshold\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: LHTR1
      bit_offset: 0
      bit_width: 26
      description: "ADC analog watchdog 2 threshold\n              low"
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              4"
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              3"
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              2"
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              1"
    - !Field
      name: L3
      bit_offset: 0
      bit_width: 4
      description: L3
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              9"
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              8"
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              7"
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              6"
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              5"
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              14"
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              13"
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              12"
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              11"
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              10"
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          4"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              16"
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              15"
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: "ADC group regular conversion data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: "ADC group regular conversion\n              data"
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: "ADC group injected sequencer\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: "ADC group injected sequencer rank\n              4"
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: "ADC group injected sequencer rank\n              3"
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: "ADC group injected sequencer rank\n              2"
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: "ADC group injected sequencer rank\n              1"
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: "ADC group injected external trigger\n              polarity"
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: "ADC group injected external trigger\n              source"
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: "ADC group injected sequencer scan\n              length"
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: ADC offset number 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: ADC offset number 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: ADC offset number 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: ADC offset number 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: "ADC group injected sequencer rank 1\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 1\n              conversion\
        \ data"
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: "ADC group injected sequencer rank 2\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 2\n              conversion\
        \ data"
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: "ADC group injected sequencer rank 3\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 3\n              conversion\
        \ data"
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: "ADC group injected sequencer rank 4\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 4\n              conversion\
        \ data"
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: "ADC analog watchdog 2 configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 20
      description: "ADC analog watchdog 2 monitored channel\n              selection"
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: "ADC analog watchdog 3 configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 1
      bit_width: 20
      description: "ADC analog watchdog 3 monitored channel\n              selection"
  - !Register
    name: DIFSEL
    addr: 0xc0
    size_bits: 32
    description: "ADC channel differential or single-ended\n          mode selection\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIFSEL
      bit_offset: 0
      bit_width: 20
      description: "ADC channel differential or single-ended\n              mode for\
        \ channel"
  - !Register
    name: CALFACT
    addr: 0xc4
    size_bits: 32
    description: "ADC calibration factors\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 11
      description: "ADC calibration factor in differential\n              mode"
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 11
      description: "ADC calibration factor in single-ended\n              mode"
  - !Register
    name: PCSEL
    addr: 0x1c
    size_bits: 32
    description: "ADC pre channel selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCSEL
      bit_offset: 0
      bit_width: 20
      description: "Channel x (VINP[i]) pre\n              selection"
  - !Register
    name: LTR2
    addr: 0xb0
    size_bits: 32
    description: "ADC watchdog lower threshold register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTR2
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 2 lower\n              threshold"
  - !Register
    name: HTR2
    addr: 0xb4
    size_bits: 32
    description: "ADC watchdog higher threshold register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HTR2
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 2 higher\n              threshold"
  - !Register
    name: LTR3
    addr: 0xb8
    size_bits: 32
    description: "ADC watchdog lower threshold register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTR3
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 3 lower\n              threshold"
  - !Register
    name: HTR3
    addr: 0xbc
    size_bits: 32
    description: "ADC watchdog higher threshold register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HTR3
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 3 higher\n              threshold"
  - !Register
    name: CALFACT2
    addr: 0xc8
    size_bits: 32
    description: "ADC Calibration Factor register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LINCALFACT
      bit_offset: 0
      bit_width: 30
      description: "Linearity Calibration\n              Factor"
- !Module
  name: ADC2
  description: Analog to Digital Converter
  base_addr: 0x40022100
  size: 0xd1
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: "ADC interrupt and status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVF
      bit_offset: 10
      bit_width: 1
      description: "ADC group injected contexts queue\n              overflow flag"
    - !Field
      name: AWD3
      bit_offset: 9
      bit_width: 1
      description: ADC analog watchdog 3 flag
    - !Field
      name: AWD2
      bit_offset: 8
      bit_width: 1
      description: ADC analog watchdog 2 flag
    - !Field
      name: AWD1
      bit_offset: 7
      bit_width: 1
      description: ADC analog watchdog 1 flag
    - !Field
      name: JEOS
      bit_offset: 6
      bit_width: 1
      description: "ADC group injected end of sequence\n              conversions\
        \ flag"
    - !Field
      name: JEOC
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected end of unitary\n              conversion flag"
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular overrun\n              flag"
    - !Field
      name: EOS
      bit_offset: 3
      bit_width: 1
      description: "ADC group regular end of sequence\n              conversions flag"
    - !Field
      name: EOC
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular end of unitary\n              conversion flag"
    - !Field
      name: EOSMP
      bit_offset: 1
      bit_width: 1
      description: "ADC group regular end of sampling\n              flag"
    - !Field
      name: ADRDY
      bit_offset: 0
      bit_width: 1
      description: ADC ready flag
  - !Register
    name: IER
    addr: 0x4
    size_bits: 32
    description: ADC interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQOVFIE
      bit_offset: 10
      bit_width: 1
      description: "ADC group injected contexts queue\n              overflow interrupt"
    - !Field
      name: AWD3IE
      bit_offset: 9
      bit_width: 1
      description: "ADC analog watchdog 3\n              interrupt"
    - !Field
      name: AWD2IE
      bit_offset: 8
      bit_width: 1
      description: "ADC analog watchdog 2\n              interrupt"
    - !Field
      name: AWD1IE
      bit_offset: 7
      bit_width: 1
      description: "ADC analog watchdog 1\n              interrupt"
    - !Field
      name: JEOSIE
      bit_offset: 6
      bit_width: 1
      description: "ADC group injected end of sequence\n              conversions\
        \ interrupt"
    - !Field
      name: JEOCIE
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected end of unitary\n              conversion interrupt"
    - !Field
      name: OVRIE
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular overrun\n              interrupt"
    - !Field
      name: EOSIE
      bit_offset: 3
      bit_width: 1
      description: "ADC group regular end of sequence\n              conversions interrupt"
    - !Field
      name: EOCIE
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular end of unitary\n              conversion interrupt"
    - !Field
      name: EOSMPIE
      bit_offset: 1
      bit_width: 1
      description: "ADC group regular end of sampling\n              interrupt"
    - !Field
      name: ADRDYIE
      bit_offset: 0
      bit_width: 1
      description: ADC ready interrupt
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: ADC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADCAL
      bit_offset: 31
      bit_width: 1
      description: ADC calibration
    - !Field
      name: ADCALDIF
      bit_offset: 30
      bit_width: 1
      description: "ADC differential mode for\n              calibration"
    - !Field
      name: DEEPPWD
      bit_offset: 29
      bit_width: 1
      description: ADC deep power down enable
    - !Field
      name: ADVREGEN
      bit_offset: 28
      bit_width: 1
      description: "ADC voltage regulator\n              enable"
    - !Field
      name: LINCALRDYW6
      bit_offset: 27
      bit_width: 1
      description: "Linearity calibration ready Word\n              6"
    - !Field
      name: LINCALRDYW5
      bit_offset: 26
      bit_width: 1
      description: "Linearity calibration ready Word\n              5"
    - !Field
      name: LINCALRDYW4
      bit_offset: 25
      bit_width: 1
      description: "Linearity calibration ready Word\n              4"
    - !Field
      name: LINCALRDYW3
      bit_offset: 24
      bit_width: 1
      description: "Linearity calibration ready Word\n              3"
    - !Field
      name: LINCALRDYW2
      bit_offset: 23
      bit_width: 1
      description: "Linearity calibration ready Word\n              2"
    - !Field
      name: LINCALRDYW1
      bit_offset: 22
      bit_width: 1
      description: "Linearity calibration ready Word\n              1"
    - !Field
      name: ADCALLIN
      bit_offset: 16
      bit_width: 1
      description: Linearity calibration
    - !Field
      name: BOOST
      bit_offset: 8
      bit_width: 2
      description: Boost mode control
    - !Field
      name: JADSTP
      bit_offset: 5
      bit_width: 1
      description: "ADC group injected conversion\n              stop"
    - !Field
      name: ADSTP
      bit_offset: 4
      bit_width: 1
      description: "ADC group regular conversion\n              stop"
    - !Field
      name: JADSTART
      bit_offset: 3
      bit_width: 1
      description: "ADC group injected conversion\n              start"
    - !Field
      name: ADSTART
      bit_offset: 2
      bit_width: 1
      description: "ADC group regular conversion\n              start"
    - !Field
      name: ADDIS
      bit_offset: 1
      bit_width: 1
      description: ADC disable
    - !Field
      name: ADEN
      bit_offset: 0
      bit_width: 1
      description: ADC enable
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: ADC configuration register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JQDIS
      bit_offset: 31
      bit_width: 1
      description: "ADC group injected contexts queue\n              disable"
    - !Field
      name: AWDCH1CH
      bit_offset: 26
      bit_width: 5
      description: "ADC analog watchdog 1 monitored channel\n              selection"
    - !Field
      name: JAUTO
      bit_offset: 25
      bit_width: 1
      description: "ADC group injected automatic trigger\n              mode"
    - !Field
      name: JAWD1EN
      bit_offset: 24
      bit_width: 1
      description: "ADC analog watchdog 1 enable on scope\n              ADC group\
        \ injected"
    - !Field
      name: AWD1EN
      bit_offset: 23
      bit_width: 1
      description: "ADC analog watchdog 1 enable on scope\n              ADC group\
        \ regular"
    - !Field
      name: AWD1SGL
      bit_offset: 22
      bit_width: 1
      description: "ADC analog watchdog 1 monitoring a\n              single channel\
        \ or all channels"
    - !Field
      name: JQM
      bit_offset: 21
      bit_width: 1
      description: "ADC group injected contexts queue\n              mode"
    - !Field
      name: JDISCEN
      bit_offset: 20
      bit_width: 1
      description: "ADC group injected sequencer\n              discontinuous mode"
    - !Field
      name: DISCNUM
      bit_offset: 17
      bit_width: 3
      description: "ADC group regular sequencer\n              discontinuous number\
        \ of ranks"
    - !Field
      name: DISCEN
      bit_offset: 16
      bit_width: 1
      description: "ADC group regular sequencer\n              discontinuous mode"
    - !Field
      name: AUTDLY
      bit_offset: 14
      bit_width: 1
      description: ADC low power auto wait
    - !Field
      name: CONT
      bit_offset: 13
      bit_width: 1
      description: "ADC group regular continuous conversion\n              mode"
    - !Field
      name: OVRMOD
      bit_offset: 12
      bit_width: 1
      description: "ADC group regular overrun\n              configuration"
    - !Field
      name: EXTEN
      bit_offset: 10
      bit_width: 2
      description: "ADC group regular external trigger\n              polarity"
    - !Field
      name: EXTSEL
      bit_offset: 5
      bit_width: 5
      description: "ADC group regular external trigger\n              source"
    - !Field
      name: RES
      bit_offset: 2
      bit_width: 3
      description: ADC data resolution
    - !Field
      name: DMNGT
      bit_offset: 0
      bit_width: 2
      description: ADC DMA transfer enable
  - !Register
    name: CFGR2
    addr: 0x10
    size_bits: 32
    description: ADC configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ROVSE
      bit_offset: 0
      bit_width: 1
      description: "ADC oversampler enable on scope ADC\n              group regular"
    - !Field
      name: JOVSE
      bit_offset: 1
      bit_width: 1
      description: "ADC oversampler enable on scope ADC\n              group injected"
    - !Field
      name: OVSS
      bit_offset: 5
      bit_width: 4
      description: ADC oversampling shift
    - !Field
      name: TROVS
      bit_offset: 9
      bit_width: 1
      description: "ADC oversampling discontinuous mode\n              (triggered\
        \ mode) for ADC group regular"
    - !Field
      name: ROVSM
      bit_offset: 10
      bit_width: 1
      description: Regular Oversampling mode
    - !Field
      name: RSHIFT1
      bit_offset: 11
      bit_width: 1
      description: "Right-shift data after Offset 1\n              correction"
    - !Field
      name: RSHIFT2
      bit_offset: 12
      bit_width: 1
      description: "Right-shift data after Offset 2\n              correction"
    - !Field
      name: RSHIFT3
      bit_offset: 13
      bit_width: 1
      description: "Right-shift data after Offset 3\n              correction"
    - !Field
      name: RSHIFT4
      bit_offset: 14
      bit_width: 1
      description: "Right-shift data after Offset 4\n              correction"
    - !Field
      name: OSR
      bit_offset: 16
      bit_width: 10
      description: Oversampling ratio
    - !Field
      name: LSHIFT
      bit_offset: 28
      bit_width: 4
      description: Left shift factor
  - !Register
    name: SMPR1
    addr: 0x14
    size_bits: 32
    description: ADC sampling time register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP9
      bit_offset: 27
      bit_width: 3
      description: "ADC channel 9 sampling time\n              selection"
    - !Field
      name: SMP8
      bit_offset: 24
      bit_width: 3
      description: "ADC channel 8 sampling time\n              selection"
    - !Field
      name: SMP7
      bit_offset: 21
      bit_width: 3
      description: "ADC channel 7 sampling time\n              selection"
    - !Field
      name: SMP6
      bit_offset: 18
      bit_width: 3
      description: "ADC channel 6 sampling time\n              selection"
    - !Field
      name: SMP5
      bit_offset: 15
      bit_width: 3
      description: "ADC channel 5 sampling time\n              selection"
    - !Field
      name: SMP4
      bit_offset: 12
      bit_width: 3
      description: "ADC channel 4 sampling time\n              selection"
    - !Field
      name: SMP3
      bit_offset: 9
      bit_width: 3
      description: "ADC channel 3 sampling time\n              selection"
    - !Field
      name: SMP2
      bit_offset: 6
      bit_width: 3
      description: "ADC channel 2 sampling time\n              selection"
    - !Field
      name: SMP1
      bit_offset: 3
      bit_width: 3
      description: "ADC channel 1 sampling time\n              selection"
  - !Register
    name: SMPR2
    addr: 0x18
    size_bits: 32
    description: ADC sampling time register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMP19
      bit_offset: 27
      bit_width: 3
      description: "ADC channel 18 sampling time\n              selection"
    - !Field
      name: SMP18
      bit_offset: 24
      bit_width: 3
      description: "ADC channel 18 sampling time\n              selection"
    - !Field
      name: SMP17
      bit_offset: 21
      bit_width: 3
      description: "ADC channel 17 sampling time\n              selection"
    - !Field
      name: SMP16
      bit_offset: 18
      bit_width: 3
      description: "ADC channel 16 sampling time\n              selection"
    - !Field
      name: SMP15
      bit_offset: 15
      bit_width: 3
      description: "ADC channel 15 sampling time\n              selection"
    - !Field
      name: SMP14
      bit_offset: 12
      bit_width: 3
      description: "ADC channel 14 sampling time\n              selection"
    - !Field
      name: SMP13
      bit_offset: 9
      bit_width: 3
      description: "ADC channel 13 sampling time\n              selection"
    - !Field
      name: SMP12
      bit_offset: 6
      bit_width: 3
      description: "ADC channel 12 sampling time\n              selection"
    - !Field
      name: SMP11
      bit_offset: 3
      bit_width: 3
      description: "ADC channel 11 sampling time\n              selection"
    - !Field
      name: SMP10
      bit_offset: 0
      bit_width: 3
      description: "ADC channel 10 sampling time\n              selection"
  - !Register
    name: LTR1
    addr: 0x20
    size_bits: 32
    description: "ADC analog watchdog 1 threshold\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: LTR1
      bit_offset: 0
      bit_width: 26
      description: "ADC analog watchdog 1 threshold\n              low"
  - !Register
    name: LHTR1
    addr: 0x24
    size_bits: 32
    description: "ADC analog watchdog 2 threshold\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff0000
    fields:
    - !Field
      name: LHTR1
      bit_offset: 0
      bit_width: 26
      description: "ADC analog watchdog 2 threshold\n              low"
  - !Register
    name: SQR1
    addr: 0x30
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ4
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              4"
    - !Field
      name: SQ3
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              3"
    - !Field
      name: SQ2
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              2"
    - !Field
      name: SQ1
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              1"
    - !Field
      name: L3
      bit_offset: 0
      bit_width: 4
      description: L3
  - !Register
    name: SQR2
    addr: 0x34
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ9
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              9"
    - !Field
      name: SQ8
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              8"
    - !Field
      name: SQ7
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              7"
    - !Field
      name: SQ6
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              6"
    - !Field
      name: SQ5
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              5"
  - !Register
    name: SQR3
    addr: 0x38
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ14
      bit_offset: 24
      bit_width: 5
      description: "ADC group regular sequencer rank\n              14"
    - !Field
      name: SQ13
      bit_offset: 18
      bit_width: 5
      description: "ADC group regular sequencer rank\n              13"
    - !Field
      name: SQ12
      bit_offset: 12
      bit_width: 5
      description: "ADC group regular sequencer rank\n              12"
    - !Field
      name: SQ11
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              11"
    - !Field
      name: SQ10
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              10"
  - !Register
    name: SQR4
    addr: 0x3c
    size_bits: 32
    description: "ADC group regular sequencer ranks register\n          4"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SQ16
      bit_offset: 6
      bit_width: 5
      description: "ADC group regular sequencer rank\n              16"
    - !Field
      name: SQ15
      bit_offset: 0
      bit_width: 5
      description: "ADC group regular sequencer rank\n              15"
  - !Register
    name: DR
    addr: 0x40
    size_bits: 32
    description: "ADC group regular conversion data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 16
      description: "ADC group regular conversion\n              data"
  - !Register
    name: JSQR
    addr: 0x4c
    size_bits: 32
    description: "ADC group injected sequencer\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JSQ4
      bit_offset: 27
      bit_width: 5
      description: "ADC group injected sequencer rank\n              4"
    - !Field
      name: JSQ3
      bit_offset: 21
      bit_width: 5
      description: "ADC group injected sequencer rank\n              3"
    - !Field
      name: JSQ2
      bit_offset: 15
      bit_width: 5
      description: "ADC group injected sequencer rank\n              2"
    - !Field
      name: JSQ1
      bit_offset: 9
      bit_width: 5
      description: "ADC group injected sequencer rank\n              1"
    - !Field
      name: JEXTEN
      bit_offset: 7
      bit_width: 2
      description: "ADC group injected external trigger\n              polarity"
    - !Field
      name: JEXTSEL
      bit_offset: 2
      bit_width: 5
      description: "ADC group injected external trigger\n              source"
    - !Field
      name: JL
      bit_offset: 0
      bit_width: 2
      description: "ADC group injected sequencer scan\n              length"
  - !Register
    name: OFR1
    addr: 0x60
    size_bits: 32
    description: ADC offset number 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR2
    addr: 0x64
    size_bits: 32
    description: ADC offset number 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR3
    addr: 0x68
    size_bits: 32
    description: ADC offset number 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: OFR4
    addr: 0x6c
    size_bits: 32
    description: ADC offset number 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSATE
      bit_offset: 31
      bit_width: 1
      description: ADC offset number 1 enable
    - !Field
      name: OFFSET1_CH
      bit_offset: 26
      bit_width: 5
      description: "ADC offset number 1 channel\n              selection"
    - !Field
      name: OFFSET1
      bit_offset: 0
      bit_width: 26
      description: "ADC offset number 1 offset\n              level"
  - !Register
    name: JDR1
    addr: 0x80
    size_bits: 32
    description: "ADC group injected sequencer rank 1\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA1
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 1\n              conversion\
        \ data"
  - !Register
    name: JDR2
    addr: 0x84
    size_bits: 32
    description: "ADC group injected sequencer rank 2\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA2
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 2\n              conversion\
        \ data"
  - !Register
    name: JDR3
    addr: 0x88
    size_bits: 32
    description: "ADC group injected sequencer rank 3\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA3
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 3\n              conversion\
        \ data"
  - !Register
    name: JDR4
    addr: 0x8c
    size_bits: 32
    description: "ADC group injected sequencer rank 4\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATA4
      bit_offset: 0
      bit_width: 32
      description: "ADC group injected sequencer rank 4\n              conversion\
        \ data"
  - !Register
    name: AWD2CR
    addr: 0xa0
    size_bits: 32
    description: "ADC analog watchdog 2 configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD2CH
      bit_offset: 0
      bit_width: 20
      description: "ADC analog watchdog 2 monitored channel\n              selection"
  - !Register
    name: AWD3CR
    addr: 0xa4
    size_bits: 32
    description: "ADC analog watchdog 3 configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AWD3CH
      bit_offset: 1
      bit_width: 20
      description: "ADC analog watchdog 3 monitored channel\n              selection"
  - !Register
    name: DIFSEL
    addr: 0xc0
    size_bits: 32
    description: "ADC channel differential or single-ended\n          mode selection\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIFSEL
      bit_offset: 0
      bit_width: 20
      description: "ADC channel differential or single-ended\n              mode for\
        \ channel"
  - !Register
    name: CALFACT
    addr: 0xc4
    size_bits: 32
    description: "ADC calibration factors\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALFACT_D
      bit_offset: 16
      bit_width: 11
      description: "ADC calibration factor in differential\n              mode"
    - !Field
      name: CALFACT_S
      bit_offset: 0
      bit_width: 11
      description: "ADC calibration factor in single-ended\n              mode"
  - !Register
    name: PCSEL
    addr: 0x1c
    size_bits: 32
    description: "ADC pre channel selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCSEL
      bit_offset: 0
      bit_width: 20
      description: "Channel x (VINP[i]) pre\n              selection"
  - !Register
    name: LTR2
    addr: 0xb0
    size_bits: 32
    description: "ADC watchdog lower threshold register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTR2
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 2 lower\n              threshold"
  - !Register
    name: HTR2
    addr: 0xb4
    size_bits: 32
    description: "ADC watchdog higher threshold register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HTR2
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 2 higher\n              threshold"
  - !Register
    name: LTR3
    addr: 0xb8
    size_bits: 32
    description: "ADC watchdog lower threshold register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTR3
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 3 lower\n              threshold"
  - !Register
    name: HTR3
    addr: 0xbc
    size_bits: 32
    description: "ADC watchdog higher threshold register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HTR3
      bit_offset: 0
      bit_width: 26
      description: "Analog watchdog 3 higher\n              threshold"
  - !Register
    name: CALFACT2
    addr: 0xc8
    size_bits: 32
    description: "ADC Calibration Factor register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LINCALFACT
      bit_offset: 0
      bit_width: 30
      description: "Linearity Calibration\n              Factor"
- !Module
  name: ADC3_Common
  description: Analog-to-Digital Converter
  base_addr: 0x58026300
  size: 0x100
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: ADC Common status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADRDY_MST
      bit_offset: 0
      bit_width: 1
      description: Master ADC ready
    - !Field
      name: EOSMP_MST
      bit_offset: 1
      bit_width: 1
      description: "End of Sampling phase flag of the master\n              ADC"
    - !Field
      name: EOC_MST
      bit_offset: 2
      bit_width: 1
      description: "End of regular conversion of the master\n              ADC"
    - !Field
      name: EOS_MST
      bit_offset: 3
      bit_width: 1
      description: "End of regular sequence flag of the\n              master ADC"
    - !Field
      name: OVR_MST
      bit_offset: 4
      bit_width: 1
      description: "Overrun flag of the master\n              ADC"
    - !Field
      name: JEOC_MST
      bit_offset: 5
      bit_width: 1
      description: "End of injected conversion flag of the\n              master ADC"
    - !Field
      name: JEOS_MST
      bit_offset: 6
      bit_width: 1
      description: "End of injected sequence flag of the\n              master ADC"
    - !Field
      name: AWD1_MST
      bit_offset: 7
      bit_width: 1
      description: "Analog watchdog 1 flag of the master\n              ADC"
    - !Field
      name: AWD2_MST
      bit_offset: 8
      bit_width: 1
      description: "Analog watchdog 2 flag of the master\n              ADC"
    - !Field
      name: AWD3_MST
      bit_offset: 9
      bit_width: 1
      description: "Analog watchdog 3 flag of the master\n              ADC"
    - !Field
      name: JQOVF_MST
      bit_offset: 10
      bit_width: 1
      description: "Injected Context Queue Overflow flag of\n              the master\
        \ ADC"
    - !Field
      name: ADRDY_SLV
      bit_offset: 16
      bit_width: 1
      description: Slave ADC ready
    - !Field
      name: EOSMP_SLV
      bit_offset: 17
      bit_width: 1
      description: "End of Sampling phase flag of the slave\n              ADC"
    - !Field
      name: EOC_SLV
      bit_offset: 18
      bit_width: 1
      description: "End of regular conversion of the slave\n              ADC"
    - !Field
      name: EOS_SLV
      bit_offset: 19
      bit_width: 1
      description: "End of regular sequence flag of the\n              slave ADC"
    - !Field
      name: OVR_SLV
      bit_offset: 20
      bit_width: 1
      description: "Overrun flag of the slave\n              ADC"
    - !Field
      name: JEOC_SLV
      bit_offset: 21
      bit_width: 1
      description: "End of injected conversion flag of the\n              slave ADC"
    - !Field
      name: JEOS_SLV
      bit_offset: 22
      bit_width: 1
      description: "End of injected sequence flag of the\n              slave ADC"
    - !Field
      name: AWD1_SLV
      bit_offset: 23
      bit_width: 1
      description: "Analog watchdog 1 flag of the slave\n              ADC"
    - !Field
      name: AWD2_SLV
      bit_offset: 24
      bit_width: 1
      description: "Analog watchdog 2 flag of the slave\n              ADC"
    - !Field
      name: AWD3_SLV
      bit_offset: 25
      bit_width: 1
      description: "Analog watchdog 3 flag of the slave\n              ADC"
    - !Field
      name: JQOVF_SLV
      bit_offset: 26
      bit_width: 1
      description: "Injected Context Queue Overflow flag of\n              the slave\
        \ ADC"
  - !Register
    name: CCR
    addr: 0x8
    size_bits: 32
    description: ADC common control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DUAL
      bit_offset: 0
      bit_width: 5
      description: Dual ADC mode selection
    - !Field
      name: DELAY
      bit_offset: 8
      bit_width: 4
      description: "Delay between 2 sampling\n              phases"
    - !Field
      name: DAMDF
      bit_offset: 14
      bit_width: 2
      description: Dual ADC Mode Data Format
    - !Field
      name: CKMODE
      bit_offset: 16
      bit_width: 2
      description: ADC clock mode
    - !Field
      name: PRESC
      bit_offset: 18
      bit_width: 4
      description: ADC prescaler
    - !Field
      name: VREFEN
      bit_offset: 22
      bit_width: 1
      description: VREFINT enable
    - !Field
      name: TSEN
      bit_offset: 23
      bit_width: 1
      description: Temperature sensor enable
    - !Field
      name: VBATEN
      bit_offset: 24
      bit_width: 1
      description: VBAT enable
  - !Register
    name: CDR
    addr: 0xc
    size_bits: 32
    description: "ADC common regular data register for dual\n          and triple\
      \ modes"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA_SLV
      bit_offset: 16
      bit_width: 16
      description: "Regular data of the slave\n              ADC"
    - !Field
      name: RDATA_MST
      bit_offset: 0
      bit_width: 16
      description: "Regular data of the master\n              ADC"
  - !Register
    name: CDR2
    addr: 0x10
    size_bits: 32
    description: "ADC x common regular data register for\n          32-bit dual mode"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA_ALT
      bit_offset: 0
      bit_width: 32
      description: "Regular data of the master/slave\n              alternated ADCs"
- !Module
  name: ADC12_Common
  description: Analog-to-Digital Converter
  base_addr: 0x40022300
  size: 0x100
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: ADC Common status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADRDY_MST
      bit_offset: 0
      bit_width: 1
      description: Master ADC ready
    - !Field
      name: EOSMP_MST
      bit_offset: 1
      bit_width: 1
      description: "End of Sampling phase flag of the master\n              ADC"
    - !Field
      name: EOC_MST
      bit_offset: 2
      bit_width: 1
      description: "End of regular conversion of the master\n              ADC"
    - !Field
      name: EOS_MST
      bit_offset: 3
      bit_width: 1
      description: "End of regular sequence flag of the\n              master ADC"
    - !Field
      name: OVR_MST
      bit_offset: 4
      bit_width: 1
      description: "Overrun flag of the master\n              ADC"
    - !Field
      name: JEOC_MST
      bit_offset: 5
      bit_width: 1
      description: "End of injected conversion flag of the\n              master ADC"
    - !Field
      name: JEOS_MST
      bit_offset: 6
      bit_width: 1
      description: "End of injected sequence flag of the\n              master ADC"
    - !Field
      name: AWD1_MST
      bit_offset: 7
      bit_width: 1
      description: "Analog watchdog 1 flag of the master\n              ADC"
    - !Field
      name: AWD2_MST
      bit_offset: 8
      bit_width: 1
      description: "Analog watchdog 2 flag of the master\n              ADC"
    - !Field
      name: AWD3_MST
      bit_offset: 9
      bit_width: 1
      description: "Analog watchdog 3 flag of the master\n              ADC"
    - !Field
      name: JQOVF_MST
      bit_offset: 10
      bit_width: 1
      description: "Injected Context Queue Overflow flag of\n              the master\
        \ ADC"
    - !Field
      name: ADRDY_SLV
      bit_offset: 16
      bit_width: 1
      description: Slave ADC ready
    - !Field
      name: EOSMP_SLV
      bit_offset: 17
      bit_width: 1
      description: "End of Sampling phase flag of the slave\n              ADC"
    - !Field
      name: EOC_SLV
      bit_offset: 18
      bit_width: 1
      description: "End of regular conversion of the slave\n              ADC"
    - !Field
      name: EOS_SLV
      bit_offset: 19
      bit_width: 1
      description: "End of regular sequence flag of the\n              slave ADC"
    - !Field
      name: OVR_SLV
      bit_offset: 20
      bit_width: 1
      description: "Overrun flag of the slave\n              ADC"
    - !Field
      name: JEOC_SLV
      bit_offset: 21
      bit_width: 1
      description: "End of injected conversion flag of the\n              slave ADC"
    - !Field
      name: JEOS_SLV
      bit_offset: 22
      bit_width: 1
      description: "End of injected sequence flag of the\n              slave ADC"
    - !Field
      name: AWD1_SLV
      bit_offset: 23
      bit_width: 1
      description: "Analog watchdog 1 flag of the slave\n              ADC"
    - !Field
      name: AWD2_SLV
      bit_offset: 24
      bit_width: 1
      description: "Analog watchdog 2 flag of the slave\n              ADC"
    - !Field
      name: AWD3_SLV
      bit_offset: 25
      bit_width: 1
      description: "Analog watchdog 3 flag of the slave\n              ADC"
    - !Field
      name: JQOVF_SLV
      bit_offset: 26
      bit_width: 1
      description: "Injected Context Queue Overflow flag of\n              the slave\
        \ ADC"
  - !Register
    name: CCR
    addr: 0x8
    size_bits: 32
    description: ADC common control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DUAL
      bit_offset: 0
      bit_width: 5
      description: Dual ADC mode selection
    - !Field
      name: DELAY
      bit_offset: 8
      bit_width: 4
      description: "Delay between 2 sampling\n              phases"
    - !Field
      name: DAMDF
      bit_offset: 14
      bit_width: 2
      description: Dual ADC Mode Data Format
    - !Field
      name: CKMODE
      bit_offset: 16
      bit_width: 2
      description: ADC clock mode
    - !Field
      name: PRESC
      bit_offset: 18
      bit_width: 4
      description: ADC prescaler
    - !Field
      name: VREFEN
      bit_offset: 22
      bit_width: 1
      description: VREFINT enable
    - !Field
      name: TSEN
      bit_offset: 23
      bit_width: 1
      description: Temperature sensor enable
    - !Field
      name: VBATEN
      bit_offset: 24
      bit_width: 1
      description: VBAT enable
  - !Register
    name: CDR
    addr: 0xc
    size_bits: 32
    description: "ADC common regular data register for dual\n          and triple\
      \ modes"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA_SLV
      bit_offset: 16
      bit_width: 16
      description: "Regular data of the slave\n              ADC"
    - !Field
      name: RDATA_MST
      bit_offset: 0
      bit_width: 16
      description: "Regular data of the master\n              ADC"
  - !Register
    name: CDR2
    addr: 0x10
    size_bits: 32
    description: "ADC x common regular data register for\n          32-bit dual mode"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATA_ALT
      bit_offset: 0
      bit_width: 32
      description: "Regular data of the master/slave\n              alternated ADCs"
- !Module
  name: DMAMUX1
  description: DMAMUX
  base_addr: 0x40020800
  size: 0x400
  registers:
  - !Register
    name: C0CR
    addr: 0x0
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C1CR
    addr: 0x4
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C2CR
    addr: 0x8
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C3CR
    addr: 0xc
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C4CR
    addr: 0x10
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C5CR
    addr: 0x14
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C6CR
    addr: 0x18
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C7CR
    addr: 0x1c
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C8CR
    addr: 0x20
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C9CR
    addr: 0x24
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C10CR
    addr: 0x28
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C11CR
    addr: 0x2c
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C12CR
    addr: 0x30
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C13CR
    addr: 0x34
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C14CR
    addr: 0x38
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: C15CR
    addr: 0x3c
    size_bits: 32
    description: "DMAMux - DMA request line multiplexer\n          channel x control\
      \ register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAREQ_ID
      bit_offset: 0
      bit_width: 8
      description: "Input DMA request line\n              selected"
    - !Field
      name: SOIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at synchronization\n              event overrun"
    - !Field
      name: EGE
      bit_offset: 9
      bit_width: 1
      description: "Event generation\n              enable/disable"
    - !Field
      name: SE
      bit_offset: 16
      bit_width: 1
      description: "Synchronous operating mode\n              enable/disable"
    - !Field
      name: SPOL
      bit_offset: 17
      bit_width: 2
      description: "Synchronization event type selector\n              Defines the\
        \ synchronization event on the selected\n              synchronization input:"
    - !Field
      name: NBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to forward\n              Defines the number\
        \ of DMA requests forwarded before\n              output event is generated.\
        \ In synchronous mode, it\n              also defines the number of DMA requests\
        \ to forward\n              after a synchronization event, then stop forwarding.\n\
        \              The actual number of DMA requests forwarded is\n          \
        \    NBREQ+1. Note: This field can only be written when\n              both\
        \ SE and EGE bits are reset."
    - !Field
      name: SYNC_ID
      bit_offset: 24
      bit_width: 5
      description: "Synchronization input\n              selected"
  - !Register
    name: RG0CR
    addr: 0x100
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG1CR
    addr: 0x104
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG2CR
    addr: 0x108
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG3CR
    addr: 0x10c
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG4CR
    addr: 0x110
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG5CR
    addr: 0x114
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG6CR
    addr: 0x118
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RG7CR
    addr: 0x11c
    size_bits: 32
    description: "DMAMux - DMA request generator channel x\n          control register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIG_ID
      bit_offset: 0
      bit_width: 5
      description: "DMA request trigger input\n              selected"
    - !Field
      name: OIE
      bit_offset: 8
      bit_width: 1
      description: "Interrupt enable at trigger event\n              overrun"
    - !Field
      name: GE
      bit_offset: 16
      bit_width: 1
      description: "DMA request generator channel\n              enable/disable"
    - !Field
      name: GPOL
      bit_offset: 17
      bit_width: 2
      description: "DMA request generator trigger event type\n              selection\
        \ Defines the trigger event on the selected\n              DMA request trigger\
        \ input"
    - !Field
      name: GNBREQ
      bit_offset: 19
      bit_width: 5
      description: "Number of DMA requests to generate\n              Defines the\
        \ number of DMA requests generated after a\n              trigger event, then\
        \ stop generating. The actual\n              number of generated DMA requests\
        \ is GNBREQ+1. Note:\n              This field can only be written when GE\
        \ bit is\n              reset."
  - !Register
    name: RGSR
    addr: 0x140
    size_bits: 32
    description: "DMAMux - DMA request generator status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OF
      bit_offset: 0
      bit_width: 8
      description: "Trigger event overrun flag The flag is\n              set when\
        \ a trigger event occurs on DMA request\n              generator channel x,\
        \ while the DMA request generator\n              counter value is lower than\
        \ GNBREQ. The flag is\n              cleared by writing 1 to the corresponding\
        \ COFx bit in\n              DMAMUX_RGCFR register."
  - !Register
    name: RGCFR
    addr: 0x144
    size_bits: 32
    description: "DMAMux - DMA request generator clear flag\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COF
      bit_offset: 0
      bit_width: 8
      description: "Clear trigger event overrun flag Upon\n              setting,\
        \ this bit clears the corresponding overrun\n              flag OFx in the\
        \ DMAMUX_RGCSR register."
  - !Register
    name: CSR
    addr: 0x80
    size_bits: 32
    description: "DMAMUX request line multiplexer interrupt\n          channel status\
      \ register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SOF
      bit_offset: 0
      bit_width: 16
      description: "Synchronization overrun event\n              flag"
  - !Register
    name: CFR
    addr: 0x84
    size_bits: 32
    description: "DMAMUX request line multiplexer interrupt\n          clear flag\
      \ register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CSOF
      bit_offset: 0
      bit_width: 16
      description: "Clear synchronization overrun event\n              flag"
- !Module
  name: CRC
  description: Cryptographic processor
  base_addr: 0x58024c00
  size: 0x400
  registers:
  - !Register
    name: DR
    addr: 0x0
    size_bits: 32
    description: Data register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DR
      bit_offset: 0
      bit_width: 32
      description: Data Register
  - !Register
    name: IDR
    addr: 0x4
    size_bits: 32
    description: Independent Data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IDR
      bit_offset: 0
      bit_width: 32
      description: Independent Data register
  - !Register
    name: CR
    addr: 0x8
    size_bits: 32
    description: Control register
    fields:
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: RESET bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: POLYSIZE
      bit_offset: 3
      bit_width: 2
      description: Polynomial size
      read_allowed: true
      write_allowed: true
    - !Field
      name: REV_IN
      bit_offset: 5
      bit_width: 2
      description: Reverse input data
      read_allowed: true
      write_allowed: true
    - !Field
      name: REV_OUT
      bit_offset: 7
      bit_width: 1
      description: Reverse output data
      read_allowed: true
      write_allowed: true
  - !Register
    name: INIT
    addr: 0xc
    size_bits: 32
    description: Initial CRC value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_INIT
      bit_offset: 0
      bit_width: 32
      description: "Programmable initial CRC\n              value"
  - !Register
    name: POL
    addr: 0x10
    size_bits: 32
    description: CRC polynomial
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL
      bit_offset: 0
      bit_width: 32
      description: Programmable polynomial
- !Module
  name: RCC
  description: Reset and clock control
  base_addr: 0x58024400
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: clock control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x83
    fields:
    - !Field
      name: HSION
      bit_offset: 0
      bit_width: 1
      description: "Internal high-speed clock\n              enable"
    - !Field
      name: HSIKERON
      bit_offset: 1
      bit_width: 1
      description: "High Speed Internal clock enable in Stop\n              mode"
    - !Field
      name: HSIRDY
      bit_offset: 2
      bit_width: 1
      description: HSI clock ready flag
    - !Field
      name: HSIDIV
      bit_offset: 3
      bit_width: 2
      description: HSI clock divider
    - !Field
      name: HSIDIVF
      bit_offset: 5
      bit_width: 1
      description: HSI divider flag
    - !Field
      name: CSION
      bit_offset: 7
      bit_width: 1
      description: CSI clock enable
    - !Field
      name: CSIRDY
      bit_offset: 8
      bit_width: 1
      description: CSI clock ready flag
    - !Field
      name: CSIKERON
      bit_offset: 9
      bit_width: 1
      description: "CSI clock enable in Stop\n              mode"
    - !Field
      name: RC48ON
      bit_offset: 12
      bit_width: 1
      description: RC48 clock enable
    - !Field
      name: RC48RDY
      bit_offset: 13
      bit_width: 1
      description: RC48 clock ready flag
    - !Field
      name: D1CKRDY
      bit_offset: 14
      bit_width: 1
      description: "D1 domain clocks ready\n              flag"
    - !Field
      name: D2CKRDY
      bit_offset: 15
      bit_width: 1
      description: "D2 domain clocks ready\n              flag"
    - !Field
      name: HSEON
      bit_offset: 16
      bit_width: 1
      description: HSE clock enable
    - !Field
      name: HSERDY
      bit_offset: 17
      bit_width: 1
      description: HSE clock ready flag
    - !Field
      name: HSEBYP
      bit_offset: 18
      bit_width: 1
      description: HSE clock bypass
    - !Field
      name: HSECSSON
      bit_offset: 19
      bit_width: 1
      description: "HSE Clock Security System\n              enable"
    - !Field
      name: PLL1ON
      bit_offset: 24
      bit_width: 1
      description: PLL1 enable
    - !Field
      name: PLL1RDY
      bit_offset: 25
      bit_width: 1
      description: PLL1 clock ready flag
    - !Field
      name: PLL2ON
      bit_offset: 26
      bit_width: 1
      description: PLL2 enable
    - !Field
      name: PLL2RDY
      bit_offset: 27
      bit_width: 1
      description: PLL2 clock ready flag
    - !Field
      name: PLL3ON
      bit_offset: 28
      bit_width: 1
      description: PLL3 enable
    - !Field
      name: PLL3RDY
      bit_offset: 29
      bit_width: 1
      description: PLL3 clock ready flag
  - !Register
    name: ICSCR
    addr: 0x4
    size_bits: 32
    description: "RCC Internal Clock Source Calibration\n          Register"
    reset_value: 0x40000000
    fields:
    - !Field
      name: HSICAL
      bit_offset: 0
      bit_width: 12
      description: HSI clock calibration
      read_allowed: true
      write_allowed: false
    - !Field
      name: HSITRIM
      bit_offset: 12
      bit_width: 6
      description: HSI clock trimming
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSICAL
      bit_offset: 18
      bit_width: 8
      description: CSI clock calibration
      read_allowed: true
      write_allowed: false
    - !Field
      name: CSITRIM
      bit_offset: 26
      bit_width: 5
      description: CSI clock trimming
      read_allowed: true
      write_allowed: true
  - !Register
    name: CRRCR
    addr: 0x8
    size_bits: 32
    description: RCC Clock Recovery RC Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RC48CAL
      bit_offset: 0
      bit_width: 10
      description: "Internal RC 48 MHz clock\n              calibration"
  - !Register
    name: CFGR
    addr: 0x10
    size_bits: 32
    description: "RCC Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SW
      bit_offset: 0
      bit_width: 3
      description: System clock switch
    - !Field
      name: SWS
      bit_offset: 3
      bit_width: 3
      description: System clock switch status
    - !Field
      name: STOPWUCK
      bit_offset: 6
      bit_width: 1
      description: "System clock selection after a wake up\n              from system\
        \ Stop"
    - !Field
      name: STOPKERWUCK
      bit_offset: 7
      bit_width: 1
      description: "Kernel clock selection after a wake up\n              from system\
        \ Stop"
    - !Field
      name: RTCPRE
      bit_offset: 8
      bit_width: 6
      description: "HSE division factor for RTC\n              clock"
    - !Field
      name: HRTIMSEL
      bit_offset: 14
      bit_width: 1
      description: "High Resolution Timer clock prescaler\n              selection"
    - !Field
      name: TIMPRE
      bit_offset: 15
      bit_width: 1
      description: "Timers clocks prescaler\n              selection"
    - !Field
      name: MCO1PRE
      bit_offset: 18
      bit_width: 4
      description: MCO1 prescaler
    - !Field
      name: MCO1SEL
      bit_offset: 22
      bit_width: 3
      description: "Micro-controller clock output\n              1"
    - !Field
      name: MCO2PRE
      bit_offset: 25
      bit_width: 4
      description: MCO2 prescaler
    - !Field
      name: MCO2SEL
      bit_offset: 29
      bit_width: 3
      description: "Micro-controller clock output\n              2"
  - !Register
    name: D1CFGR
    addr: 0x18
    size_bits: 32
    description: "RCC Domain 1 Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPRE
      bit_offset: 0
      bit_width: 4
      description: D1 domain AHB prescaler
    - !Field
      name: D1PPRE
      bit_offset: 4
      bit_width: 3
      description: D1 domain APB3 prescaler
    - !Field
      name: D1CPRE
      bit_offset: 8
      bit_width: 4
      description: D1 domain Core prescaler
  - !Register
    name: D2CFGR
    addr: 0x1c
    size_bits: 32
    description: "RCC Domain 2 Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: D2PPRE1
      bit_offset: 4
      bit_width: 3
      description: D2 domain APB1 prescaler
    - !Field
      name: D2PPRE2
      bit_offset: 8
      bit_width: 3
      description: D2 domain APB2 prescaler
  - !Register
    name: D3CFGR
    addr: 0x20
    size_bits: 32
    description: "RCC Domain 3 Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: D3PPRE
      bit_offset: 4
      bit_width: 3
      description: D3 domain APB4 prescaler
  - !Register
    name: PLLCKSELR
    addr: 0x28
    size_bits: 32
    description: "RCC PLLs Clock Source Selection\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2020200
    fields:
    - !Field
      name: PLLSRC
      bit_offset: 0
      bit_width: 2
      description: "DIVMx and PLLs clock source\n              selection"
    - !Field
      name: DIVM1
      bit_offset: 4
      bit_width: 6
      description: Prescaler for PLL1
    - !Field
      name: DIVM2
      bit_offset: 12
      bit_width: 6
      description: Prescaler for PLL2
    - !Field
      name: DIVM3
      bit_offset: 20
      bit_width: 6
      description: Prescaler for PLL3
  - !Register
    name: PLLCFGR
    addr: 0x2c
    size_bits: 32
    description: "RCC PLLs Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x1ff0000
    fields:
    - !Field
      name: PLL1FRACEN
      bit_offset: 0
      bit_width: 1
      description: "PLL1 fractional latch\n              enable"
    - !Field
      name: PLL1VCOSEL
      bit_offset: 1
      bit_width: 1
      description: PLL1 VCO selection
    - !Field
      name: PLL1RGE
      bit_offset: 2
      bit_width: 2
      description: PLL1 input frequency range
    - !Field
      name: PLL2FRACEN
      bit_offset: 4
      bit_width: 1
      description: "PLL2 fractional latch\n              enable"
    - !Field
      name: PLL2VCOSEL
      bit_offset: 5
      bit_width: 1
      description: PLL2 VCO selection
    - !Field
      name: PLL2RGE
      bit_offset: 6
      bit_width: 2
      description: PLL2 input frequency range
    - !Field
      name: PLL3FRACEN
      bit_offset: 8
      bit_width: 1
      description: "PLL3 fractional latch\n              enable"
    - !Field
      name: PLL3VCOSEL
      bit_offset: 9
      bit_width: 1
      description: PLL3 VCO selection
    - !Field
      name: PLL3RGE
      bit_offset: 10
      bit_width: 2
      description: PLL3 input frequency range
    - !Field
      name: DIVP1EN
      bit_offset: 16
      bit_width: 1
      description: "PLL1 DIVP divider output\n              enable"
    - !Field
      name: DIVQ1EN
      bit_offset: 17
      bit_width: 1
      description: "PLL1 DIVQ divider output\n              enable"
    - !Field
      name: DIVR1EN
      bit_offset: 18
      bit_width: 1
      description: "PLL1 DIVR divider output\n              enable"
    - !Field
      name: DIVP2EN
      bit_offset: 19
      bit_width: 1
      description: "PLL2 DIVP divider output\n              enable"
    - !Field
      name: DIVQ2EN
      bit_offset: 20
      bit_width: 1
      description: "PLL2 DIVQ divider output\n              enable"
    - !Field
      name: DIVR2EN
      bit_offset: 21
      bit_width: 1
      description: "PLL2 DIVR divider output\n              enable"
    - !Field
      name: DIVP3EN
      bit_offset: 22
      bit_width: 1
      description: "PLL3 DIVP divider output\n              enable"
    - !Field
      name: DIVQ3EN
      bit_offset: 23
      bit_width: 1
      description: "PLL3 DIVQ divider output\n              enable"
    - !Field
      name: DIVR3EN
      bit_offset: 24
      bit_width: 1
      description: "PLL3 DIVR divider output\n              enable"
  - !Register
    name: PLL1DIVR
    addr: 0x30
    size_bits: 32
    description: "RCC PLL1 Dividers Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x1010280
    fields:
    - !Field
      name: DIVN1
      bit_offset: 0
      bit_width: 9
      description: "Multiplication factor for PLL1\n              VCO"
    - !Field
      name: DIVP1
      bit_offset: 9
      bit_width: 7
      description: PLL1 DIVP division factor
    - !Field
      name: DIVQ1
      bit_offset: 16
      bit_width: 7
      description: PLL1 DIVQ division factor
    - !Field
      name: DIVR1
      bit_offset: 24
      bit_width: 7
      description: PLL1 DIVR division factor
  - !Register
    name: PLL1FRACR
    addr: 0x34
    size_bits: 32
    description: "RCC PLL1 Fractional Divider\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACN1
      bit_offset: 3
      bit_width: 13
      description: "Fractional part of the multiplication\n              factor for\
        \ PLL1 VCO"
  - !Register
    name: PLL2DIVR
    addr: 0x38
    size_bits: 32
    description: "RCC PLL2 Dividers Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x1010280
    fields:
    - !Field
      name: DIVN1
      bit_offset: 0
      bit_width: 9
      description: "Multiplication factor for PLL1\n              VCO"
    - !Field
      name: DIVP1
      bit_offset: 9
      bit_width: 7
      description: PLL1 DIVP division factor
    - !Field
      name: DIVQ1
      bit_offset: 16
      bit_width: 7
      description: PLL1 DIVQ division factor
    - !Field
      name: DIVR1
      bit_offset: 24
      bit_width: 7
      description: PLL1 DIVR division factor
  - !Register
    name: PLL2FRACR
    addr: 0x3c
    size_bits: 32
    description: "RCC PLL2 Fractional Divider\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACN2
      bit_offset: 3
      bit_width: 13
      description: "Fractional part of the multiplication\n              factor for\
        \ PLL VCO"
  - !Register
    name: PLL3DIVR
    addr: 0x40
    size_bits: 32
    description: "RCC PLL3 Dividers Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x1010280
    fields:
    - !Field
      name: DIVN3
      bit_offset: 0
      bit_width: 9
      description: "Multiplication factor for PLL1\n              VCO"
    - !Field
      name: DIVP3
      bit_offset: 9
      bit_width: 7
      description: PLL DIVP division factor
    - !Field
      name: DIVQ3
      bit_offset: 16
      bit_width: 7
      description: PLL DIVQ division factor
    - !Field
      name: DIVR3
      bit_offset: 24
      bit_width: 7
      description: PLL DIVR division factor
  - !Register
    name: PLL3FRACR
    addr: 0x44
    size_bits: 32
    description: "RCC PLL3 Fractional Divider\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRACN3
      bit_offset: 3
      bit_width: 13
      description: "Fractional part of the multiplication\n              factor for\
        \ PLL3 VCO"
  - !Register
    name: D1CCIPR
    addr: 0x4c
    size_bits: 32
    description: "RCC Domain 1 Kernel Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FMCSRC
      bit_offset: 0
      bit_width: 2
      description: "FMC kernel clock source\n              selection"
    - !Field
      name: QSPISRC
      bit_offset: 4
      bit_width: 2
      description: "QUADSPI kernel clock source\n              selection"
    - !Field
      name: SDMMCSRC
      bit_offset: 16
      bit_width: 1
      description: "SDMMC kernel clock source\n              selection"
    - !Field
      name: CKPERSRC
      bit_offset: 28
      bit_width: 2
      description: "per_ck clock source\n              selection"
  - !Register
    name: D2CCIP1R
    addr: 0x50
    size_bits: 32
    description: "RCC Domain 2 Kernel Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAI1SRC
      bit_offset: 0
      bit_width: 3
      description: "SAI1 and DFSDM1 kernel Aclk clock source\n              selection"
    - !Field
      name: SAI23SRC
      bit_offset: 6
      bit_width: 3
      description: "SAI2 and SAI3 kernel clock source\n              selection"
    - !Field
      name: SPI123SRC
      bit_offset: 12
      bit_width: 3
      description: "SPI/I2S1,2 and 3 kernel clock source\n              selection"
    - !Field
      name: SPI45SRC
      bit_offset: 16
      bit_width: 3
      description: "SPI4 and 5 kernel clock source\n              selection"
    - !Field
      name: SPDIFSRC
      bit_offset: 20
      bit_width: 2
      description: "SPDIFRX kernel clock source\n              selection"
    - !Field
      name: DFSDM1SRC
      bit_offset: 24
      bit_width: 1
      description: "DFSDM1 kernel Clk clock source\n              selection"
    - !Field
      name: FDCANSRC
      bit_offset: 28
      bit_width: 2
      description: "FDCAN kernel clock source\n              selection"
    - !Field
      name: SWPSRC
      bit_offset: 31
      bit_width: 1
      description: "SWPMI kernel clock source\n              selection"
  - !Register
    name: D2CCIP2R
    addr: 0x54
    size_bits: 32
    description: "RCC Domain 2 Kernel Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: USART234578SRC
      bit_offset: 0
      bit_width: 3
      description: "USART2/3, UART4,5, 7/8 (APB1) kernel\n              clock source\
        \ selection"
    - !Field
      name: USART16SRC
      bit_offset: 3
      bit_width: 3
      description: "USART1 and 6 kernel clock source\n              selection"
    - !Field
      name: RNGSRC
      bit_offset: 8
      bit_width: 2
      description: "RNG kernel clock source\n              selection"
    - !Field
      name: I2C123SRC
      bit_offset: 12
      bit_width: 2
      description: "I2C1,2,3 kernel clock source\n              selection"
    - !Field
      name: USBSRC
      bit_offset: 20
      bit_width: 2
      description: "USBOTG 1 and 2 kernel clock source\n              selection"
    - !Field
      name: CECSRC
      bit_offset: 22
      bit_width: 2
      description: "HDMI-CEC kernel clock source\n              selection"
    - !Field
      name: LPTIM1SRC
      bit_offset: 28
      bit_width: 3
      description: "LPTIM1 kernel clock source\n              selection"
  - !Register
    name: D3CCIPR
    addr: 0x58
    size_bits: 32
    description: "RCC Domain 3 Kernel Clock Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART1SRC
      bit_offset: 0
      bit_width: 3
      description: "LPUART1 kernel clock source\n              selection"
    - !Field
      name: I2C4SRC
      bit_offset: 8
      bit_width: 2
      description: "I2C4 kernel clock source\n              selection"
    - !Field
      name: LPTIM2SRC
      bit_offset: 10
      bit_width: 3
      description: "LPTIM2 kernel clock source\n              selection"
    - !Field
      name: LPTIM345SRC
      bit_offset: 13
      bit_width: 3
      description: "LPTIM3,4,5 kernel clock source\n              selection"
    - !Field
      name: ADCSRC
      bit_offset: 16
      bit_width: 2
      description: "SAR ADC kernel clock source\n              selection"
    - !Field
      name: SAI4ASRC
      bit_offset: 21
      bit_width: 3
      description: "Sub-Block A of SAI4 kernel clock source\n              selection"
    - !Field
      name: SAI4BSRC
      bit_offset: 24
      bit_width: 3
      description: "Sub-Block B of SAI4 kernel clock source\n              selection"
    - !Field
      name: SPI6SRC
      bit_offset: 28
      bit_width: 3
      description: "SPI6 kernel clock source\n              selection"
  - !Register
    name: CIER
    addr: 0x60
    size_bits: 32
    description: "RCC Clock Source Interrupt Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSIRDYIE
      bit_offset: 0
      bit_width: 1
      description: LSI ready Interrupt Enable
    - !Field
      name: LSERDYIE
      bit_offset: 1
      bit_width: 1
      description: LSE ready Interrupt Enable
    - !Field
      name: HSIRDYIE
      bit_offset: 2
      bit_width: 1
      description: HSI ready Interrupt Enable
    - !Field
      name: HSERDYIE
      bit_offset: 3
      bit_width: 1
      description: HSE ready Interrupt Enable
    - !Field
      name: CSIRDYIE
      bit_offset: 4
      bit_width: 1
      description: CSI ready Interrupt Enable
    - !Field
      name: RC48RDYIE
      bit_offset: 5
      bit_width: 1
      description: "RC48 ready Interrupt\n              Enable"
    - !Field
      name: PLL1RDYIE
      bit_offset: 6
      bit_width: 1
      description: "PLL1 ready Interrupt\n              Enable"
    - !Field
      name: PLL2RDYIE
      bit_offset: 7
      bit_width: 1
      description: "PLL2 ready Interrupt\n              Enable"
    - !Field
      name: PLL3RDYIE
      bit_offset: 8
      bit_width: 1
      description: "PLL3 ready Interrupt\n              Enable"
    - !Field
      name: LSECSSIE
      bit_offset: 9
      bit_width: 1
      description: "LSE clock security system Interrupt\n              Enable"
  - !Register
    name: CIFR
    addr: 0x64
    size_bits: 32
    description: "RCC Clock Source Interrupt Flag\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSIRDYF
      bit_offset: 0
      bit_width: 1
      description: LSI ready Interrupt Flag
    - !Field
      name: LSERDYF
      bit_offset: 1
      bit_width: 1
      description: LSE ready Interrupt Flag
    - !Field
      name: HSIRDYF
      bit_offset: 2
      bit_width: 1
      description: HSI ready Interrupt Flag
    - !Field
      name: HSERDYF
      bit_offset: 3
      bit_width: 1
      description: HSE ready Interrupt Flag
    - !Field
      name: CSIRDY
      bit_offset: 4
      bit_width: 1
      description: CSI ready Interrupt Flag
    - !Field
      name: RC48RDYF
      bit_offset: 5
      bit_width: 1
      description: RC48 ready Interrupt Flag
    - !Field
      name: PLL1RDYF
      bit_offset: 6
      bit_width: 1
      description: PLL1 ready Interrupt Flag
    - !Field
      name: PLL2RDYF
      bit_offset: 7
      bit_width: 1
      description: PLL2 ready Interrupt Flag
    - !Field
      name: PLL3RDYF
      bit_offset: 8
      bit_width: 1
      description: PLL3 ready Interrupt Flag
    - !Field
      name: LSECSSF
      bit_offset: 9
      bit_width: 1
      description: "LSE clock security system Interrupt\n              Flag"
    - !Field
      name: HSECSSF
      bit_offset: 10
      bit_width: 1
      description: "HSE clock security system Interrupt\n              Flag"
  - !Register
    name: CICR
    addr: 0x68
    size_bits: 32
    description: "RCC Clock Source Interrupt Clear\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSIRDYC
      bit_offset: 0
      bit_width: 1
      description: LSI ready Interrupt Clear
    - !Field
      name: LSERDYC
      bit_offset: 1
      bit_width: 1
      description: LSE ready Interrupt Clear
    - !Field
      name: HSIRDYC
      bit_offset: 2
      bit_width: 1
      description: HSI ready Interrupt Clear
    - !Field
      name: HSERDYC
      bit_offset: 3
      bit_width: 1
      description: HSE ready Interrupt Clear
    - !Field
      name: HSE_ready_Interrupt_Clear
      bit_offset: 4
      bit_width: 1
      description: CSI ready Interrupt Clear
    - !Field
      name: RC48RDYC
      bit_offset: 5
      bit_width: 1
      description: RC48 ready Interrupt Clear
    - !Field
      name: PLL1RDYC
      bit_offset: 6
      bit_width: 1
      description: PLL1 ready Interrupt Clear
    - !Field
      name: PLL2RDYC
      bit_offset: 7
      bit_width: 1
      description: PLL2 ready Interrupt Clear
    - !Field
      name: PLL3RDYC
      bit_offset: 8
      bit_width: 1
      description: PLL3 ready Interrupt Clear
    - !Field
      name: LSECSSC
      bit_offset: 9
      bit_width: 1
      description: "LSE clock security system Interrupt\n              Clear"
    - !Field
      name: HSECSSC
      bit_offset: 10
      bit_width: 1
      description: "HSE clock security system Interrupt\n              Clear"
  - !Register
    name: BDCR
    addr: 0x70
    size_bits: 32
    description: "RCC Backup Domain Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSEON
      bit_offset: 0
      bit_width: 1
      description: LSE oscillator enabled
    - !Field
      name: LSERDY
      bit_offset: 1
      bit_width: 1
      description: LSE oscillator ready
    - !Field
      name: LSEBYP
      bit_offset: 2
      bit_width: 1
      description: LSE oscillator bypass
    - !Field
      name: LSEDRV
      bit_offset: 3
      bit_width: 2
      description: "LSE oscillator driving\n              capability"
    - !Field
      name: LSECSSON
      bit_offset: 5
      bit_width: 1
      description: "LSE clock security system\n              enable"
    - !Field
      name: LSECSSD
      bit_offset: 6
      bit_width: 1
      description: "LSE clock security system failure\n              detection"
    - !Field
      name: RTCSRC
      bit_offset: 8
      bit_width: 2
      description: RTC clock source selection
    - !Field
      name: RTCEN
      bit_offset: 15
      bit_width: 1
      description: RTC clock enable
    - !Field
      name: VSWRST
      bit_offset: 16
      bit_width: 1
      description: "VSwitch domain software\n              reset"
  - !Register
    name: CSR
    addr: 0x74
    size_bits: 32
    description: "RCC Clock Control and Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSION
      bit_offset: 0
      bit_width: 1
      description: LSI oscillator enable
    - !Field
      name: LSIRDY
      bit_offset: 1
      bit_width: 1
      description: LSI oscillator ready
  - !Register
    name: AHB3RSTR
    addr: 0x7c
    size_bits: 32
    description: RCC AHB3 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDMARST
      bit_offset: 0
      bit_width: 1
      description: MDMA block reset
    - !Field
      name: DMA2DRST
      bit_offset: 4
      bit_width: 1
      description: DMA2D block reset
    - !Field
      name: JPGDECRST
      bit_offset: 5
      bit_width: 1
      description: JPGDEC block reset
    - !Field
      name: FMCRST
      bit_offset: 12
      bit_width: 1
      description: FMC block reset
    - !Field
      name: QSPIRST
      bit_offset: 14
      bit_width: 1
      description: "QUADSPI and QUADSPI delay block\n              reset"
    - !Field
      name: SDMMC1RST
      bit_offset: 16
      bit_width: 1
      description: "SDMMC1 and SDMMC1 delay block\n              reset"
    - !Field
      name: CPURST
      bit_offset: 31
      bit_width: 1
      description: CPU reset
  - !Register
    name: AHB1RSTR
    addr: 0x80
    size_bits: 32
    description: "RCC AHB1 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA1RST
      bit_offset: 0
      bit_width: 1
      description: DMA1 block reset
    - !Field
      name: DMA2RST
      bit_offset: 1
      bit_width: 1
      description: DMA2 block reset
    - !Field
      name: ADC12RST
      bit_offset: 5
      bit_width: 1
      description: ADC1&2 block reset
    - !Field
      name: ETH1MACRST
      bit_offset: 15
      bit_width: 1
      description: ETH1MAC block reset
    - !Field
      name: USB1OTGRST
      bit_offset: 25
      bit_width: 1
      description: USB1OTG block reset
    - !Field
      name: USB2OTGRST
      bit_offset: 27
      bit_width: 1
      description: USB2OTG block reset
  - !Register
    name: AHB2RSTR
    addr: 0x84
    size_bits: 32
    description: "RCC AHB2 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAMITFRST
      bit_offset: 0
      bit_width: 1
      description: CAMITF block reset
    - !Field
      name: CRYPTRST
      bit_offset: 4
      bit_width: 1
      description: Cryptography block reset
    - !Field
      name: HASHRST
      bit_offset: 5
      bit_width: 1
      description: Hash block reset
    - !Field
      name: RNGRST
      bit_offset: 6
      bit_width: 1
      description: "Random Number Generator block\n              reset"
    - !Field
      name: SDMMC2RST
      bit_offset: 9
      bit_width: 1
      description: "SDMMC2 and SDMMC2 Delay block\n              reset"
  - !Register
    name: AHB4RSTR
    addr: 0x88
    size_bits: 32
    description: "RCC AHB4 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOARST
      bit_offset: 0
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOBRST
      bit_offset: 1
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOCRST
      bit_offset: 2
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIODRST
      bit_offset: 3
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOERST
      bit_offset: 4
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOFRST
      bit_offset: 5
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOGRST
      bit_offset: 6
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOHRST
      bit_offset: 7
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOIRST
      bit_offset: 8
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOJRST
      bit_offset: 9
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: GPIOKRST
      bit_offset: 10
      bit_width: 1
      description: GPIO block reset
    - !Field
      name: CRCRST
      bit_offset: 19
      bit_width: 1
      description: CRC block reset
    - !Field
      name: BDMARST
      bit_offset: 21
      bit_width: 1
      description: BDMA block reset
    - !Field
      name: ADC3RST
      bit_offset: 24
      bit_width: 1
      description: ADC3 block reset
    - !Field
      name: HSEMRST
      bit_offset: 25
      bit_width: 1
      description: HSEM block reset
  - !Register
    name: APB3RSTR
    addr: 0x8c
    size_bits: 32
    description: "RCC APB3 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTDCRST
      bit_offset: 3
      bit_width: 1
      description: LTDC block reset
  - !Register
    name: APB1LRSTR
    addr: 0x90
    size_bits: 32
    description: "RCC APB1 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM2RST
      bit_offset: 0
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM3RST
      bit_offset: 1
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM4RST
      bit_offset: 2
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM5RST
      bit_offset: 3
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM6RST
      bit_offset: 4
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM7RST
      bit_offset: 5
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM12RST
      bit_offset: 6
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM13RST
      bit_offset: 7
      bit_width: 1
      description: TIM block reset
    - !Field
      name: TIM14RST
      bit_offset: 8
      bit_width: 1
      description: TIM block reset
    - !Field
      name: LPTIM1RST
      bit_offset: 9
      bit_width: 1
      description: TIM block reset
    - !Field
      name: SPI2RST
      bit_offset: 14
      bit_width: 1
      description: SPI2 block reset
    - !Field
      name: SPI3RST
      bit_offset: 15
      bit_width: 1
      description: SPI3 block reset
    - !Field
      name: SPDIFRXRST
      bit_offset: 16
      bit_width: 1
      description: SPDIFRX block reset
    - !Field
      name: USART2RST
      bit_offset: 17
      bit_width: 1
      description: USART2 block reset
    - !Field
      name: USART3RST
      bit_offset: 18
      bit_width: 1
      description: USART3 block reset
    - !Field
      name: UART4RST
      bit_offset: 19
      bit_width: 1
      description: UART4 block reset
    - !Field
      name: UART5RST
      bit_offset: 20
      bit_width: 1
      description: UART5 block reset
    - !Field
      name: I2C1RST
      bit_offset: 21
      bit_width: 1
      description: I2C1 block reset
    - !Field
      name: I2C2RST
      bit_offset: 22
      bit_width: 1
      description: I2C2 block reset
    - !Field
      name: I2C3RST
      bit_offset: 23
      bit_width: 1
      description: I2C3 block reset
    - !Field
      name: HDMICECRST
      bit_offset: 27
      bit_width: 1
      description: HDMI-CEC block reset
    - !Field
      name: DAC12RST
      bit_offset: 29
      bit_width: 1
      description: DAC1 and 2 Blocks Reset
    - !Field
      name: USART7RST
      bit_offset: 30
      bit_width: 1
      description: USART7 block reset
    - !Field
      name: USART8RST
      bit_offset: 31
      bit_width: 1
      description: USART8 block reset
  - !Register
    name: APB1HRSTR
    addr: 0x94
    size_bits: 32
    description: "RCC APB1 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRSRST
      bit_offset: 1
      bit_width: 1
      description: "Clock Recovery System\n              reset"
    - !Field
      name: SWPRST
      bit_offset: 2
      bit_width: 1
      description: SWPMI block reset
    - !Field
      name: OPAMPRST
      bit_offset: 4
      bit_width: 1
      description: OPAMP block reset
    - !Field
      name: MDIOSRST
      bit_offset: 5
      bit_width: 1
      description: MDIOS block reset
    - !Field
      name: FDCANRST
      bit_offset: 8
      bit_width: 1
      description: FDCAN block reset
  - !Register
    name: APB2RSTR
    addr: 0x98
    size_bits: 32
    description: "RCC APB2 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM1RST
      bit_offset: 0
      bit_width: 1
      description: TIM1 block reset
    - !Field
      name: TIM8RST
      bit_offset: 1
      bit_width: 1
      description: TIM8 block reset
    - !Field
      name: USART1RST
      bit_offset: 4
      bit_width: 1
      description: USART1 block reset
    - !Field
      name: USART6RST
      bit_offset: 5
      bit_width: 1
      description: USART6 block reset
    - !Field
      name: SPI1RST
      bit_offset: 12
      bit_width: 1
      description: SPI1 block reset
    - !Field
      name: SPI4RST
      bit_offset: 13
      bit_width: 1
      description: SPI4 block reset
    - !Field
      name: TIM15RST
      bit_offset: 16
      bit_width: 1
      description: TIM15 block reset
    - !Field
      name: TIM16RST
      bit_offset: 17
      bit_width: 1
      description: TIM16 block reset
    - !Field
      name: TIM17RST
      bit_offset: 18
      bit_width: 1
      description: TIM17 block reset
    - !Field
      name: SPI5RST
      bit_offset: 20
      bit_width: 1
      description: SPI5 block reset
    - !Field
      name: SAI1RST
      bit_offset: 22
      bit_width: 1
      description: SAI1 block reset
    - !Field
      name: SAI2RST
      bit_offset: 23
      bit_width: 1
      description: SAI2 block reset
    - !Field
      name: SAI3RST
      bit_offset: 24
      bit_width: 1
      description: SAI3 block reset
    - !Field
      name: DFSDM1RST
      bit_offset: 28
      bit_width: 1
      description: DFSDM1 block reset
    - !Field
      name: HRTIMRST
      bit_offset: 29
      bit_width: 1
      description: HRTIM block reset
  - !Register
    name: APB4RSTR
    addr: 0x9c
    size_bits: 32
    description: "RCC APB4 Peripheral Reset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGRST
      bit_offset: 1
      bit_width: 1
      description: SYSCFG block reset
    - !Field
      name: LPUART1RST
      bit_offset: 3
      bit_width: 1
      description: LPUART1 block reset
    - !Field
      name: SPI6RST
      bit_offset: 5
      bit_width: 1
      description: SPI6 block reset
    - !Field
      name: I2C4RST
      bit_offset: 7
      bit_width: 1
      description: I2C4 block reset
    - !Field
      name: LPTIM2RST
      bit_offset: 9
      bit_width: 1
      description: LPTIM2 block reset
    - !Field
      name: LPTIM3RST
      bit_offset: 10
      bit_width: 1
      description: LPTIM3 block reset
    - !Field
      name: LPTIM4RST
      bit_offset: 11
      bit_width: 1
      description: LPTIM4 block reset
    - !Field
      name: LPTIM5RST
      bit_offset: 12
      bit_width: 1
      description: LPTIM5 block reset
    - !Field
      name: COMP12RST
      bit_offset: 14
      bit_width: 1
      description: COMP12 Blocks Reset
    - !Field
      name: VREFRST
      bit_offset: 15
      bit_width: 1
      description: VREF block reset
    - !Field
      name: SAI4RST
      bit_offset: 21
      bit_width: 1
      description: SAI4 block reset
  - !Register
    name: GCR
    addr: 0xa0
    size_bits: 32
    description: RCC Global Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WW1RSC
      bit_offset: 0
      bit_width: 1
      description: WWDG1 reset scope control
  - !Register
    name: D3AMR
    addr: 0xa8
    size_bits: 32
    description: "RCC D3 Autonomous mode\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BDMAAMEN
      bit_offset: 0
      bit_width: 1
      description: "BDMA and DMAMUX Autonomous mode\n              enable"
    - !Field
      name: LPUART1AMEN
      bit_offset: 3
      bit_width: 1
      description: "LPUART1 Autonomous mode\n              enable"
    - !Field
      name: SPI6AMEN
      bit_offset: 5
      bit_width: 1
      description: "SPI6 Autonomous mode\n              enable"
    - !Field
      name: I2C4AMEN
      bit_offset: 7
      bit_width: 1
      description: "I2C4 Autonomous mode\n              enable"
    - !Field
      name: LPTIM2AMEN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM2 Autonomous mode\n              enable"
    - !Field
      name: LPTIM3AMEN
      bit_offset: 10
      bit_width: 1
      description: "LPTIM3 Autonomous mode\n              enable"
    - !Field
      name: LPTIM4AMEN
      bit_offset: 11
      bit_width: 1
      description: "LPTIM4 Autonomous mode\n              enable"
    - !Field
      name: LPTIM5AMEN
      bit_offset: 12
      bit_width: 1
      description: "LPTIM5 Autonomous mode\n              enable"
    - !Field
      name: COMP12AMEN
      bit_offset: 14
      bit_width: 1
      description: "COMP12 Autonomous mode\n              enable"
    - !Field
      name: VREFAMEN
      bit_offset: 15
      bit_width: 1
      description: "VREF Autonomous mode\n              enable"
    - !Field
      name: RTCAMEN
      bit_offset: 16
      bit_width: 1
      description: RTC Autonomous mode enable
    - !Field
      name: CRCAMEN
      bit_offset: 19
      bit_width: 1
      description: CRC Autonomous mode enable
    - !Field
      name: SAI4AMEN
      bit_offset: 21
      bit_width: 1
      description: "SAI4 Autonomous mode\n              enable"
    - !Field
      name: ADC3AMEN
      bit_offset: 24
      bit_width: 1
      description: "ADC3 Autonomous mode\n              enable"
    - !Field
      name: BKPSRAMAMEN
      bit_offset: 28
      bit_width: 1
      description: "Backup RAM Autonomous mode\n              enable"
    - !Field
      name: SRAM4AMEN
      bit_offset: 29
      bit_width: 1
      description: "SRAM4 Autonomous mode\n              enable"
  - !Register
    name: RSR
    addr: 0xd0
    size_bits: 32
    description: RCC Reset Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RMVF
      bit_offset: 16
      bit_width: 1
      description: Remove reset flag
    - !Field
      name: CPURSTF
      bit_offset: 17
      bit_width: 1
      description: CPU reset flag
    - !Field
      name: D1RSTF
      bit_offset: 19
      bit_width: 1
      description: "D1 domain power switch reset\n              flag"
    - !Field
      name: D2RSTF
      bit_offset: 20
      bit_width: 1
      description: "D2 domain power switch reset\n              flag"
    - !Field
      name: BORRSTF
      bit_offset: 21
      bit_width: 1
      description: BOR reset flag
    - !Field
      name: PINRSTF
      bit_offset: 22
      bit_width: 1
      description: Pin reset flag (NRST)
    - !Field
      name: PORRSTF
      bit_offset: 23
      bit_width: 1
      description: POR/PDR reset flag
    - !Field
      name: SFTRSTF
      bit_offset: 24
      bit_width: 1
      description: "System reset from CPU reset\n              flag"
    - !Field
      name: IWDG1RSTF
      bit_offset: 26
      bit_width: 1
      description: "Independent Watchdog reset\n              flag"
    - !Field
      name: WWDG1RSTF
      bit_offset: 28
      bit_width: 1
      description: Window Watchdog reset flag
    - !Field
      name: LPWRRSTF
      bit_offset: 30
      bit_width: 1
      description: "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
  - !Register
    name: C1_RSR
    addr: 0x130
    size_bits: 32
    description: RCC Reset Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RMVF
      bit_offset: 16
      bit_width: 1
      description: Remove reset flag
    - !Field
      name: CPURSTF
      bit_offset: 17
      bit_width: 1
      description: CPU reset flag
    - !Field
      name: D1RSTF
      bit_offset: 19
      bit_width: 1
      description: "D1 domain power switch reset\n              flag"
    - !Field
      name: D2RSTF
      bit_offset: 20
      bit_width: 1
      description: "D2 domain power switch reset\n              flag"
    - !Field
      name: BORRSTF
      bit_offset: 21
      bit_width: 1
      description: BOR reset flag
    - !Field
      name: PINRSTF
      bit_offset: 22
      bit_width: 1
      description: Pin reset flag (NRST)
    - !Field
      name: PORRSTF
      bit_offset: 23
      bit_width: 1
      description: POR/PDR reset flag
    - !Field
      name: SFTRSTF
      bit_offset: 24
      bit_width: 1
      description: "System reset from CPU reset\n              flag"
    - !Field
      name: IWDG1RSTF
      bit_offset: 26
      bit_width: 1
      description: "Independent Watchdog reset\n              flag"
    - !Field
      name: WWDG1RSTF
      bit_offset: 28
      bit_width: 1
      description: Window Watchdog reset flag
    - !Field
      name: LPWRRSTF
      bit_offset: 30
      bit_width: 1
      description: "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
  - !Register
    name: C1_AHB3ENR
    addr: 0x134
    size_bits: 32
    description: RCC AHB3 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDMAEN
      bit_offset: 0
      bit_width: 1
      description: "MDMA Peripheral Clock\n              Enable"
    - !Field
      name: DMA2DEN
      bit_offset: 4
      bit_width: 1
      description: "DMA2D Peripheral Clock\n              Enable"
    - !Field
      name: JPGDECEN
      bit_offset: 5
      bit_width: 1
      description: "JPGDEC Peripheral Clock\n              Enable"
    - !Field
      name: FMCEN
      bit_offset: 12
      bit_width: 1
      description: "FMC Peripheral Clocks\n              Enable"
    - !Field
      name: QSPIEN
      bit_offset: 14
      bit_width: 1
      description: "QUADSPI and QUADSPI Delay Clock\n              Enable"
    - !Field
      name: SDMMC1EN
      bit_offset: 16
      bit_width: 1
      description: "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
  - !Register
    name: AHB3ENR
    addr: 0xd4
    size_bits: 32
    description: RCC AHB3 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDMAEN
      bit_offset: 0
      bit_width: 1
      description: "MDMA Peripheral Clock\n              Enable"
    - !Field
      name: DMA2DEN
      bit_offset: 4
      bit_width: 1
      description: "DMA2D Peripheral Clock\n              Enable"
    - !Field
      name: JPGDECEN
      bit_offset: 5
      bit_width: 1
      description: "JPGDEC Peripheral Clock\n              Enable"
    - !Field
      name: FMCEN
      bit_offset: 12
      bit_width: 1
      description: "FMC Peripheral Clocks\n              Enable"
    - !Field
      name: QSPIEN
      bit_offset: 14
      bit_width: 1
      description: "QUADSPI and QUADSPI Delay Clock\n              Enable"
    - !Field
      name: SDMMC1EN
      bit_offset: 16
      bit_width: 1
      description: "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
  - !Register
    name: AHB1ENR
    addr: 0xd8
    size_bits: 32
    description: RCC AHB1 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA1EN
      bit_offset: 0
      bit_width: 1
      description: DMA1 Clock Enable
    - !Field
      name: DMA2EN
      bit_offset: 1
      bit_width: 1
      description: DMA2 Clock Enable
    - !Field
      name: ADC12EN
      bit_offset: 5
      bit_width: 1
      description: "ADC1/2 Peripheral Clocks\n              Enable"
    - !Field
      name: ETH1MACEN
      bit_offset: 15
      bit_width: 1
      description: "Ethernet MAC bus interface Clock\n              Enable"
    - !Field
      name: ETH1TXEN
      bit_offset: 16
      bit_width: 1
      description: "Ethernet Transmission Clock\n              Enable"
    - !Field
      name: ETH1RXEN
      bit_offset: 17
      bit_width: 1
      description: "Ethernet Reception Clock\n              Enable"
    - !Field
      name: USB1OTGEN
      bit_offset: 25
      bit_width: 1
      description: "USB1OTG Peripheral Clocks\n              Enable"
    - !Field
      name: USB1ULPIEN
      bit_offset: 26
      bit_width: 1
      description: USB_PHY1 Clocks Enable
    - !Field
      name: USB2OTGEN
      bit_offset: 27
      bit_width: 1
      description: "USB2OTG Peripheral Clocks\n              Enable"
    - !Field
      name: USB2ULPIEN
      bit_offset: 28
      bit_width: 1
      description: USB_PHY2 Clocks Enable
  - !Register
    name: C1_AHB1ENR
    addr: 0x138
    size_bits: 32
    description: RCC AHB1 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA1EN
      bit_offset: 0
      bit_width: 1
      description: DMA1 Clock Enable
    - !Field
      name: DMA2EN
      bit_offset: 1
      bit_width: 1
      description: DMA2 Clock Enable
    - !Field
      name: ADC12EN
      bit_offset: 5
      bit_width: 1
      description: "ADC1/2 Peripheral Clocks\n              Enable"
    - !Field
      name: ETH1MACEN
      bit_offset: 15
      bit_width: 1
      description: "Ethernet MAC bus interface Clock\n              Enable"
    - !Field
      name: ETH1TXEN
      bit_offset: 16
      bit_width: 1
      description: "Ethernet Transmission Clock\n              Enable"
    - !Field
      name: ETH1RXEN
      bit_offset: 17
      bit_width: 1
      description: "Ethernet Reception Clock\n              Enable"
    - !Field
      name: USB1OTGEN
      bit_offset: 25
      bit_width: 1
      description: "USB1OTG Peripheral Clocks\n              Enable"
    - !Field
      name: USB1ULPIEN
      bit_offset: 26
      bit_width: 1
      description: USB_PHY1 Clocks Enable
    - !Field
      name: USB2OTGEN
      bit_offset: 27
      bit_width: 1
      description: "USB2OTG Peripheral Clocks\n              Enable"
    - !Field
      name: USB2ULPIEN
      bit_offset: 28
      bit_width: 1
      description: USB_PHY2 Clocks Enable
  - !Register
    name: C1_AHB2ENR
    addr: 0x13c
    size_bits: 32
    description: RCC AHB2 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAMITFEN
      bit_offset: 0
      bit_width: 1
      description: "CAMITF peripheral clock\n              enable"
    - !Field
      name: CRYPTEN
      bit_offset: 4
      bit_width: 1
      description: "CRYPT peripheral clock\n              enable"
    - !Field
      name: HASHEN
      bit_offset: 5
      bit_width: 1
      description: "HASH peripheral clock\n              enable"
    - !Field
      name: RNGEN
      bit_offset: 6
      bit_width: 1
      description: "RNG peripheral clocks\n              enable"
    - !Field
      name: SDMMC2EN
      bit_offset: 9
      bit_width: 1
      description: "SDMMC2 and SDMMC2 delay clock\n              enable"
    - !Field
      name: SRAM1EN
      bit_offset: 29
      bit_width: 1
      description: SRAM1 block enable
    - !Field
      name: SRAM2EN
      bit_offset: 30
      bit_width: 1
      description: SRAM2 block enable
    - !Field
      name: SRAM3EN
      bit_offset: 31
      bit_width: 1
      description: SRAM3 block enable
  - !Register
    name: AHB2ENR
    addr: 0xdc
    size_bits: 32
    description: RCC AHB2 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAMITFEN
      bit_offset: 0
      bit_width: 1
      description: "CAMITF peripheral clock\n              enable"
    - !Field
      name: CRYPTEN
      bit_offset: 4
      bit_width: 1
      description: "CRYPT peripheral clock\n              enable"
    - !Field
      name: HASHEN
      bit_offset: 5
      bit_width: 1
      description: "HASH peripheral clock\n              enable"
    - !Field
      name: RNGEN
      bit_offset: 6
      bit_width: 1
      description: "RNG peripheral clocks\n              enable"
    - !Field
      name: SDMMC2EN
      bit_offset: 9
      bit_width: 1
      description: "SDMMC2 and SDMMC2 delay clock\n              enable"
    - !Field
      name: SRAM1EN
      bit_offset: 29
      bit_width: 1
      description: SRAM1 block enable
    - !Field
      name: SRAM2EN
      bit_offset: 30
      bit_width: 1
      description: SRAM2 block enable
    - !Field
      name: SRAM3EN
      bit_offset: 31
      bit_width: 1
      description: SRAM3 block enable
  - !Register
    name: AHB4ENR
    addr: 0xe0
    size_bits: 32
    description: RCC AHB4 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOAEN
      bit_offset: 0
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOBEN
      bit_offset: 1
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOCEN
      bit_offset: 2
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIODEN
      bit_offset: 3
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOEEN
      bit_offset: 4
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOFEN
      bit_offset: 5
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOGEN
      bit_offset: 6
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOHEN
      bit_offset: 7
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOIEN
      bit_offset: 8
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOJEN
      bit_offset: 9
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOKEN
      bit_offset: 10
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: CRCEN
      bit_offset: 19
      bit_width: 1
      description: "CRC peripheral clock\n              enable"
    - !Field
      name: BDMAEN
      bit_offset: 21
      bit_width: 1
      description: "BDMA and DMAMUX2 Clock\n              Enable"
    - !Field
      name: ADC3EN
      bit_offset: 24
      bit_width: 1
      description: "ADC3 Peripheral Clocks\n              Enable"
    - !Field
      name: HSEMEN
      bit_offset: 25
      bit_width: 1
      description: "HSEM peripheral clock\n              enable"
    - !Field
      name: BKPRAMEN
      bit_offset: 28
      bit_width: 1
      description: Backup RAM Clock Enable
  - !Register
    name: C1_AHB4ENR
    addr: 0x140
    size_bits: 32
    description: RCC AHB4 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOAEN
      bit_offset: 0
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOBEN
      bit_offset: 1
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOCEN
      bit_offset: 2
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIODEN
      bit_offset: 3
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOEEN
      bit_offset: 4
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOFEN
      bit_offset: 5
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOGEN
      bit_offset: 6
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOHEN
      bit_offset: 7
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOIEN
      bit_offset: 8
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOJEN
      bit_offset: 9
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: GPIOKEN
      bit_offset: 10
      bit_width: 1
      description: "0GPIO peripheral clock\n              enable"
    - !Field
      name: CRCEN
      bit_offset: 19
      bit_width: 1
      description: "CRC peripheral clock\n              enable"
    - !Field
      name: BDMAEN
      bit_offset: 21
      bit_width: 1
      description: "BDMA and DMAMUX2 Clock\n              Enable"
    - !Field
      name: ADC3EN
      bit_offset: 24
      bit_width: 1
      description: "ADC3 Peripheral Clocks\n              Enable"
    - !Field
      name: HSEMEN
      bit_offset: 25
      bit_width: 1
      description: "HSEM peripheral clock\n              enable"
    - !Field
      name: BKPRAMEN
      bit_offset: 28
      bit_width: 1
      description: Backup RAM Clock Enable
  - !Register
    name: C1_APB3ENR
    addr: 0x144
    size_bits: 32
    description: RCC APB3 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTDCEN
      bit_offset: 3
      bit_width: 1
      description: "LTDC peripheral clock\n              enable"
    - !Field
      name: WWDG1EN
      bit_offset: 6
      bit_width: 1
      description: WWDG1 Clock Enable
  - !Register
    name: APB3ENR
    addr: 0xe4
    size_bits: 32
    description: RCC APB3 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTDCEN
      bit_offset: 3
      bit_width: 1
      description: "LTDC peripheral clock\n              enable"
    - !Field
      name: WWDG1EN
      bit_offset: 6
      bit_width: 1
      description: WWDG1 Clock Enable
  - !Register
    name: APB1LENR
    addr: 0xe8
    size_bits: 32
    description: RCC APB1 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM2EN
      bit_offset: 0
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM3EN
      bit_offset: 1
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM4EN
      bit_offset: 2
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM5EN
      bit_offset: 3
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM6EN
      bit_offset: 4
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM7EN
      bit_offset: 5
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM12EN
      bit_offset: 6
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM13EN
      bit_offset: 7
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM14EN
      bit_offset: 8
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: LPTIM1EN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM1 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI2EN
      bit_offset: 14
      bit_width: 1
      description: "SPI2 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI3EN
      bit_offset: 15
      bit_width: 1
      description: "SPI3 Peripheral Clocks\n              Enable"
    - !Field
      name: SPDIFRXEN
      bit_offset: 16
      bit_width: 1
      description: "SPDIFRX Peripheral Clocks\n              Enable"
    - !Field
      name: USART2EN
      bit_offset: 17
      bit_width: 1
      description: "USART2 Peripheral Clocks\n              Enable"
    - !Field
      name: USART3EN
      bit_offset: 18
      bit_width: 1
      description: "USART3 Peripheral Clocks\n              Enable"
    - !Field
      name: UART4EN
      bit_offset: 19
      bit_width: 1
      description: "UART4 Peripheral Clocks\n              Enable"
    - !Field
      name: UART5EN
      bit_offset: 20
      bit_width: 1
      description: "UART5 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C1EN
      bit_offset: 21
      bit_width: 1
      description: "I2C1 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C2EN
      bit_offset: 22
      bit_width: 1
      description: "I2C2 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C3EN
      bit_offset: 23
      bit_width: 1
      description: "I2C3 Peripheral Clocks\n              Enable"
    - !Field
      name: HDMICECEN
      bit_offset: 27
      bit_width: 1
      description: "HDMI-CEC peripheral clock\n              enable"
    - !Field
      name: DAC12EN
      bit_offset: 29
      bit_width: 1
      description: "DAC1&2 peripheral clock\n              enable"
    - !Field
      name: USART7EN
      bit_offset: 30
      bit_width: 1
      description: "USART7 Peripheral Clocks\n              Enable"
    - !Field
      name: USART8EN
      bit_offset: 31
      bit_width: 1
      description: "USART8 Peripheral Clocks\n              Enable"
  - !Register
    name: C1_APB1LENR
    addr: 0x148
    size_bits: 32
    description: RCC APB1 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM2EN
      bit_offset: 0
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM3EN
      bit_offset: 1
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM4EN
      bit_offset: 2
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM5EN
      bit_offset: 3
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM6EN
      bit_offset: 4
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM7EN
      bit_offset: 5
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM12EN
      bit_offset: 6
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM13EN
      bit_offset: 7
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: TIM14EN
      bit_offset: 8
      bit_width: 1
      description: "TIM peripheral clock\n              enable"
    - !Field
      name: LPTIM1EN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM1 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI2EN
      bit_offset: 14
      bit_width: 1
      description: "SPI2 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI3EN
      bit_offset: 15
      bit_width: 1
      description: "SPI3 Peripheral Clocks\n              Enable"
    - !Field
      name: SPDIFRXEN
      bit_offset: 16
      bit_width: 1
      description: "SPDIFRX Peripheral Clocks\n              Enable"
    - !Field
      name: USART2EN
      bit_offset: 17
      bit_width: 1
      description: "USART2 Peripheral Clocks\n              Enable"
    - !Field
      name: USART3EN
      bit_offset: 18
      bit_width: 1
      description: "USART3 Peripheral Clocks\n              Enable"
    - !Field
      name: UART4EN
      bit_offset: 19
      bit_width: 1
      description: "UART4 Peripheral Clocks\n              Enable"
    - !Field
      name: UART5EN
      bit_offset: 20
      bit_width: 1
      description: "UART5 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C1EN
      bit_offset: 21
      bit_width: 1
      description: "I2C1 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C2EN
      bit_offset: 22
      bit_width: 1
      description: "I2C2 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C3EN
      bit_offset: 23
      bit_width: 1
      description: "I2C3 Peripheral Clocks\n              Enable"
    - !Field
      name: HDMICECEN
      bit_offset: 27
      bit_width: 1
      description: "HDMI-CEC peripheral clock\n              enable"
    - !Field
      name: DAC12EN
      bit_offset: 29
      bit_width: 1
      description: "DAC1&2 peripheral clock\n              enable"
    - !Field
      name: USART7EN
      bit_offset: 30
      bit_width: 1
      description: "USART7 Peripheral Clocks\n              Enable"
    - !Field
      name: USART8EN
      bit_offset: 31
      bit_width: 1
      description: "USART8 Peripheral Clocks\n              Enable"
  - !Register
    name: APB1HENR
    addr: 0xec
    size_bits: 32
    description: RCC APB1 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRSEN
      bit_offset: 1
      bit_width: 1
      description: "Clock Recovery System peripheral clock\n              enable"
    - !Field
      name: SWPEN
      bit_offset: 2
      bit_width: 1
      description: "SWPMI Peripheral Clocks\n              Enable"
    - !Field
      name: OPAMPEN
      bit_offset: 4
      bit_width: 1
      description: "OPAMP peripheral clock\n              enable"
    - !Field
      name: MDIOSEN
      bit_offset: 5
      bit_width: 1
      description: "MDIOS peripheral clock\n              enable"
    - !Field
      name: FDCANEN
      bit_offset: 8
      bit_width: 1
      description: "FDCAN Peripheral Clocks\n              Enable"
  - !Register
    name: C1_APB1HENR
    addr: 0x14c
    size_bits: 32
    description: RCC APB1 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRSEN
      bit_offset: 1
      bit_width: 1
      description: "Clock Recovery System peripheral clock\n              enable"
    - !Field
      name: SWPEN
      bit_offset: 2
      bit_width: 1
      description: "SWPMI Peripheral Clocks\n              Enable"
    - !Field
      name: OPAMPEN
      bit_offset: 4
      bit_width: 1
      description: "OPAMP peripheral clock\n              enable"
    - !Field
      name: MDIOSEN
      bit_offset: 5
      bit_width: 1
      description: "MDIOS peripheral clock\n              enable"
    - !Field
      name: FDCANEN
      bit_offset: 8
      bit_width: 1
      description: "FDCAN Peripheral Clocks\n              Enable"
  - !Register
    name: C1_APB2ENR
    addr: 0x150
    size_bits: 32
    description: RCC APB2 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM1EN
      bit_offset: 0
      bit_width: 1
      description: "TIM1 peripheral clock\n              enable"
    - !Field
      name: TIM8EN
      bit_offset: 1
      bit_width: 1
      description: "TIM8 peripheral clock\n              enable"
    - !Field
      name: USART1EN
      bit_offset: 4
      bit_width: 1
      description: "USART1 Peripheral Clocks\n              Enable"
    - !Field
      name: USART6EN
      bit_offset: 5
      bit_width: 1
      description: "USART6 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI1EN
      bit_offset: 12
      bit_width: 1
      description: "SPI1 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI4EN
      bit_offset: 13
      bit_width: 1
      description: "SPI4 Peripheral Clocks\n              Enable"
    - !Field
      name: TIM16EN
      bit_offset: 17
      bit_width: 1
      description: "TIM16 peripheral clock\n              enable"
    - !Field
      name: TIM15EN
      bit_offset: 16
      bit_width: 1
      description: "TIM15 peripheral clock\n              enable"
    - !Field
      name: TIM17EN
      bit_offset: 18
      bit_width: 1
      description: "TIM17 peripheral clock\n              enable"
    - !Field
      name: SPI5EN
      bit_offset: 20
      bit_width: 1
      description: "SPI5 Peripheral Clocks\n              Enable"
    - !Field
      name: SAI1EN
      bit_offset: 22
      bit_width: 1
      description: "SAI1 Peripheral Clocks\n              Enable"
    - !Field
      name: SAI2EN
      bit_offset: 23
      bit_width: 1
      description: "SAI2 Peripheral Clocks\n              Enable"
    - !Field
      name: SAI3EN
      bit_offset: 24
      bit_width: 1
      description: "SAI3 Peripheral Clocks\n              Enable"
    - !Field
      name: DFSDM1EN
      bit_offset: 28
      bit_width: 1
      description: "DFSDM1 Peripheral Clocks\n              Enable"
    - !Field
      name: HRTIMEN
      bit_offset: 29
      bit_width: 1
      description: "HRTIM peripheral clock\n              enable"
  - !Register
    name: APB2ENR
    addr: 0xf0
    size_bits: 32
    description: RCC APB2 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM1EN
      bit_offset: 0
      bit_width: 1
      description: "TIM1 peripheral clock\n              enable"
    - !Field
      name: TIM8EN
      bit_offset: 1
      bit_width: 1
      description: "TIM8 peripheral clock\n              enable"
    - !Field
      name: USART1EN
      bit_offset: 4
      bit_width: 1
      description: "USART1 Peripheral Clocks\n              Enable"
    - !Field
      name: USART6EN
      bit_offset: 5
      bit_width: 1
      description: "USART6 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI1EN
      bit_offset: 12
      bit_width: 1
      description: "SPI1 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI4EN
      bit_offset: 13
      bit_width: 1
      description: "SPI4 Peripheral Clocks\n              Enable"
    - !Field
      name: TIM16EN
      bit_offset: 17
      bit_width: 1
      description: "TIM16 peripheral clock\n              enable"
    - !Field
      name: TIM15EN
      bit_offset: 16
      bit_width: 1
      description: "TIM15 peripheral clock\n              enable"
    - !Field
      name: TIM17EN
      bit_offset: 18
      bit_width: 1
      description: "TIM17 peripheral clock\n              enable"
    - !Field
      name: SPI5EN
      bit_offset: 20
      bit_width: 1
      description: "SPI5 Peripheral Clocks\n              Enable"
    - !Field
      name: SAI1EN
      bit_offset: 22
      bit_width: 1
      description: "SAI1 Peripheral Clocks\n              Enable"
    - !Field
      name: SAI2EN
      bit_offset: 23
      bit_width: 1
      description: "SAI2 Peripheral Clocks\n              Enable"
    - !Field
      name: SAI3EN
      bit_offset: 24
      bit_width: 1
      description: "SAI3 Peripheral Clocks\n              Enable"
    - !Field
      name: DFSDM1EN
      bit_offset: 28
      bit_width: 1
      description: "DFSDM1 Peripheral Clocks\n              Enable"
    - !Field
      name: HRTIMEN
      bit_offset: 29
      bit_width: 1
      description: "HRTIM peripheral clock\n              enable"
  - !Register
    name: APB4ENR
    addr: 0xf4
    size_bits: 32
    description: RCC APB4 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGEN
      bit_offset: 1
      bit_width: 1
      description: "SYSCFG peripheral clock\n              enable"
    - !Field
      name: LPUART1EN
      bit_offset: 3
      bit_width: 1
      description: "LPUART1 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI6EN
      bit_offset: 5
      bit_width: 1
      description: "SPI6 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C4EN
      bit_offset: 7
      bit_width: 1
      description: "I2C4 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM2EN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM2 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM3EN
      bit_offset: 10
      bit_width: 1
      description: "LPTIM3 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM4EN
      bit_offset: 11
      bit_width: 1
      description: "LPTIM4 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM5EN
      bit_offset: 12
      bit_width: 1
      description: "LPTIM5 Peripheral Clocks\n              Enable"
    - !Field
      name: COMP12EN
      bit_offset: 14
      bit_width: 1
      description: "COMP1/2 peripheral clock\n              enable"
    - !Field
      name: VREFEN
      bit_offset: 15
      bit_width: 1
      description: "VREF peripheral clock\n              enable"
    - !Field
      name: RTCAPBEN
      bit_offset: 16
      bit_width: 1
      description: RTC APB Clock Enable
    - !Field
      name: SAI4EN
      bit_offset: 21
      bit_width: 1
      description: "SAI4 Peripheral Clocks\n              Enable"
  - !Register
    name: C1_APB4ENR
    addr: 0x154
    size_bits: 32
    description: RCC APB4 Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGEN
      bit_offset: 1
      bit_width: 1
      description: "SYSCFG peripheral clock\n              enable"
    - !Field
      name: LPUART1EN
      bit_offset: 3
      bit_width: 1
      description: "LPUART1 Peripheral Clocks\n              Enable"
    - !Field
      name: SPI6EN
      bit_offset: 5
      bit_width: 1
      description: "SPI6 Peripheral Clocks\n              Enable"
    - !Field
      name: I2C4EN
      bit_offset: 7
      bit_width: 1
      description: "I2C4 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM2EN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM2 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM3EN
      bit_offset: 10
      bit_width: 1
      description: "LPTIM3 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM4EN
      bit_offset: 11
      bit_width: 1
      description: "LPTIM4 Peripheral Clocks\n              Enable"
    - !Field
      name: LPTIM5EN
      bit_offset: 12
      bit_width: 1
      description: "LPTIM5 Peripheral Clocks\n              Enable"
    - !Field
      name: COMP12EN
      bit_offset: 14
      bit_width: 1
      description: "COMP1/2 peripheral clock\n              enable"
    - !Field
      name: VREFEN
      bit_offset: 15
      bit_width: 1
      description: "VREF peripheral clock\n              enable"
    - !Field
      name: RTCAPBEN
      bit_offset: 16
      bit_width: 1
      description: RTC APB Clock Enable
    - !Field
      name: SAI4EN
      bit_offset: 21
      bit_width: 1
      description: "SAI4 Peripheral Clocks\n              Enable"
  - !Register
    name: C1_AHB3LPENR
    addr: 0x15c
    size_bits: 32
    description: RCC AHB3 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDMALPEN
      bit_offset: 0
      bit_width: 1
      description: "MDMA Clock Enable During CSleep\n              Mode"
    - !Field
      name: DMA2DLPEN
      bit_offset: 4
      bit_width: 1
      description: "DMA2D Clock Enable During CSleep\n              Mode"
    - !Field
      name: JPGDECLPEN
      bit_offset: 5
      bit_width: 1
      description: "JPGDEC Clock Enable During CSleep\n              Mode"
    - !Field
      name: FLITFLPEN
      bit_offset: 8
      bit_width: 1
      description: "FLITF Clock Enable During CSleep\n              Mode"
    - !Field
      name: FMCLPEN
      bit_offset: 12
      bit_width: 1
      description: "FMC Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: QSPILPEN
      bit_offset: 14
      bit_width: 1
      description: "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: SDMMC1LPEN
      bit_offset: 16
      bit_width: 1
      description: "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: D1DTCM1LPEN
      bit_offset: 28
      bit_width: 1
      description: "D1DTCM1 Block Clock Enable During CSleep\n              mode"
    - !Field
      name: DTCM2LPEN
      bit_offset: 29
      bit_width: 1
      description: "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
    - !Field
      name: ITCMLPEN
      bit_offset: 30
      bit_width: 1
      description: "D1ITCM Block Clock Enable During CSleep\n              mode"
    - !Field
      name: AXISRAMLPEN
      bit_offset: 31
      bit_width: 1
      description: "AXISRAM Block Clock Enable During CSleep\n              mode"
  - !Register
    name: AHB3LPENR
    addr: 0xfc
    size_bits: 32
    description: RCC AHB3 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDMALPEN
      bit_offset: 0
      bit_width: 1
      description: "MDMA Clock Enable During CSleep\n              Mode"
    - !Field
      name: DMA2DLPEN
      bit_offset: 4
      bit_width: 1
      description: "DMA2D Clock Enable During CSleep\n              Mode"
    - !Field
      name: JPGDECLPEN
      bit_offset: 5
      bit_width: 1
      description: "JPGDEC Clock Enable During CSleep\n              Mode"
    - !Field
      name: FLITFLPEN
      bit_offset: 8
      bit_width: 1
      description: "FLITF Clock Enable During CSleep\n              Mode"
    - !Field
      name: FMCLPEN
      bit_offset: 12
      bit_width: 1
      description: "FMC Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: QSPILPEN
      bit_offset: 14
      bit_width: 1
      description: "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: SDMMC1LPEN
      bit_offset: 16
      bit_width: 1
      description: "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: D1DTCM1LPEN
      bit_offset: 28
      bit_width: 1
      description: "D1DTCM1 Block Clock Enable During CSleep\n              mode"
    - !Field
      name: DTCM2LPEN
      bit_offset: 29
      bit_width: 1
      description: "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
    - !Field
      name: ITCMLPEN
      bit_offset: 30
      bit_width: 1
      description: "D1ITCM Block Clock Enable During CSleep\n              mode"
    - !Field
      name: AXISRAMLPEN
      bit_offset: 31
      bit_width: 1
      description: "AXISRAM Block Clock Enable During CSleep\n              mode"
  - !Register
    name: AHB1LPENR
    addr: 0x100
    size_bits: 32
    description: RCC AHB1 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA1LPEN
      bit_offset: 0
      bit_width: 1
      description: "DMA1 Clock Enable During CSleep\n              Mode"
    - !Field
      name: DMA2LPEN
      bit_offset: 1
      bit_width: 1
      description: "DMA2 Clock Enable During CSleep\n              Mode"
    - !Field
      name: ADC12LPEN
      bit_offset: 5
      bit_width: 1
      description: "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: ETH1MACLPEN
      bit_offset: 15
      bit_width: 1
      description: "Ethernet MAC bus interface Clock Enable\n              During\
        \ CSleep Mode"
    - !Field
      name: ETH1TXLPEN
      bit_offset: 16
      bit_width: 1
      description: "Ethernet Transmission Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: ETH1RXLPEN
      bit_offset: 17
      bit_width: 1
      description: "Ethernet Reception Clock Enable During\n              CSleep Mode"
    - !Field
      name: USB1OTGLPEN
      bit_offset: 25
      bit_width: 1
      description: "USB1OTG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USB1ULPILPEN
      bit_offset: 26
      bit_width: 1
      description: "USB_PHY1 clock enable during CSleep\n              mode"
    - !Field
      name: USB2OTGLPEN
      bit_offset: 27
      bit_width: 1
      description: "USB2OTG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USB2ULPILPEN
      bit_offset: 28
      bit_width: 1
      description: "USB_PHY2 clocks enable during CSleep\n              mode"
  - !Register
    name: C1_AHB1LPENR
    addr: 0x160
    size_bits: 32
    description: RCC AHB1 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA1LPEN
      bit_offset: 0
      bit_width: 1
      description: "DMA1 Clock Enable During CSleep\n              Mode"
    - !Field
      name: DMA2LPEN
      bit_offset: 1
      bit_width: 1
      description: "DMA2 Clock Enable During CSleep\n              Mode"
    - !Field
      name: ADC12LPEN
      bit_offset: 5
      bit_width: 1
      description: "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: ETH1MACLPEN
      bit_offset: 15
      bit_width: 1
      description: "Ethernet MAC bus interface Clock Enable\n              During\
        \ CSleep Mode"
    - !Field
      name: ETH1TXLPEN
      bit_offset: 16
      bit_width: 1
      description: "Ethernet Transmission Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: ETH1RXLPEN
      bit_offset: 17
      bit_width: 1
      description: "Ethernet Reception Clock Enable During\n              CSleep Mode"
    - !Field
      name: USB1OTGLPEN
      bit_offset: 25
      bit_width: 1
      description: "USB1OTG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USB1ULPILPEN
      bit_offset: 26
      bit_width: 1
      description: "USB_PHY1 clock enable during CSleep\n              mode"
    - !Field
      name: USB2OTGLPEN
      bit_offset: 27
      bit_width: 1
      description: "USB2OTG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USB2ULPILPEN
      bit_offset: 28
      bit_width: 1
      description: "USB_PHY2 clocks enable during CSleep\n              mode"
  - !Register
    name: C1_AHB2LPENR
    addr: 0x164
    size_bits: 32
    description: RCC AHB2 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAMITFLPEN
      bit_offset: 0
      bit_width: 1
      description: "CAMITF peripheral clock enable during\n              CSleep mode"
    - !Field
      name: CRYPTLPEN
      bit_offset: 4
      bit_width: 1
      description: "CRYPT peripheral clock enable during\n              CSleep mode"
    - !Field
      name: HASHLPEN
      bit_offset: 5
      bit_width: 1
      description: "HASH peripheral clock enable during\n              CSleep mode"
    - !Field
      name: SDMMC2LPEN
      bit_offset: 9
      bit_width: 1
      description: "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: RNGLPEN
      bit_offset: 6
      bit_width: 1
      description: "RNG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: SRAM1LPEN
      bit_offset: 29
      bit_width: 1
      description: "SRAM1 Clock Enable During CSleep\n              Mode"
    - !Field
      name: SRAM2LPEN
      bit_offset: 30
      bit_width: 1
      description: "SRAM2 Clock Enable During CSleep\n              Mode"
    - !Field
      name: SRAM3LPEN
      bit_offset: 31
      bit_width: 1
      description: "SRAM3 Clock Enable During CSleep\n              Mode"
  - !Register
    name: AHB2LPENR
    addr: 0x104
    size_bits: 32
    description: RCC AHB2 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAMITFLPEN
      bit_offset: 0
      bit_width: 1
      description: "CAMITF peripheral clock enable during\n              CSleep mode"
    - !Field
      name: CRYPTLPEN
      bit_offset: 4
      bit_width: 1
      description: "CRYPT peripheral clock enable during\n              CSleep mode"
    - !Field
      name: HASHLPEN
      bit_offset: 5
      bit_width: 1
      description: "HASH peripheral clock enable during\n              CSleep mode"
    - !Field
      name: SDMMC2LPEN
      bit_offset: 9
      bit_width: 1
      description: "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep\
        \ Mode"
    - !Field
      name: RNGLPEN
      bit_offset: 6
      bit_width: 1
      description: "RNG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: SRAM1LPEN
      bit_offset: 29
      bit_width: 1
      description: "SRAM1 Clock Enable During CSleep\n              Mode"
    - !Field
      name: SRAM2LPEN
      bit_offset: 30
      bit_width: 1
      description: "SRAM2 Clock Enable During CSleep\n              Mode"
    - !Field
      name: SRAM3LPEN
      bit_offset: 31
      bit_width: 1
      description: "SRAM3 Clock Enable During CSleep\n              Mode"
  - !Register
    name: AHB4LPENR
    addr: 0x108
    size_bits: 32
    description: RCC AHB4 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOALPEN
      bit_offset: 0
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOBLPEN
      bit_offset: 1
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOCLPEN
      bit_offset: 2
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIODLPEN
      bit_offset: 3
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOELPEN
      bit_offset: 4
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOFLPEN
      bit_offset: 5
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOGLPEN
      bit_offset: 6
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOHLPEN
      bit_offset: 7
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOILPEN
      bit_offset: 8
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOJLPEN
      bit_offset: 9
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOKLPEN
      bit_offset: 10
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: CRCLPEN
      bit_offset: 19
      bit_width: 1
      description: "CRC peripheral clock enable during\n              CSleep mode"
    - !Field
      name: BDMALPEN
      bit_offset: 21
      bit_width: 1
      description: "BDMA Clock Enable During CSleep\n              Mode"
    - !Field
      name: ADC3LPEN
      bit_offset: 24
      bit_width: 1
      description: "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: BKPRAMLPEN
      bit_offset: 28
      bit_width: 1
      description: "Backup RAM Clock Enable During CSleep\n              Mode"
    - !Field
      name: SRAM4LPEN
      bit_offset: 29
      bit_width: 1
      description: "SRAM4 Clock Enable During CSleep\n              Mode"
  - !Register
    name: C1_AHB4LPENR
    addr: 0x168
    size_bits: 32
    description: RCC AHB4 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPIOALPEN
      bit_offset: 0
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOBLPEN
      bit_offset: 1
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOCLPEN
      bit_offset: 2
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIODLPEN
      bit_offset: 3
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOELPEN
      bit_offset: 4
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOFLPEN
      bit_offset: 5
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOGLPEN
      bit_offset: 6
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOHLPEN
      bit_offset: 7
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOILPEN
      bit_offset: 8
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOJLPEN
      bit_offset: 9
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: GPIOKLPEN
      bit_offset: 10
      bit_width: 1
      description: "GPIO peripheral clock enable during\n              CSleep mode"
    - !Field
      name: CRCLPEN
      bit_offset: 19
      bit_width: 1
      description: "CRC peripheral clock enable during\n              CSleep mode"
    - !Field
      name: BDMALPEN
      bit_offset: 21
      bit_width: 1
      description: "BDMA Clock Enable During CSleep\n              Mode"
    - !Field
      name: ADC3LPEN
      bit_offset: 24
      bit_width: 1
      description: "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: BKPRAMLPEN
      bit_offset: 28
      bit_width: 1
      description: "Backup RAM Clock Enable During CSleep\n              Mode"
    - !Field
      name: SRAM4LPEN
      bit_offset: 29
      bit_width: 1
      description: "SRAM4 Clock Enable During CSleep\n              Mode"
  - !Register
    name: C1_APB3LPENR
    addr: 0x16c
    size_bits: 32
    description: RCC APB3 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTDCLPEN
      bit_offset: 3
      bit_width: 1
      description: "LTDC peripheral clock enable during\n              CSleep mode"
    - !Field
      name: WWDG1LPEN
      bit_offset: 6
      bit_width: 1
      description: "WWDG1 Clock Enable During CSleep\n              Mode"
  - !Register
    name: APB3LPENR
    addr: 0x10c
    size_bits: 32
    description: RCC APB3 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LTDCLPEN
      bit_offset: 3
      bit_width: 1
      description: "LTDC peripheral clock enable during\n              CSleep mode"
    - !Field
      name: WWDG1LPEN
      bit_offset: 6
      bit_width: 1
      description: "WWDG1 Clock Enable During CSleep\n              Mode"
  - !Register
    name: APB1LLPENR
    addr: 0x110
    size_bits: 32
    description: "RCC APB1 Low Sleep Clock\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM2LPEN
      bit_offset: 0
      bit_width: 1
      description: "TIM2 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM3LPEN
      bit_offset: 1
      bit_width: 1
      description: "TIM3 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM4LPEN
      bit_offset: 2
      bit_width: 1
      description: "TIM4 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM5LPEN
      bit_offset: 3
      bit_width: 1
      description: "TIM5 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM6LPEN
      bit_offset: 4
      bit_width: 1
      description: "TIM6 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM7LPEN
      bit_offset: 5
      bit_width: 1
      description: "TIM7 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM12LPEN
      bit_offset: 6
      bit_width: 1
      description: "TIM12 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM13LPEN
      bit_offset: 7
      bit_width: 1
      description: "TIM13 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM14LPEN
      bit_offset: 8
      bit_width: 1
      description: "TIM14 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: LPTIM1LPEN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI2LPEN
      bit_offset: 14
      bit_width: 1
      description: "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI3LPEN
      bit_offset: 15
      bit_width: 1
      description: "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPDIFRXLPEN
      bit_offset: 16
      bit_width: 1
      description: "SPDIFRX Peripheral Clocks Enable During\n              CSleep\
        \ Mode"
    - !Field
      name: USART2LPEN
      bit_offset: 17
      bit_width: 1
      description: "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: USART3LPEN
      bit_offset: 18
      bit_width: 1
      description: "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: UART4LPEN
      bit_offset: 19
      bit_width: 1
      description: "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: UART5LPEN
      bit_offset: 20
      bit_width: 1
      description: "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C1LPEN
      bit_offset: 21
      bit_width: 1
      description: "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C2LPEN
      bit_offset: 22
      bit_width: 1
      description: "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C3LPEN
      bit_offset: 23
      bit_width: 1
      description: "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: HDMICECLPEN
      bit_offset: 27
      bit_width: 1
      description: "HDMI-CEC Peripheral Clocks Enable During\n              CSleep\
        \ Mode"
    - !Field
      name: DAC12LPEN
      bit_offset: 29
      bit_width: 1
      description: "DAC1/2 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USART7LPEN
      bit_offset: 30
      bit_width: 1
      description: "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: USART8LPEN
      bit_offset: 31
      bit_width: 1
      description: "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
  - !Register
    name: C1_APB1LLPENR
    addr: 0x170
    size_bits: 32
    description: "RCC APB1 Low Sleep Clock\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM2LPEN
      bit_offset: 0
      bit_width: 1
      description: "TIM2 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM3LPEN
      bit_offset: 1
      bit_width: 1
      description: "TIM3 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM4LPEN
      bit_offset: 2
      bit_width: 1
      description: "TIM4 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM5LPEN
      bit_offset: 3
      bit_width: 1
      description: "TIM5 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM6LPEN
      bit_offset: 4
      bit_width: 1
      description: "TIM6 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM7LPEN
      bit_offset: 5
      bit_width: 1
      description: "TIM7 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM12LPEN
      bit_offset: 6
      bit_width: 1
      description: "TIM12 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM13LPEN
      bit_offset: 7
      bit_width: 1
      description: "TIM13 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM14LPEN
      bit_offset: 8
      bit_width: 1
      description: "TIM14 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: LPTIM1LPEN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI2LPEN
      bit_offset: 14
      bit_width: 1
      description: "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI3LPEN
      bit_offset: 15
      bit_width: 1
      description: "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPDIFRXLPEN
      bit_offset: 16
      bit_width: 1
      description: "SPDIFRX Peripheral Clocks Enable During\n              CSleep\
        \ Mode"
    - !Field
      name: USART2LPEN
      bit_offset: 17
      bit_width: 1
      description: "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: USART3LPEN
      bit_offset: 18
      bit_width: 1
      description: "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: UART4LPEN
      bit_offset: 19
      bit_width: 1
      description: "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: UART5LPEN
      bit_offset: 20
      bit_width: 1
      description: "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C1LPEN
      bit_offset: 21
      bit_width: 1
      description: "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C2LPEN
      bit_offset: 22
      bit_width: 1
      description: "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C3LPEN
      bit_offset: 23
      bit_width: 1
      description: "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: HDMICECLPEN
      bit_offset: 27
      bit_width: 1
      description: "HDMI-CEC Peripheral Clocks Enable During\n              CSleep\
        \ Mode"
    - !Field
      name: DAC12LPEN
      bit_offset: 29
      bit_width: 1
      description: "DAC1/2 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USART7LPEN
      bit_offset: 30
      bit_width: 1
      description: "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: USART8LPEN
      bit_offset: 31
      bit_width: 1
      description: "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
  - !Register
    name: C1_APB1HLPENR
    addr: 0x174
    size_bits: 32
    description: "RCC APB1 High Sleep Clock\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRSLPEN
      bit_offset: 1
      bit_width: 1
      description: "Clock Recovery System peripheral clock\n              enable during\
        \ CSleep mode"
    - !Field
      name: SWPLPEN
      bit_offset: 2
      bit_width: 1
      description: "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: OPAMPLPEN
      bit_offset: 4
      bit_width: 1
      description: "OPAMP peripheral clock enable during\n              CSleep mode"
    - !Field
      name: MDIOSLPEN
      bit_offset: 5
      bit_width: 1
      description: "MDIOS peripheral clock enable during\n              CSleep mode"
    - !Field
      name: FDCANLPEN
      bit_offset: 8
      bit_width: 1
      description: "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
  - !Register
    name: APB1HLPENR
    addr: 0x114
    size_bits: 32
    description: "RCC APB1 High Sleep Clock\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRSLPEN
      bit_offset: 1
      bit_width: 1
      description: "Clock Recovery System peripheral clock\n              enable during\
        \ CSleep mode"
    - !Field
      name: SWPLPEN
      bit_offset: 2
      bit_width: 1
      description: "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: OPAMPLPEN
      bit_offset: 4
      bit_width: 1
      description: "OPAMP peripheral clock enable during\n              CSleep mode"
    - !Field
      name: MDIOSLPEN
      bit_offset: 5
      bit_width: 1
      description: "MDIOS peripheral clock enable during\n              CSleep mode"
    - !Field
      name: FDCANLPEN
      bit_offset: 8
      bit_width: 1
      description: "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
  - !Register
    name: APB2LPENR
    addr: 0x118
    size_bits: 32
    description: RCC APB2 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM1LPEN
      bit_offset: 0
      bit_width: 1
      description: "TIM1 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM8LPEN
      bit_offset: 1
      bit_width: 1
      description: "TIM8 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USART1LPEN
      bit_offset: 4
      bit_width: 1
      description: "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: USART6LPEN
      bit_offset: 5
      bit_width: 1
      description: "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI1LPEN
      bit_offset: 12
      bit_width: 1
      description: "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI4LPEN
      bit_offset: 13
      bit_width: 1
      description: "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: TIM15LPEN
      bit_offset: 16
      bit_width: 1
      description: "TIM15 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM16LPEN
      bit_offset: 17
      bit_width: 1
      description: "TIM16 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM17LPEN
      bit_offset: 18
      bit_width: 1
      description: "TIM17 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: SPI5LPEN
      bit_offset: 20
      bit_width: 1
      description: "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SAI1LPEN
      bit_offset: 22
      bit_width: 1
      description: "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SAI2LPEN
      bit_offset: 23
      bit_width: 1
      description: "SAI2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SAI3LPEN
      bit_offset: 24
      bit_width: 1
      description: "SAI3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: DFSDM1LPEN
      bit_offset: 28
      bit_width: 1
      description: "DFSDM1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: HRTIMLPEN
      bit_offset: 29
      bit_width: 1
      description: "HRTIM peripheral clock enable during\n              CSleep mode"
  - !Register
    name: C1_APB2LPENR
    addr: 0x178
    size_bits: 32
    description: RCC APB2 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIM1LPEN
      bit_offset: 0
      bit_width: 1
      description: "TIM1 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM8LPEN
      bit_offset: 1
      bit_width: 1
      description: "TIM8 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: USART1LPEN
      bit_offset: 4
      bit_width: 1
      description: "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: USART6LPEN
      bit_offset: 5
      bit_width: 1
      description: "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI1LPEN
      bit_offset: 12
      bit_width: 1
      description: "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SPI4LPEN
      bit_offset: 13
      bit_width: 1
      description: "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: TIM15LPEN
      bit_offset: 16
      bit_width: 1
      description: "TIM15 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM16LPEN
      bit_offset: 17
      bit_width: 1
      description: "TIM16 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: TIM17LPEN
      bit_offset: 18
      bit_width: 1
      description: "TIM17 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: SPI5LPEN
      bit_offset: 20
      bit_width: 1
      description: "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SAI1LPEN
      bit_offset: 22
      bit_width: 1
      description: "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SAI2LPEN
      bit_offset: 23
      bit_width: 1
      description: "SAI2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: SAI3LPEN
      bit_offset: 24
      bit_width: 1
      description: "SAI3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: DFSDM1LPEN
      bit_offset: 28
      bit_width: 1
      description: "DFSDM1 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: HRTIMLPEN
      bit_offset: 29
      bit_width: 1
      description: "HRTIM peripheral clock enable during\n              CSleep mode"
  - !Register
    name: C1_APB4LPENR
    addr: 0x17c
    size_bits: 32
    description: RCC APB4 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGLPEN
      bit_offset: 1
      bit_width: 1
      description: "SYSCFG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: LPUART1LPEN
      bit_offset: 3
      bit_width: 1
      description: "LPUART1 Peripheral Clocks Enable During\n              CSleep\
        \ Mode"
    - !Field
      name: SPI6LPEN
      bit_offset: 5
      bit_width: 1
      description: "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C4LPEN
      bit_offset: 7
      bit_width: 1
      description: "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM2LPEN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM3LPEN
      bit_offset: 10
      bit_width: 1
      description: "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM4LPEN
      bit_offset: 11
      bit_width: 1
      description: "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM5LPEN
      bit_offset: 12
      bit_width: 1
      description: "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: COMP12LPEN
      bit_offset: 14
      bit_width: 1
      description: "COMP1/2 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: VREFLPEN
      bit_offset: 15
      bit_width: 1
      description: "VREF peripheral clock enable during\n              CSleep mode"
    - !Field
      name: RTCAPBLPEN
      bit_offset: 16
      bit_width: 1
      description: "RTC APB Clock Enable During CSleep\n              Mode"
    - !Field
      name: SAI4LPEN
      bit_offset: 21
      bit_width: 1
      description: "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
  - !Register
    name: APB4LPENR
    addr: 0x11c
    size_bits: 32
    description: RCC APB4 Sleep Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCFGLPEN
      bit_offset: 1
      bit_width: 1
      description: "SYSCFG peripheral clock enable during\n              CSleep mode"
    - !Field
      name: LPUART1LPEN
      bit_offset: 3
      bit_width: 1
      description: "LPUART1 Peripheral Clocks Enable During\n              CSleep\
        \ Mode"
    - !Field
      name: SPI6LPEN
      bit_offset: 5
      bit_width: 1
      description: "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: I2C4LPEN
      bit_offset: 7
      bit_width: 1
      description: "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM2LPEN
      bit_offset: 9
      bit_width: 1
      description: "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM3LPEN
      bit_offset: 10
      bit_width: 1
      description: "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM4LPEN
      bit_offset: 11
      bit_width: 1
      description: "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: LPTIM5LPEN
      bit_offset: 12
      bit_width: 1
      description: "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
    - !Field
      name: COMP12LPEN
      bit_offset: 14
      bit_width: 1
      description: "COMP1/2 peripheral clock enable during\n              CSleep mode"
    - !Field
      name: VREFLPEN
      bit_offset: 15
      bit_width: 1
      description: "VREF peripheral clock enable during\n              CSleep mode"
    - !Field
      name: RTCAPBLPEN
      bit_offset: 16
      bit_width: 1
      description: "RTC APB Clock Enable During CSleep\n              Mode"
    - !Field
      name: SAI4LPEN
      bit_offset: 21
      bit_width: 1
      description: "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
- !Module
  name: LPTIM1
  description: Low power timer
  base_addr: 0x40002400
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: Interrupt and Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DOWN
      bit_offset: 6
      bit_width: 1
      description: "Counter direction change up to\n              down"
    - !Field
      name: UP
      bit_offset: 5
      bit_width: 1
      description: "Counter direction change down to\n              up"
    - !Field
      name: ARROK
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update\n              OK"
    - !Field
      name: CMPOK
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK
    - !Field
      name: EXTTRIG
      bit_offset: 2
      bit_width: 1
      description: "External trigger edge\n              event"
    - !Field
      name: ARRM
      bit_offset: 1
      bit_width: 1
      description: Autoreload match
    - !Field
      name: CMPM
      bit_offset: 0
      bit_width: 1
      description: Compare match
  - !Register
    name: ICR
    addr: 0x4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DOWNCF
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Clear\n              Flag"
    - !Field
      name: UPCF
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Clear\n              Flag"
    - !Field
      name: ARROKCF
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Clear\n              Flag"
    - !Field
      name: CMPOKCF
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Clear\n              Flag"
    - !Field
      name: EXTTRIGCF
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Clear\n              Flag"
    - !Field
      name: ARRMCF
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Clear\n              Flag"
    - !Field
      name: CMPMCF
      bit_offset: 0
      bit_width: 1
      description: compare match Clear Flag
  - !Register
    name: IER
    addr: 0x8
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOWNIE
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Interrupt\n              Enable"
    - !Field
      name: UPIE
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Interrupt\n              Enable"
    - !Field
      name: ARROKIE
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Interrupt\n              Enable"
    - !Field
      name: CMPOKIE
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Interrupt\n              Enable"
    - !Field
      name: EXTTRIGIE
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Interrupt\n              Enable"
    - !Field
      name: ARRMIE
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Interrupt\n              Enable"
    - !Field
      name: CMPMIE
      bit_offset: 0
      bit_width: 1
      description: "Compare match Interrupt\n              Enable"
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 24
      bit_width: 1
      description: Encoder mode enable
    - !Field
      name: COUNTMODE
      bit_offset: 23
      bit_width: 1
      description: counter mode enabled
    - !Field
      name: PRELOAD
      bit_offset: 22
      bit_width: 1
      description: Registers update mode
    - !Field
      name: WAVPOL
      bit_offset: 21
      bit_width: 1
      description: Waveform shape polarity
    - !Field
      name: WAVE
      bit_offset: 20
      bit_width: 1
      description: Waveform shape
    - !Field
      name: TIMOUT
      bit_offset: 19
      bit_width: 1
      description: Timeout enable
    - !Field
      name: TRIGEN
      bit_offset: 17
      bit_width: 2
      description: "Trigger enable and\n              polarity"
    - !Field
      name: TRIGSEL
      bit_offset: 13
      bit_width: 3
      description: Trigger selector
    - !Field
      name: PRESC
      bit_offset: 9
      bit_width: 3
      description: Clock prescaler
    - !Field
      name: TRGFLT
      bit_offset: 6
      bit_width: 2
      description: "Configurable digital filter for\n              trigger"
    - !Field
      name: CKFLT
      bit_offset: 3
      bit_width: 2
      description: "Configurable digital filter for external\n              clock"
    - !Field
      name: CKPOL
      bit_offset: 1
      bit_width: 2
      description: Clock Polarity
    - !Field
      name: CKSEL
      bit_offset: 0
      bit_width: 1
      description: Clock selector
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPTIM Enable
    - !Field
      name: SNGSTRT
      bit_offset: 1
      bit_width: 1
      description: LPTIM start in single mode
    - !Field
      name: CNTSTRT
      bit_offset: 2
      bit_width: 1
      description: "Timer start in continuous\n              mode"
    - !Field
      name: COUNTRST
      bit_offset: 3
      bit_width: 1
      description: Counter reset
    - !Field
      name: RSTARE
      bit_offset: 4
      bit_width: 1
      description: Reset after read enable
  - !Register
    name: CMP
    addr: 0x14
    size_bits: 32
    description: Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Compare value
  - !Register
    name: ARR
    addr: 0x18
    size_bits: 32
    description: Autoreload Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto reload value
  - !Register
    name: CNT
    addr: 0x1c
    size_bits: 32
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: CFGR2
    addr: 0x24
    size_bits: 32
    description: LPTIM configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN1SEL
      bit_offset: 0
      bit_width: 2
      description: LPTIM Input 1 selection
    - !Field
      name: IN2SEL
      bit_offset: 4
      bit_width: 2
      description: LPTIM Input 2 selection
- !Module
  name: LPTIM2
  description: Low power timer
  base_addr: 0x58002400
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: Interrupt and Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DOWN
      bit_offset: 6
      bit_width: 1
      description: "Counter direction change up to\n              down"
    - !Field
      name: UP
      bit_offset: 5
      bit_width: 1
      description: "Counter direction change down to\n              up"
    - !Field
      name: ARROK
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update\n              OK"
    - !Field
      name: CMPOK
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK
    - !Field
      name: EXTTRIG
      bit_offset: 2
      bit_width: 1
      description: "External trigger edge\n              event"
    - !Field
      name: ARRM
      bit_offset: 1
      bit_width: 1
      description: Autoreload match
    - !Field
      name: CMPM
      bit_offset: 0
      bit_width: 1
      description: Compare match
  - !Register
    name: ICR
    addr: 0x4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DOWNCF
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Clear\n              Flag"
    - !Field
      name: UPCF
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Clear\n              Flag"
    - !Field
      name: ARROKCF
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Clear\n              Flag"
    - !Field
      name: CMPOKCF
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Clear\n              Flag"
    - !Field
      name: EXTTRIGCF
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Clear\n              Flag"
    - !Field
      name: ARRMCF
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Clear\n              Flag"
    - !Field
      name: CMPMCF
      bit_offset: 0
      bit_width: 1
      description: compare match Clear Flag
  - !Register
    name: IER
    addr: 0x8
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOWNIE
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Interrupt\n              Enable"
    - !Field
      name: UPIE
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Interrupt\n              Enable"
    - !Field
      name: ARROKIE
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Interrupt\n              Enable"
    - !Field
      name: CMPOKIE
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Interrupt\n              Enable"
    - !Field
      name: EXTTRIGIE
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Interrupt\n              Enable"
    - !Field
      name: ARRMIE
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Interrupt\n              Enable"
    - !Field
      name: CMPMIE
      bit_offset: 0
      bit_width: 1
      description: "Compare match Interrupt\n              Enable"
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 24
      bit_width: 1
      description: Encoder mode enable
    - !Field
      name: COUNTMODE
      bit_offset: 23
      bit_width: 1
      description: counter mode enabled
    - !Field
      name: PRELOAD
      bit_offset: 22
      bit_width: 1
      description: Registers update mode
    - !Field
      name: WAVPOL
      bit_offset: 21
      bit_width: 1
      description: Waveform shape polarity
    - !Field
      name: WAVE
      bit_offset: 20
      bit_width: 1
      description: Waveform shape
    - !Field
      name: TIMOUT
      bit_offset: 19
      bit_width: 1
      description: Timeout enable
    - !Field
      name: TRIGEN
      bit_offset: 17
      bit_width: 2
      description: "Trigger enable and\n              polarity"
    - !Field
      name: TRIGSEL
      bit_offset: 13
      bit_width: 3
      description: Trigger selector
    - !Field
      name: PRESC
      bit_offset: 9
      bit_width: 3
      description: Clock prescaler
    - !Field
      name: TRGFLT
      bit_offset: 6
      bit_width: 2
      description: "Configurable digital filter for\n              trigger"
    - !Field
      name: CKFLT
      bit_offset: 3
      bit_width: 2
      description: "Configurable digital filter for external\n              clock"
    - !Field
      name: CKPOL
      bit_offset: 1
      bit_width: 2
      description: Clock Polarity
    - !Field
      name: CKSEL
      bit_offset: 0
      bit_width: 1
      description: Clock selector
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPTIM Enable
    - !Field
      name: SNGSTRT
      bit_offset: 1
      bit_width: 1
      description: LPTIM start in single mode
    - !Field
      name: CNTSTRT
      bit_offset: 2
      bit_width: 1
      description: "Timer start in continuous\n              mode"
    - !Field
      name: COUNTRST
      bit_offset: 3
      bit_width: 1
      description: Counter reset
    - !Field
      name: RSTARE
      bit_offset: 4
      bit_width: 1
      description: Reset after read enable
  - !Register
    name: CMP
    addr: 0x14
    size_bits: 32
    description: Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Compare value
  - !Register
    name: ARR
    addr: 0x18
    size_bits: 32
    description: Autoreload Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto reload value
  - !Register
    name: CNT
    addr: 0x1c
    size_bits: 32
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: CFGR2
    addr: 0x24
    size_bits: 32
    description: LPTIM configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN1SEL
      bit_offset: 0
      bit_width: 2
      description: LPTIM Input 1 selection
    - !Field
      name: IN2SEL
      bit_offset: 4
      bit_width: 2
      description: LPTIM Input 2 selection
- !Module
  name: LPTIM3
  description: Low power timer
  base_addr: 0x58002800
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: Interrupt and Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DOWN
      bit_offset: 6
      bit_width: 1
      description: "Counter direction change up to\n              down"
    - !Field
      name: UP
      bit_offset: 5
      bit_width: 1
      description: "Counter direction change down to\n              up"
    - !Field
      name: ARROK
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update\n              OK"
    - !Field
      name: CMPOK
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK
    - !Field
      name: EXTTRIG
      bit_offset: 2
      bit_width: 1
      description: "External trigger edge\n              event"
    - !Field
      name: ARRM
      bit_offset: 1
      bit_width: 1
      description: Autoreload match
    - !Field
      name: CMPM
      bit_offset: 0
      bit_width: 1
      description: Compare match
  - !Register
    name: ICR
    addr: 0x4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DOWNCF
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Clear\n              Flag"
    - !Field
      name: UPCF
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Clear\n              Flag"
    - !Field
      name: ARROKCF
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Clear\n              Flag"
    - !Field
      name: CMPOKCF
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Clear\n              Flag"
    - !Field
      name: EXTTRIGCF
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Clear\n              Flag"
    - !Field
      name: ARRMCF
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Clear\n              Flag"
    - !Field
      name: CMPMCF
      bit_offset: 0
      bit_width: 1
      description: compare match Clear Flag
  - !Register
    name: IER
    addr: 0x8
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOWNIE
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Interrupt\n              Enable"
    - !Field
      name: UPIE
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Interrupt\n              Enable"
    - !Field
      name: ARROKIE
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Interrupt\n              Enable"
    - !Field
      name: CMPOKIE
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Interrupt\n              Enable"
    - !Field
      name: EXTTRIGIE
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Interrupt\n              Enable"
    - !Field
      name: ARRMIE
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Interrupt\n              Enable"
    - !Field
      name: CMPMIE
      bit_offset: 0
      bit_width: 1
      description: "Compare match Interrupt\n              Enable"
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 24
      bit_width: 1
      description: Encoder mode enable
    - !Field
      name: COUNTMODE
      bit_offset: 23
      bit_width: 1
      description: counter mode enabled
    - !Field
      name: PRELOAD
      bit_offset: 22
      bit_width: 1
      description: Registers update mode
    - !Field
      name: WAVPOL
      bit_offset: 21
      bit_width: 1
      description: Waveform shape polarity
    - !Field
      name: WAVE
      bit_offset: 20
      bit_width: 1
      description: Waveform shape
    - !Field
      name: TIMOUT
      bit_offset: 19
      bit_width: 1
      description: Timeout enable
    - !Field
      name: TRIGEN
      bit_offset: 17
      bit_width: 2
      description: "Trigger enable and\n              polarity"
    - !Field
      name: TRIGSEL
      bit_offset: 13
      bit_width: 3
      description: Trigger selector
    - !Field
      name: PRESC
      bit_offset: 9
      bit_width: 3
      description: Clock prescaler
    - !Field
      name: TRGFLT
      bit_offset: 6
      bit_width: 2
      description: "Configurable digital filter for\n              trigger"
    - !Field
      name: CKFLT
      bit_offset: 3
      bit_width: 2
      description: "Configurable digital filter for external\n              clock"
    - !Field
      name: CKPOL
      bit_offset: 1
      bit_width: 2
      description: Clock Polarity
    - !Field
      name: CKSEL
      bit_offset: 0
      bit_width: 1
      description: Clock selector
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPTIM Enable
    - !Field
      name: SNGSTRT
      bit_offset: 1
      bit_width: 1
      description: LPTIM start in single mode
    - !Field
      name: CNTSTRT
      bit_offset: 2
      bit_width: 1
      description: "Timer start in continuous\n              mode"
    - !Field
      name: COUNTRST
      bit_offset: 3
      bit_width: 1
      description: Counter reset
    - !Field
      name: RSTARE
      bit_offset: 4
      bit_width: 1
      description: Reset after read enable
  - !Register
    name: CMP
    addr: 0x14
    size_bits: 32
    description: Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Compare value
  - !Register
    name: ARR
    addr: 0x18
    size_bits: 32
    description: Autoreload Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto reload value
  - !Register
    name: CNT
    addr: 0x1c
    size_bits: 32
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: CFGR2
    addr: 0x24
    size_bits: 32
    description: LPTIM configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN1SEL
      bit_offset: 0
      bit_width: 2
      description: LPTIM Input 1 selection
- !Module
  name: LPTIM4
  description: Low power timer
  base_addr: 0x58002c00
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: Interrupt and Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DOWN
      bit_offset: 6
      bit_width: 1
      description: "Counter direction change up to\n              down"
    - !Field
      name: UP
      bit_offset: 5
      bit_width: 1
      description: "Counter direction change down to\n              up"
    - !Field
      name: ARROK
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update\n              OK"
    - !Field
      name: CMPOK
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK
    - !Field
      name: EXTTRIG
      bit_offset: 2
      bit_width: 1
      description: "External trigger edge\n              event"
    - !Field
      name: ARRM
      bit_offset: 1
      bit_width: 1
      description: Autoreload match
    - !Field
      name: CMPM
      bit_offset: 0
      bit_width: 1
      description: Compare match
  - !Register
    name: ICR
    addr: 0x4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DOWNCF
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Clear\n              Flag"
    - !Field
      name: UPCF
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Clear\n              Flag"
    - !Field
      name: ARROKCF
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Clear\n              Flag"
    - !Field
      name: CMPOKCF
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Clear\n              Flag"
    - !Field
      name: EXTTRIGCF
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Clear\n              Flag"
    - !Field
      name: ARRMCF
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Clear\n              Flag"
    - !Field
      name: CMPMCF
      bit_offset: 0
      bit_width: 1
      description: compare match Clear Flag
  - !Register
    name: IER
    addr: 0x8
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOWNIE
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Interrupt\n              Enable"
    - !Field
      name: UPIE
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Interrupt\n              Enable"
    - !Field
      name: ARROKIE
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Interrupt\n              Enable"
    - !Field
      name: CMPOKIE
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Interrupt\n              Enable"
    - !Field
      name: EXTTRIGIE
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Interrupt\n              Enable"
    - !Field
      name: ARRMIE
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Interrupt\n              Enable"
    - !Field
      name: CMPMIE
      bit_offset: 0
      bit_width: 1
      description: "Compare match Interrupt\n              Enable"
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 24
      bit_width: 1
      description: Encoder mode enable
    - !Field
      name: COUNTMODE
      bit_offset: 23
      bit_width: 1
      description: counter mode enabled
    - !Field
      name: PRELOAD
      bit_offset: 22
      bit_width: 1
      description: Registers update mode
    - !Field
      name: WAVPOL
      bit_offset: 21
      bit_width: 1
      description: Waveform shape polarity
    - !Field
      name: WAVE
      bit_offset: 20
      bit_width: 1
      description: Waveform shape
    - !Field
      name: TIMOUT
      bit_offset: 19
      bit_width: 1
      description: Timeout enable
    - !Field
      name: TRIGEN
      bit_offset: 17
      bit_width: 2
      description: "Trigger enable and\n              polarity"
    - !Field
      name: TRIGSEL
      bit_offset: 13
      bit_width: 3
      description: Trigger selector
    - !Field
      name: PRESC
      bit_offset: 9
      bit_width: 3
      description: Clock prescaler
    - !Field
      name: TRGFLT
      bit_offset: 6
      bit_width: 2
      description: "Configurable digital filter for\n              trigger"
    - !Field
      name: CKFLT
      bit_offset: 3
      bit_width: 2
      description: "Configurable digital filter for external\n              clock"
    - !Field
      name: CKPOL
      bit_offset: 1
      bit_width: 2
      description: Clock Polarity
    - !Field
      name: CKSEL
      bit_offset: 0
      bit_width: 1
      description: Clock selector
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPTIM Enable
    - !Field
      name: SNGSTRT
      bit_offset: 1
      bit_width: 1
      description: LPTIM start in single mode
    - !Field
      name: CNTSTRT
      bit_offset: 2
      bit_width: 1
      description: "Timer start in continuous\n              mode"
    - !Field
      name: COUNTRST
      bit_offset: 3
      bit_width: 1
      description: Counter reset
    - !Field
      name: RSTARE
      bit_offset: 4
      bit_width: 1
      description: Reset after read enable
  - !Register
    name: CMP
    addr: 0x14
    size_bits: 32
    description: Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Compare value
  - !Register
    name: ARR
    addr: 0x18
    size_bits: 32
    description: Autoreload Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto reload value
  - !Register
    name: CNT
    addr: 0x1c
    size_bits: 32
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: CFGR2
    addr: 0x24
    size_bits: 32
    description: LPTIM configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN1SEL
      bit_offset: 0
      bit_width: 2
      description: LPTIM Input 1 selection
- !Module
  name: LPTIM5
  description: Low power timer
  base_addr: 0x58003000
  size: 0x400
  registers:
  - !Register
    name: ISR
    addr: 0x0
    size_bits: 32
    description: Interrupt and Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DOWN
      bit_offset: 6
      bit_width: 1
      description: "Counter direction change up to\n              down"
    - !Field
      name: UP
      bit_offset: 5
      bit_width: 1
      description: "Counter direction change down to\n              up"
    - !Field
      name: ARROK
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update\n              OK"
    - !Field
      name: CMPOK
      bit_offset: 3
      bit_width: 1
      description: Compare register update OK
    - !Field
      name: EXTTRIG
      bit_offset: 2
      bit_width: 1
      description: "External trigger edge\n              event"
    - !Field
      name: ARRM
      bit_offset: 1
      bit_width: 1
      description: Autoreload match
    - !Field
      name: CMPM
      bit_offset: 0
      bit_width: 1
      description: Compare match
  - !Register
    name: ICR
    addr: 0x4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DOWNCF
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Clear\n              Flag"
    - !Field
      name: UPCF
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Clear\n              Flag"
    - !Field
      name: ARROKCF
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Clear\n              Flag"
    - !Field
      name: CMPOKCF
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Clear\n              Flag"
    - !Field
      name: EXTTRIGCF
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Clear\n              Flag"
    - !Field
      name: ARRMCF
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Clear\n              Flag"
    - !Field
      name: CMPMCF
      bit_offset: 0
      bit_width: 1
      description: compare match Clear Flag
  - !Register
    name: IER
    addr: 0x8
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOWNIE
      bit_offset: 6
      bit_width: 1
      description: "Direction change to down Interrupt\n              Enable"
    - !Field
      name: UPIE
      bit_offset: 5
      bit_width: 1
      description: "Direction change to UP Interrupt\n              Enable"
    - !Field
      name: ARROKIE
      bit_offset: 4
      bit_width: 1
      description: "Autoreload register update OK Interrupt\n              Enable"
    - !Field
      name: CMPOKIE
      bit_offset: 3
      bit_width: 1
      description: "Compare register update OK Interrupt\n              Enable"
    - !Field
      name: EXTTRIGIE
      bit_offset: 2
      bit_width: 1
      description: "External trigger valid edge Interrupt\n              Enable"
    - !Field
      name: ARRMIE
      bit_offset: 1
      bit_width: 1
      description: "Autoreload match Interrupt\n              Enable"
    - !Field
      name: CMPMIE
      bit_offset: 0
      bit_width: 1
      description: "Compare match Interrupt\n              Enable"
  - !Register
    name: CFGR
    addr: 0xc
    size_bits: 32
    description: Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 24
      bit_width: 1
      description: Encoder mode enable
    - !Field
      name: COUNTMODE
      bit_offset: 23
      bit_width: 1
      description: counter mode enabled
    - !Field
      name: PRELOAD
      bit_offset: 22
      bit_width: 1
      description: Registers update mode
    - !Field
      name: WAVPOL
      bit_offset: 21
      bit_width: 1
      description: Waveform shape polarity
    - !Field
      name: WAVE
      bit_offset: 20
      bit_width: 1
      description: Waveform shape
    - !Field
      name: TIMOUT
      bit_offset: 19
      bit_width: 1
      description: Timeout enable
    - !Field
      name: TRIGEN
      bit_offset: 17
      bit_width: 2
      description: "Trigger enable and\n              polarity"
    - !Field
      name: TRIGSEL
      bit_offset: 13
      bit_width: 3
      description: Trigger selector
    - !Field
      name: PRESC
      bit_offset: 9
      bit_width: 3
      description: Clock prescaler
    - !Field
      name: TRGFLT
      bit_offset: 6
      bit_width: 2
      description: "Configurable digital filter for\n              trigger"
    - !Field
      name: CKFLT
      bit_offset: 3
      bit_width: 2
      description: "Configurable digital filter for external\n              clock"
    - !Field
      name: CKPOL
      bit_offset: 1
      bit_width: 2
      description: Clock Polarity
    - !Field
      name: CKSEL
      bit_offset: 0
      bit_width: 1
      description: Clock selector
  - !Register
    name: CR
    addr: 0x10
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPTIM Enable
    - !Field
      name: SNGSTRT
      bit_offset: 1
      bit_width: 1
      description: LPTIM start in single mode
    - !Field
      name: CNTSTRT
      bit_offset: 2
      bit_width: 1
      description: "Timer start in continuous\n              mode"
    - !Field
      name: COUNTRST
      bit_offset: 3
      bit_width: 1
      description: Counter reset
    - !Field
      name: RSTARE
      bit_offset: 4
      bit_width: 1
      description: Reset after read enable
  - !Register
    name: CMP
    addr: 0x14
    size_bits: 32
    description: Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP
      bit_offset: 0
      bit_width: 16
      description: Compare value
  - !Register
    name: ARR
    addr: 0x18
    size_bits: 32
    description: Autoreload Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto reload value
  - !Register
    name: CNT
    addr: 0x1c
    size_bits: 32
    description: Counter Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: CFGR2
    addr: 0x24
    size_bits: 32
    description: LPTIM configuration register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN1SEL
      bit_offset: 0
      bit_width: 2
      description: LPTIM Input 1 selection
- !Module
  name: LPUART1
  description: LPUART1
  base_addr: 0x58000c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: DEAT
      bit_offset: 21
      bit_width: 5
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEDT
      bit_offset: 16
      bit_width: 5
      description: "Driver Enable deassertion\n              time"
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD
      bit_offset: 24
      bit_width: 8
      description: Address of the USART node
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: DATAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR
      bit_offset: 0
      bit_width: 20
      description: BRR
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NE
      bit_offset: 2
      bit_width: 1
      description: NE
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: Prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: SYSCFG
  description: System configuration controller
  base_addr: 0x58000400
  size: 0x400
  registers:
  - !Register
    name: PMCR
    addr: 0x4
    size_bits: 32
    description: "peripheral mode configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: I2C1FMP
      bit_offset: 0
      bit_width: 1
      description: I2C1 Fm+
    - !Field
      name: I2C2FMP
      bit_offset: 1
      bit_width: 1
      description: I2C2 Fm+
    - !Field
      name: I2C3FMP
      bit_offset: 2
      bit_width: 1
      description: I2C3 Fm+
    - !Field
      name: I2C4FMP
      bit_offset: 3
      bit_width: 1
      description: I2C4 Fm+
    - !Field
      name: PB6FMP
      bit_offset: 4
      bit_width: 1
      description: PB(6) Fm+
    - !Field
      name: PB7FMP
      bit_offset: 5
      bit_width: 1
      description: PB(7) Fast Mode Plus
    - !Field
      name: PB8FMP
      bit_offset: 6
      bit_width: 1
      description: PB(8) Fast Mode Plus
    - !Field
      name: PB9FMP
      bit_offset: 7
      bit_width: 1
      description: PB(9) Fm+
    - !Field
      name: BOOSTE
      bit_offset: 8
      bit_width: 1
      description: Booster Enable
    - !Field
      name: EPIS
      bit_offset: 21
      bit_width: 3
      description: "Ethernet PHY Interface\n              Selection"
    - !Field
      name: PA0SO
      bit_offset: 24
      bit_width: 1
      description: PA0 Switch Open
    - !Field
      name: PA1SO
      bit_offset: 25
      bit_width: 1
      description: PA1 Switch Open
    - !Field
      name: PC2SO
      bit_offset: 26
      bit_width: 1
      description: PC2 Switch Open
    - !Field
      name: PC3SO
      bit_offset: 27
      bit_width: 1
      description: PC3 Switch Open
  - !Register
    name: EXTICR1
    addr: 0x8
    size_bits: 32
    description: "external interrupt configuration register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI3
      bit_offset: 12
      bit_width: 4
      description: "EXTI x configuration (x = 0 to\n              3)"
    - !Field
      name: EXTI2
      bit_offset: 8
      bit_width: 4
      description: "EXTI x configuration (x = 0 to\n              3)"
    - !Field
      name: EXTI1
      bit_offset: 4
      bit_width: 4
      description: "EXTI x configuration (x = 0 to\n              3)"
    - !Field
      name: EXTI0
      bit_offset: 0
      bit_width: 4
      description: "EXTI x configuration (x = 0 to\n              3)"
  - !Register
    name: EXTICR2
    addr: 0xc
    size_bits: 32
    description: "external interrupt configuration register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI7
      bit_offset: 12
      bit_width: 4
      description: "EXTI x configuration (x = 4 to\n              7)"
    - !Field
      name: EXTI6
      bit_offset: 8
      bit_width: 4
      description: "EXTI x configuration (x = 4 to\n              7)"
    - !Field
      name: EXTI5
      bit_offset: 4
      bit_width: 4
      description: "EXTI x configuration (x = 4 to\n              7)"
    - !Field
      name: EXTI4
      bit_offset: 0
      bit_width: 4
      description: "EXTI x configuration (x = 4 to\n              7)"
  - !Register
    name: EXTICR3
    addr: 0x10
    size_bits: 32
    description: "external interrupt configuration register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI11
      bit_offset: 12
      bit_width: 4
      description: "EXTI x configuration (x = 8 to\n              11)"
    - !Field
      name: EXTI10
      bit_offset: 8
      bit_width: 4
      description: EXTI10
    - !Field
      name: EXTI9
      bit_offset: 4
      bit_width: 4
      description: "EXTI x configuration (x = 8 to\n              11)"
    - !Field
      name: EXTI8
      bit_offset: 0
      bit_width: 4
      description: "EXTI x configuration (x = 8 to\n              11)"
  - !Register
    name: EXTICR4
    addr: 0x14
    size_bits: 32
    description: "external interrupt configuration register\n          4"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EXTI15
      bit_offset: 12
      bit_width: 4
      description: "EXTI x configuration (x = 12 to\n              15)"
    - !Field
      name: EXTI14
      bit_offset: 8
      bit_width: 4
      description: "EXTI x configuration (x = 12 to\n              15)"
    - !Field
      name: EXTI13
      bit_offset: 4
      bit_width: 4
      description: "EXTI x configuration (x = 12 to\n              15)"
    - !Field
      name: EXTI12
      bit_offset: 0
      bit_width: 4
      description: "EXTI x configuration (x = 12 to\n              15)"
  - !Register
    name: CCCSR
    addr: 0x20
    size_bits: 32
    description: "compensation cell control/status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: enable
    - !Field
      name: CS
      bit_offset: 1
      bit_width: 1
      description: Code selection
    - !Field
      name: READY
      bit_offset: 8
      bit_width: 1
      description: "Compensation cell ready\n              flag"
    - !Field
      name: HSLV
      bit_offset: 16
      bit_width: 1
      description: High-speed at low-voltage
  - !Register
    name: CCVR
    addr: 0x24
    size_bits: 32
    description: "SYSCFG compensation cell value\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NCV
      bit_offset: 0
      bit_width: 4
      description: NMOS compensation value
    - !Field
      name: PCV
      bit_offset: 4
      bit_width: 4
      description: PMOS compensation value
  - !Register
    name: CCCR
    addr: 0x28
    size_bits: 32
    description: "SYSCFG compensation cell code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCC
      bit_offset: 0
      bit_width: 4
      description: NMOS compensation code
    - !Field
      name: PCC
      bit_offset: 4
      bit_width: 4
      description: PMOS compensation code
  - !Register
    name: PKGR
    addr: 0x124
    size_bits: 32
    description: SYSCFG package register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKG
      bit_offset: 0
      bit_width: 4
      description: Package
  - !Register
    name: UR0
    addr: 0x300
    size_bits: 32
    description: SYSCFG user register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BKS
      bit_offset: 0
      bit_width: 1
      description: Bank Swap
    - !Field
      name: RDP
      bit_offset: 16
      bit_width: 8
      description: Readout protection
  - !Register
    name: UR2
    addr: 0x308
    size_bits: 32
    description: SYSCFG user register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BORH
      bit_offset: 0
      bit_width: 2
      description: "BOR_LVL Brownout Reset Threshold\n              Level"
    - !Field
      name: BOOT_ADD0
      bit_offset: 16
      bit_width: 16
      description: Boot Address 0
  - !Register
    name: UR3
    addr: 0x30c
    size_bits: 32
    description: SYSCFG user register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BOOT_ADD1
      bit_offset: 16
      bit_width: 16
      description: Boot Address 1
  - !Register
    name: UR4
    addr: 0x310
    size_bits: 32
    description: SYSCFG user register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MEPAD_1
      bit_offset: 16
      bit_width: 1
      description: "Mass Erase Protected Area Disabled for\n              bank 1"
  - !Register
    name: UR5
    addr: 0x314
    size_bits: 32
    description: SYSCFG user register 5
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MESAD_1
      bit_offset: 0
      bit_width: 1
      description: "Mass erase secured area disabled for\n              bank 1"
    - !Field
      name: WRPN_1
      bit_offset: 16
      bit_width: 8
      description: "Write protection for flash bank\n              1"
  - !Register
    name: UR6
    addr: 0x318
    size_bits: 32
    description: SYSCFG user register 6
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PA_BEG_1
      bit_offset: 0
      bit_width: 12
      description: "Protected area start address for bank\n              1"
    - !Field
      name: PA_END_1
      bit_offset: 16
      bit_width: 12
      description: "Protected area end address for bank\n              1"
  - !Register
    name: UR7
    addr: 0x31c
    size_bits: 32
    description: SYSCFG user register 7
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA_BEG_1
      bit_offset: 0
      bit_width: 12
      description: "Secured area start address for bank\n              1"
    - !Field
      name: SA_END_1
      bit_offset: 16
      bit_width: 12
      description: "Secured area end address for bank\n              1"
  - !Register
    name: UR8
    addr: 0x320
    size_bits: 32
    description: SYSCFG user register 8
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MEPAD_2
      bit_offset: 0
      bit_width: 1
      description: "Mass erase protected area disabled for\n              bank 2"
    - !Field
      name: MESAD_2
      bit_offset: 16
      bit_width: 1
      description: "Mass erase secured area disabled for\n              bank 2"
  - !Register
    name: UR9
    addr: 0x324
    size_bits: 32
    description: SYSCFG user register 9
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WRPN_2
      bit_offset: 0
      bit_width: 8
      description: "Write protection for flash bank\n              2"
    - !Field
      name: PA_BEG_2
      bit_offset: 16
      bit_width: 12
      description: "Protected area start address for bank\n              2"
  - !Register
    name: UR10
    addr: 0x328
    size_bits: 32
    description: SYSCFG user register 10
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PA_END_2
      bit_offset: 0
      bit_width: 12
      description: "Protected area end address for bank\n              2"
    - !Field
      name: SA_BEG_2
      bit_offset: 16
      bit_width: 12
      description: "Secured area start address for bank\n              2"
  - !Register
    name: UR11
    addr: 0x32c
    size_bits: 32
    description: SYSCFG user register 11
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA_END_2
      bit_offset: 0
      bit_width: 12
      description: "Secured area end address for bank\n              2"
    - !Field
      name: IWDG1M
      bit_offset: 16
      bit_width: 1
      description: "Independent Watchdog 1\n              mode"
  - !Register
    name: UR12
    addr: 0x330
    size_bits: 32
    description: SYSCFG user register 12
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SECURE
      bit_offset: 16
      bit_width: 1
      description: Secure mode
  - !Register
    name: UR13
    addr: 0x334
    size_bits: 32
    description: SYSCFG user register 13
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SDRS
      bit_offset: 0
      bit_width: 2
      description: Secured DTCM RAM Size
    - !Field
      name: D1SBRST
      bit_offset: 16
      bit_width: 1
      description: D1 Standby reset
  - !Register
    name: UR14
    addr: 0x338
    size_bits: 32
    description: SYSCFG user register 14
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: D1STPRST
      bit_offset: 0
      bit_width: 1
      description: D1 Stop Reset
  - !Register
    name: UR15
    addr: 0x33c
    size_bits: 32
    description: SYSCFG user register 15
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FZIWDGSTB
      bit_offset: 16
      bit_width: 1
      description: "Freeze independent watchdog in Standby\n              mode"
  - !Register
    name: UR16
    addr: 0x340
    size_bits: 32
    description: SYSCFG user register 16
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FZIWDGSTP
      bit_offset: 0
      bit_width: 1
      description: "Freeze independent watchdog in Stop\n              mode"
    - !Field
      name: PKP
      bit_offset: 16
      bit_width: 1
      description: Private key programmed
  - !Register
    name: UR17
    addr: 0x344
    size_bits: 32
    description: SYSCFG user register 17
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IO_HSLV
      bit_offset: 0
      bit_width: 1
      description: "I/O high speed / low\n              voltage"
- !Module
  name: EXTI
  description: "External interrupt/event\n      controller"
  base_addr: 0x58000000
  size: 0x400
  registers:
  - !Register
    name: RTSR1
    addr: 0x0
    size_bits: 32
    description: "EXTI rising trigger selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TR0
      bit_offset: 0
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR1
      bit_offset: 1
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR2
      bit_offset: 2
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR3
      bit_offset: 3
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR4
      bit_offset: 4
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR5
      bit_offset: 5
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR6
      bit_offset: 6
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR7
      bit_offset: 7
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR8
      bit_offset: 8
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR9
      bit_offset: 9
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR10
      bit_offset: 10
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR11
      bit_offset: 11
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR12
      bit_offset: 12
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR13
      bit_offset: 13
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR14
      bit_offset: 14
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR15
      bit_offset: 15
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR16
      bit_offset: 16
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR17
      bit_offset: 17
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR18
      bit_offset: 18
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR19
      bit_offset: 19
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR20
      bit_offset: 20
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR21
      bit_offset: 21
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
  - !Register
    name: FTSR1
    addr: 0x4
    size_bits: 32
    description: "EXTI falling trigger selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TR0
      bit_offset: 0
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR1
      bit_offset: 1
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR2
      bit_offset: 2
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR3
      bit_offset: 3
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR4
      bit_offset: 4
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR5
      bit_offset: 5
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR6
      bit_offset: 6
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR7
      bit_offset: 7
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR8
      bit_offset: 8
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR9
      bit_offset: 9
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR10
      bit_offset: 10
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR11
      bit_offset: 11
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR12
      bit_offset: 12
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR13
      bit_offset: 13
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR14
      bit_offset: 14
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR15
      bit_offset: 15
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR16
      bit_offset: 16
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR17
      bit_offset: 17
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR18
      bit_offset: 18
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR19
      bit_offset: 19
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR20
      bit_offset: 20
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: TR21
      bit_offset: 21
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
  - !Register
    name: SWIER1
    addr: 0x8
    size_bits: 32
    description: "EXTI software interrupt event\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWIER0
      bit_offset: 0
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER1
      bit_offset: 1
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER2
      bit_offset: 2
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER3
      bit_offset: 3
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER4
      bit_offset: 4
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER5
      bit_offset: 5
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER6
      bit_offset: 6
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER7
      bit_offset: 7
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER8
      bit_offset: 8
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER9
      bit_offset: 9
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER10
      bit_offset: 10
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER11
      bit_offset: 11
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER12
      bit_offset: 12
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER13
      bit_offset: 13
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER14
      bit_offset: 14
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER15
      bit_offset: 15
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER16
      bit_offset: 16
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER17
      bit_offset: 17
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER18
      bit_offset: 18
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER19
      bit_offset: 19
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER20
      bit_offset: 20
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: SWIER21
      bit_offset: 21
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
  - !Register
    name: D3PMR1
    addr: 0xc
    size_bits: 32
    description: EXTI D3 pending mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0
      bit_offset: 0
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR1
      bit_offset: 1
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR2
      bit_offset: 2
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR3
      bit_offset: 3
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR4
      bit_offset: 4
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR5
      bit_offset: 5
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR6
      bit_offset: 6
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR7
      bit_offset: 7
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR8
      bit_offset: 8
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR9
      bit_offset: 9
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR10
      bit_offset: 10
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR11
      bit_offset: 11
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR12
      bit_offset: 12
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR13
      bit_offset: 13
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR14
      bit_offset: 14
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR15
      bit_offset: 15
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR19
      bit_offset: 19
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR20
      bit_offset: 20
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR21
      bit_offset: 21
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR25
      bit_offset: 25
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
  - !Register
    name: D3PCR1L
    addr: 0x10
    size_bits: 32
    description: "EXTI D3 pending clear selection register\n          low"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS0
      bit_offset: 0
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS1
      bit_offset: 2
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS2
      bit_offset: 4
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS3
      bit_offset: 6
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS4
      bit_offset: 8
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS5
      bit_offset: 10
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS6
      bit_offset: 12
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS7
      bit_offset: 14
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS8
      bit_offset: 16
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS9
      bit_offset: 18
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS10
      bit_offset: 20
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS11
      bit_offset: 22
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS12
      bit_offset: 24
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS13
      bit_offset: 26
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS14
      bit_offset: 28
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
    - !Field
      name: PCS15
      bit_offset: 30
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              (n/2)"
  - !Register
    name: D3PCR1H
    addr: 0x14
    size_bits: 32
    description: "EXTI D3 pending clear selection register\n          high"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS19
      bit_offset: 6
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+32)/2)"
    - !Field
      name: PCS20
      bit_offset: 8
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+32)/2)"
    - !Field
      name: PCS21
      bit_offset: 10
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+32)/2)"
    - !Field
      name: PCS25
      bit_offset: 18
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+32)/2)"
  - !Register
    name: RTSR2
    addr: 0x20
    size_bits: 32
    description: "EXTI rising trigger selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TR49
      bit_offset: 17
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input x+32"
    - !Field
      name: TR51
      bit_offset: 19
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input x+32"
  - !Register
    name: FTSR2
    addr: 0x24
    size_bits: 32
    description: "EXTI falling trigger selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TR49
      bit_offset: 17
      bit_width: 1
      description: "Falling trigger event configuration bit\n              of Configurable\
        \ Event input x+32"
    - !Field
      name: TR51
      bit_offset: 19
      bit_width: 1
      description: "Falling trigger event configuration bit\n              of Configurable\
        \ Event input x+32"
  - !Register
    name: SWIER2
    addr: 0x28
    size_bits: 32
    description: "EXTI software interrupt event\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWIER49
      bit_offset: 17
      bit_width: 1
      description: "Software interrupt on line\n              x+32"
    - !Field
      name: SWIER51
      bit_offset: 19
      bit_width: 1
      description: "Software interrupt on line\n              x+32"
  - !Register
    name: D3PMR2
    addr: 0x2c
    size_bits: 32
    description: EXTI D3 pending mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR34
      bit_offset: 2
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR35
      bit_offset: 3
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR41
      bit_offset: 9
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR48
      bit_offset: 16
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR49
      bit_offset: 17
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR50
      bit_offset: 18
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR51
      bit_offset: 19
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR52
      bit_offset: 20
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
    - !Field
      name: MR53
      bit_offset: 21
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+32"
  - !Register
    name: D3PCR2L
    addr: 0x30
    size_bits: 32
    description: "EXTI D3 pending clear selection register\n          low"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS35
      bit_offset: 6
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+64)/2)"
    - !Field
      name: PCS34
      bit_offset: 4
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+64)/2)"
    - !Field
      name: PCS41
      bit_offset: 18
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x = truncate\n              ((n+64)/2)"
  - !Register
    name: D3PCR2H
    addr: 0x34
    size_bits: 32
    description: "EXTI D3 pending clear selection register\n          high"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS48
      bit_offset: 0
      bit_width: 2
      description: "Pending request clear input signal\n              selection on\
        \ Event input x= truncate\n              ((n+96)/2)"
    - !Field
      name: PCS49
      bit_offset: 2
      bit_width: 2
      description: "Pending request clear input signal\n              selection on\
        \ Event input x= truncate\n              ((n+96)/2)"
    - !Field
      name: PCS50
      bit_offset: 4
      bit_width: 2
      description: "Pending request clear input signal\n              selection on\
        \ Event input x= truncate\n              ((n+96)/2)"
    - !Field
      name: PCS51
      bit_offset: 6
      bit_width: 2
      description: "Pending request clear input signal\n              selection on\
        \ Event input x= truncate\n              ((n+96)/2)"
    - !Field
      name: PCS52
      bit_offset: 8
      bit_width: 2
      description: "Pending request clear input signal\n              selection on\
        \ Event input x= truncate\n              ((n+96)/2)"
    - !Field
      name: PCS53
      bit_offset: 10
      bit_width: 2
      description: "Pending request clear input signal\n              selection on\
        \ Event input x= truncate\n              ((n+96)/2)"
  - !Register
    name: RTSR3
    addr: 0x40
    size_bits: 32
    description: "EXTI rising trigger selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TR82
      bit_offset: 18
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
    - !Field
      name: TR84
      bit_offset: 20
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
    - !Field
      name: TR85
      bit_offset: 21
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
    - !Field
      name: TR86
      bit_offset: 22
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
  - !Register
    name: FTSR3
    addr: 0x44
    size_bits: 32
    description: "EXTI falling trigger selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TR82
      bit_offset: 18
      bit_width: 1
      description: "Falling trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
    - !Field
      name: TR84
      bit_offset: 20
      bit_width: 1
      description: "Falling trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
    - !Field
      name: TR85
      bit_offset: 21
      bit_width: 1
      description: "Falling trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
    - !Field
      name: TR86
      bit_offset: 22
      bit_width: 1
      description: "Falling trigger event configuration bit\n              of Configurable\
        \ Event input x+64"
  - !Register
    name: SWIER3
    addr: 0x48
    size_bits: 32
    description: "EXTI software interrupt event\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWIER82
      bit_offset: 18
      bit_width: 1
      description: "Software interrupt on line\n              x+64"
    - !Field
      name: SWIER84
      bit_offset: 20
      bit_width: 1
      description: "Software interrupt on line\n              x+64"
    - !Field
      name: SWIER85
      bit_offset: 21
      bit_width: 1
      description: "Software interrupt on line\n              x+64"
    - !Field
      name: SWIER86
      bit_offset: 22
      bit_width: 1
      description: "Software interrupt on line\n              x+64"
  - !Register
    name: D3PMR3
    addr: 0x4c
    size_bits: 32
    description: EXTI D3 pending mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR88
      bit_offset: 24
      bit_width: 1
      description: "D3 Pending Mask on Event input\n              x+64"
  - !Register
    name: D3PCR3H
    addr: 0x54
    size_bits: 32
    description: "EXTI D3 pending clear selection register\n          high"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS88
      bit_offset: 18
      bit_width: 2
      description: "D3 Pending request clear input signal\n              selection\
        \ on Event input x= truncate\n              N+160/2"
  - !Register
    name: CPUIMR1
    addr: 0x80
    size_bits: 32
    description: EXTI interrupt mask register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffc00000
    fields:
    - !Field
      name: MR0
      bit_offset: 0
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR1
      bit_offset: 1
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR2
      bit_offset: 2
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR3
      bit_offset: 3
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR4
      bit_offset: 4
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR5
      bit_offset: 5
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR6
      bit_offset: 6
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR7
      bit_offset: 7
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR8
      bit_offset: 8
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR9
      bit_offset: 9
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR10
      bit_offset: 10
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR11
      bit_offset: 11
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR12
      bit_offset: 12
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR13
      bit_offset: 13
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR14
      bit_offset: 14
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR15
      bit_offset: 15
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR16
      bit_offset: 16
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR17
      bit_offset: 17
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR18
      bit_offset: 18
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR19
      bit_offset: 19
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR20
      bit_offset: 20
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR21
      bit_offset: 21
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR22
      bit_offset: 22
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR23
      bit_offset: 23
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR24
      bit_offset: 24
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR25
      bit_offset: 25
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR26
      bit_offset: 26
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR27
      bit_offset: 27
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR28
      bit_offset: 28
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR29
      bit_offset: 29
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR30
      bit_offset: 30
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
    - !Field
      name: MR31
      bit_offset: 31
      bit_width: 1
      description: "Rising trigger event configuration bit\n              of Configurable\
        \ Event input"
  - !Register
    name: CPUEMR1
    addr: 0x84
    size_bits: 32
    description: EXTI event mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0
      bit_offset: 0
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR1
      bit_offset: 1
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR2
      bit_offset: 2
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR3
      bit_offset: 3
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR4
      bit_offset: 4
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR5
      bit_offset: 5
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR6
      bit_offset: 6
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR7
      bit_offset: 7
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR8
      bit_offset: 8
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR9
      bit_offset: 9
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR10
      bit_offset: 10
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR11
      bit_offset: 11
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR12
      bit_offset: 12
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR13
      bit_offset: 13
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR14
      bit_offset: 14
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR15
      bit_offset: 15
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR16
      bit_offset: 16
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR17
      bit_offset: 17
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR18
      bit_offset: 18
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR19
      bit_offset: 19
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR20
      bit_offset: 20
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR21
      bit_offset: 21
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR22
      bit_offset: 22
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR23
      bit_offset: 23
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR24
      bit_offset: 24
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR25
      bit_offset: 25
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR26
      bit_offset: 26
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR27
      bit_offset: 27
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR28
      bit_offset: 28
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR29
      bit_offset: 29
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR30
      bit_offset: 30
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: MR31
      bit_offset: 31
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
  - !Register
    name: CPUPR1
    addr: 0x88
    size_bits: 32
    description: EXTI pending register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PR0
      bit_offset: 0
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR1
      bit_offset: 1
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR2
      bit_offset: 2
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR3
      bit_offset: 3
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR4
      bit_offset: 4
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR5
      bit_offset: 5
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR6
      bit_offset: 6
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR7
      bit_offset: 7
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR8
      bit_offset: 8
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR9
      bit_offset: 9
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR10
      bit_offset: 10
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR11
      bit_offset: 11
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR12
      bit_offset: 12
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR13
      bit_offset: 13
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR14
      bit_offset: 14
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR15
      bit_offset: 15
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR16
      bit_offset: 16
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR17
      bit_offset: 17
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR18
      bit_offset: 18
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR19
      bit_offset: 19
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR20
      bit_offset: 20
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
    - !Field
      name: PR21
      bit_offset: 21
      bit_width: 1
      description: "CPU Event mask on Event input\n              x"
  - !Register
    name: CPUIMR2
    addr: 0x90
    size_bits: 32
    description: EXTI interrupt mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR0
      bit_offset: 0
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR1
      bit_offset: 1
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR2
      bit_offset: 2
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR3
      bit_offset: 3
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR4
      bit_offset: 4
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR5
      bit_offset: 5
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR6
      bit_offset: 6
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR7
      bit_offset: 7
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR8
      bit_offset: 8
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR9
      bit_offset: 9
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR10
      bit_offset: 10
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR11
      bit_offset: 11
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR12
      bit_offset: 12
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR14
      bit_offset: 14
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR15
      bit_offset: 15
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR16
      bit_offset: 16
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR17
      bit_offset: 17
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR18
      bit_offset: 18
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR19
      bit_offset: 19
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR20
      bit_offset: 20
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR21
      bit_offset: 21
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR22
      bit_offset: 22
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR23
      bit_offset: 23
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR24
      bit_offset: 24
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR25
      bit_offset: 25
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR26
      bit_offset: 26
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR27
      bit_offset: 27
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR28
      bit_offset: 28
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR29
      bit_offset: 29
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR30
      bit_offset: 30
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR31
      bit_offset: 31
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
  - !Register
    name: CPUEMR2
    addr: 0x94
    size_bits: 32
    description: EXTI event mask register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MR32
      bit_offset: 0
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR33
      bit_offset: 1
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR34
      bit_offset: 2
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR35
      bit_offset: 3
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR36
      bit_offset: 4
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR37
      bit_offset: 5
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR38
      bit_offset: 6
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR39
      bit_offset: 7
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR40
      bit_offset: 8
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR41
      bit_offset: 9
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR42
      bit_offset: 10
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR43
      bit_offset: 11
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR44
      bit_offset: 12
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR46
      bit_offset: 14
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR47
      bit_offset: 15
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR48
      bit_offset: 16
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR49
      bit_offset: 17
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR50
      bit_offset: 18
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR51
      bit_offset: 19
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR52
      bit_offset: 20
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR53
      bit_offset: 21
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR54
      bit_offset: 22
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR55
      bit_offset: 23
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR56
      bit_offset: 24
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR57
      bit_offset: 25
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR58
      bit_offset: 26
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR59
      bit_offset: 27
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR60
      bit_offset: 28
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR61
      bit_offset: 29
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR62
      bit_offset: 30
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
    - !Field
      name: MR63
      bit_offset: 31
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+32"
  - !Register
    name: CPUPR2
    addr: 0x98
    size_bits: 32
    description: EXTI pending register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PR49
      bit_offset: 17
      bit_width: 1
      description: "Configurable event inputs x+32 Pending\n              bit"
    - !Field
      name: PR51
      bit_offset: 19
      bit_width: 1
      description: "Configurable event inputs x+32 Pending\n              bit"
  - !Register
    name: CPUIMR3
    addr: 0xa0
    size_bits: 32
    description: EXTI interrupt mask register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MR64
      bit_offset: 0
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR65
      bit_offset: 1
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR66
      bit_offset: 2
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR67
      bit_offset: 3
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR68
      bit_offset: 4
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR69
      bit_offset: 5
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR70
      bit_offset: 6
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR71
      bit_offset: 7
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR72
      bit_offset: 8
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR73
      bit_offset: 9
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR74
      bit_offset: 10
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR75
      bit_offset: 11
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR76
      bit_offset: 12
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR77
      bit_offset: 13
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR78
      bit_offset: 14
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR79
      bit_offset: 15
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR80
      bit_offset: 16
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR82
      bit_offset: 18
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR84
      bit_offset: 20
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR85
      bit_offset: 21
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR86
      bit_offset: 22
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR87
      bit_offset: 23
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
    - !Field
      name: MR88
      bit_offset: 24
      bit_width: 1
      description: "CPU Interrupt Mask on Direct Event input\n              x+64"
  - !Register
    name: CPUEMR3
    addr: 0xa4
    size_bits: 32
    description: EXTI event mask register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MR64
      bit_offset: 0
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR65
      bit_offset: 1
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR66
      bit_offset: 2
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR67
      bit_offset: 3
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR68
      bit_offset: 4
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR69
      bit_offset: 5
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR70
      bit_offset: 6
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR71
      bit_offset: 7
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR72
      bit_offset: 8
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR73
      bit_offset: 9
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR74
      bit_offset: 10
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR75
      bit_offset: 11
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR76
      bit_offset: 12
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR77
      bit_offset: 13
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR78
      bit_offset: 14
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR79
      bit_offset: 15
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR80
      bit_offset: 16
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR82
      bit_offset: 18
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR84
      bit_offset: 20
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR85
      bit_offset: 21
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR86
      bit_offset: 22
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR87
      bit_offset: 23
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
    - !Field
      name: MR88
      bit_offset: 24
      bit_width: 1
      description: "CPU Event mask on Event input\n              x+64"
  - !Register
    name: CPUPR3
    addr: 0xa8
    size_bits: 32
    description: EXTI pending register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PR82
      bit_offset: 18
      bit_width: 1
      description: "Configurable event inputs x+64 Pending\n              bit"
    - !Field
      name: PR84
      bit_offset: 20
      bit_width: 1
      description: "Configurable event inputs x+64 Pending\n              bit"
    - !Field
      name: PR85
      bit_offset: 21
      bit_width: 1
      description: "Configurable event inputs x+64 Pending\n              bit"
    - !Field
      name: PR86
      bit_offset: 22
      bit_width: 1
      description: "Configurable event inputs x+64 Pending\n              bit"
- !Module
  name: DELAY_Block_SDMMC1
  description: DELAY_Block_SDMMC1
  base_addr: 0x52008000
  size: 0x100
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: DLYB control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN
      bit_offset: 0
      bit_width: 1
      description: Delay block enable bit
    - !Field
      name: SEN
      bit_offset: 1
      bit_width: 1
      description: Sampler length enable bit
  - !Register
    name: CFGR
    addr: 0x4
    size_bits: 32
    description: DLYB configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 4
      description: "Select the phase for the Output\n              clock"
    - !Field
      name: UNIT
      bit_offset: 8
      bit_width: 7
      description: "Delay Defines the delay of a Unit delay\n              cell"
    - !Field
      name: LNG
      bit_offset: 16
      bit_width: 12
      description: Delay line length value
    - !Field
      name: LNGF
      bit_offset: 31
      bit_width: 1
      description: Length valid flag
- !Module
  name: DELAY_Block_QUADSPI
  description: DELAY_Block_SDMMC1
  base_addr: 0x52006000
  size: 0x100
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: DLYB control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN
      bit_offset: 0
      bit_width: 1
      description: Delay block enable bit
    - !Field
      name: SEN
      bit_offset: 1
      bit_width: 1
      description: Sampler length enable bit
  - !Register
    name: CFGR
    addr: 0x4
    size_bits: 32
    description: DLYB configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 4
      description: "Select the phase for the Output\n              clock"
    - !Field
      name: UNIT
      bit_offset: 8
      bit_width: 7
      description: "Delay Defines the delay of a Unit delay\n              cell"
    - !Field
      name: LNG
      bit_offset: 16
      bit_width: 12
      description: Delay line length value
    - !Field
      name: LNGF
      bit_offset: 31
      bit_width: 1
      description: Length valid flag
- !Module
  name: DELAY_Block_SDMMC2
  description: DELAY_Block_SDMMC1
  base_addr: 0x48022800
  size: 0x100
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: DLYB control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN
      bit_offset: 0
      bit_width: 1
      description: Delay block enable bit
    - !Field
      name: SEN
      bit_offset: 1
      bit_width: 1
      description: Sampler length enable bit
  - !Register
    name: CFGR
    addr: 0x4
    size_bits: 32
    description: DLYB configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 4
      description: "Select the phase for the Output\n              clock"
    - !Field
      name: UNIT
      bit_offset: 8
      bit_width: 7
      description: "Delay Defines the delay of a Unit delay\n              cell"
    - !Field
      name: LNG
      bit_offset: 16
      bit_width: 12
      description: Delay line length value
    - !Field
      name: LNGF
      bit_offset: 31
      bit_width: 1
      description: Length valid flag
- !Module
  name: Flash
  description: Flash
  base_addr: 0x52002000
  size: 0x1000
  registers:
  - !Register
    name: ACR
    addr: 0x0
    size_bits: 32
    description: Access control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x600
    fields:
    - !Field
      name: LATENCY
      bit_offset: 0
      bit_width: 3
      description: Read latency
    - !Field
      name: WRHIGHFREQ
      bit_offset: 4
      bit_width: 2
      description: Flash signal delay
  - !Register
    name: ACR_
    addr: 0x100
    size_bits: 32
    description: Access control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LATENCY
      bit_offset: 0
      bit_width: 3
      description: Read latency
    - !Field
      name: WRHIGHFREQ
      bit_offset: 4
      bit_width: 2
      description: Flash signal delay
  - !Register
    name: KEYR1
    addr: 0x4
    size_bits: 32
    description: FLASH key register for bank 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEYR1
      bit_offset: 0
      bit_width: 32
      description: "Bank 1 access configuration unlock\n              key"
  - !Register
    name: OPTKEYR
    addr: 0x8
    size_bits: 32
    description: FLASH option key register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPTKEYR
      bit_offset: 0
      bit_width: 32
      description: Unlock key option bytes
  - !Register
    name: OPTKEYR_
    addr: 0x108
    size_bits: 32
    description: FLASH option key register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPTKEYR
      bit_offset: 0
      bit_width: 32
      description: Unlock key option bytes
  - !Register
    name: CR1
    addr: 0xc
    size_bits: 32
    description: "FLASH control register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK1
      bit_offset: 0
      bit_width: 1
      description: "Bank 1 configuration lock\n              bit"
    - !Field
      name: PG1
      bit_offset: 1
      bit_width: 1
      description: Bank 1 program enable bit
    - !Field
      name: SER1
      bit_offset: 2
      bit_width: 1
      description: "Bank 1 sector erase\n              request"
    - !Field
      name: BER1
      bit_offset: 3
      bit_width: 1
      description: Bank 1 erase request
    - !Field
      name: PSIZE1
      bit_offset: 4
      bit_width: 2
      description: Bank 1 program size
    - !Field
      name: FW1
      bit_offset: 6
      bit_width: 1
      description: "Bank 1 write forcing control\n              bit"
    - !Field
      name: START1
      bit_offset: 7
      bit_width: 1
      description: "Bank 1 bank or sector erase start\n              control bit"
    - !Field
      name: SNB1
      bit_offset: 8
      bit_width: 3
      description: "Bank 1 sector erase selection\n              number"
    - !Field
      name: CRC_EN
      bit_offset: 15
      bit_width: 1
      description: Bank 1 CRC control bit
    - !Field
      name: EOPIE1
      bit_offset: 16
      bit_width: 1
      description: "Bank 1 end-of-program interrupt control\n              bit"
    - !Field
      name: WRPERRIE1
      bit_offset: 17
      bit_width: 1
      description: "Bank 1 write protection error interrupt\n              enable\
        \ bit"
    - !Field
      name: PGSERRIE1
      bit_offset: 18
      bit_width: 1
      description: "Bank 1 programming sequence error\n              interrupt enable\
        \ bit"
    - !Field
      name: STRBERRIE1
      bit_offset: 19
      bit_width: 1
      description: "Bank 1 strobe error interrupt enable\n              bit"
    - !Field
      name: INCERRIE1
      bit_offset: 21
      bit_width: 1
      description: "Bank 1 inconsistency error interrupt\n              enable bit"
    - !Field
      name: OPERRIE1
      bit_offset: 22
      bit_width: 1
      description: "Bank 1 write/erase error interrupt\n              enable bit"
    - !Field
      name: RDPERRIE1
      bit_offset: 23
      bit_width: 1
      description: "Bank 1 read protection error interrupt\n              enable bit"
    - !Field
      name: RDSERRIE1
      bit_offset: 24
      bit_width: 1
      description: "Bank 1 secure error interrupt enable\n              bit"
    - !Field
      name: SNECCERRIE1
      bit_offset: 25
      bit_width: 1
      description: "Bank 1 ECC single correction error\n              interrupt enable\
        \ bit"
    - !Field
      name: DBECCERRIE1
      bit_offset: 26
      bit_width: 1
      description: "Bank 1 ECC double detection error\n              interrupt enable\
        \ bit"
    - !Field
      name: CRCENDIE1
      bit_offset: 27
      bit_width: 1
      description: "Bank 1 end of CRC calculation interrupt\n              enable\
        \ bit"
  - !Register
    name: SR1
    addr: 0x10
    size_bits: 32
    description: "FLASH status register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BSY1
      bit_offset: 0
      bit_width: 1
      description: "Bank 1 ongoing program\n              flag"
    - !Field
      name: WBNE1
      bit_offset: 1
      bit_width: 1
      description: "Bank 1 write buffer not empty\n              flag"
    - !Field
      name: QW1
      bit_offset: 2
      bit_width: 1
      description: Bank 1 wait queue flag
    - !Field
      name: CRC_BUSY1
      bit_offset: 3
      bit_width: 1
      description: Bank 1 CRC busy flag
    - !Field
      name: EOP1
      bit_offset: 16
      bit_width: 1
      description: Bank 1 end-of-program flag
    - !Field
      name: WRPERR1
      bit_offset: 17
      bit_width: 1
      description: "Bank 1 write protection error\n              flag"
    - !Field
      name: PGSERR1
      bit_offset: 18
      bit_width: 1
      description: "Bank 1 programming sequence error\n              flag"
    - !Field
      name: STRBERR1
      bit_offset: 19
      bit_width: 1
      description: Bank 1 strobe error flag
    - !Field
      name: INCERR1
      bit_offset: 21
      bit_width: 1
      description: "Bank 1 inconsistency error\n              flag"
    - !Field
      name: OPERR1
      bit_offset: 22
      bit_width: 1
      description: "Bank 1 write/erase error\n              flag"
    - !Field
      name: RDPERR1
      bit_offset: 23
      bit_width: 1
      description: "Bank 1 read protection error\n              flag"
    - !Field
      name: RDSERR1
      bit_offset: 24
      bit_width: 1
      description: Bank 1 secure error flag
    - !Field
      name: SNECCERR11
      bit_offset: 25
      bit_width: 1
      description: "Bank 1 single correction error\n              flag"
    - !Field
      name: DBECCERR1
      bit_offset: 26
      bit_width: 1
      description: "Bank 1 ECC double detection error\n              flag"
    - !Field
      name: CRCEND1
      bit_offset: 27
      bit_width: 1
      description: Bank 1 CRC-complete flag
  - !Register
    name: CCR1
    addr: 0x14
    size_bits: 32
    description: "FLASH clear control register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR_EOP1
      bit_offset: 16
      bit_width: 1
      description: Bank 1 EOP1 flag clear bit
    - !Field
      name: CLR_WRPERR1
      bit_offset: 17
      bit_width: 1
      description: "Bank 1 WRPERR1 flag clear\n              bit"
    - !Field
      name: CLR_PGSERR1
      bit_offset: 18
      bit_width: 1
      description: "Bank 1 PGSERR1 flag clear\n              bi"
    - !Field
      name: CLR_STRBERR1
      bit_offset: 19
      bit_width: 1
      description: "Bank 1 STRBERR1 flag clear\n              bit"
    - !Field
      name: CLR_INCERR1
      bit_offset: 21
      bit_width: 1
      description: "Bank 1 INCERR1 flag clear\n              bit"
    - !Field
      name: CLR_OPERR1
      bit_offset: 22
      bit_width: 1
      description: "Bank 1 OPERR1 flag clear\n              bit"
    - !Field
      name: CLR_RDPERR1
      bit_offset: 23
      bit_width: 1
      description: "Bank 1 RDPERR1 flag clear\n              bit"
    - !Field
      name: CLR_RDSERR1
      bit_offset: 24
      bit_width: 1
      description: "Bank 1 RDSERR1 flag clear\n              bit"
    - !Field
      name: CLR_SNECCERR1
      bit_offset: 25
      bit_width: 1
      description: "Bank 1 SNECCERR1 flag clear\n              bit"
    - !Field
      name: CLR_DBECCERR1
      bit_offset: 26
      bit_width: 1
      description: "Bank 1 DBECCERR1 flag clear\n              bit"
    - !Field
      name: CLR_CRCEND1
      bit_offset: 27
      bit_width: 1
      description: "Bank 1 CRCEND1 flag clear\n              bit"
  - !Register
    name: OPTCR
    addr: 0x18
    size_bits: 32
    description: FLASH option control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPTLOCK
      bit_offset: 0
      bit_width: 1
      description: "FLASH_OPTCR lock option configuration\n              bit"
    - !Field
      name: OPTSTART
      bit_offset: 1
      bit_width: 1
      description: "Option byte start change option\n              configuration bit"
    - !Field
      name: MER
      bit_offset: 4
      bit_width: 1
      description: "Flash mass erase enable\n              bit"
    - !Field
      name: OPTCHANGEERRIE
      bit_offset: 30
      bit_width: 1
      description: "Option byte change error interrupt\n              enable bit"
    - !Field
      name: SWAP_BANK
      bit_offset: 31
      bit_width: 1
      description: "Bank swapping configuration\n              bit"
  - !Register
    name: OPTCR_
    addr: 0x118
    size_bits: 32
    description: FLASH option control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPTLOCK
      bit_offset: 0
      bit_width: 1
      description: "FLASH_OPTCR lock option configuration\n              bit"
    - !Field
      name: OPTSTART
      bit_offset: 1
      bit_width: 1
      description: "Option byte start change option\n              configuration bit"
    - !Field
      name: MER
      bit_offset: 4
      bit_width: 1
      description: "Flash mass erase enable\n              bit"
    - !Field
      name: OPTCHANGEERRIE
      bit_offset: 30
      bit_width: 1
      description: "Option byte change error interrupt\n              enable bit"
    - !Field
      name: SWAP_BANK
      bit_offset: 31
      bit_width: 1
      description: "Bank swapping configuration\n              bit"
  - !Register
    name: OPTSR_CUR_
    addr: 0x11c
    size_bits: 32
    description: FLASH option status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPT_BUSY
      bit_offset: 0
      bit_width: 1
      description: "Option byte change ongoing\n              flag"
    - !Field
      name: BOR_LEV
      bit_offset: 2
      bit_width: 2
      description: "Brownout level option status\n              bit"
    - !Field
      name: IWDG1_HW
      bit_offset: 4
      bit_width: 1
      description: "IWDG1 control option status\n              bit"
    - !Field
      name: nRST_STOP_D1
      bit_offset: 6
      bit_width: 1
      description: "D1 DStop entry reset option status\n              bit"
    - !Field
      name: nRST_STBY_D1
      bit_offset: 7
      bit_width: 1
      description: "D1 DStandby entry reset option status\n              bit"
    - !Field
      name: RDP
      bit_offset: 8
      bit_width: 8
      description: "Readout protection level option status\n              byte"
    - !Field
      name: FZ_IWDG_STOP
      bit_offset: 17
      bit_width: 1
      description: "IWDG Stop mode freeze option status\n              bit"
    - !Field
      name: FZ_IWDG_SDBY
      bit_offset: 18
      bit_width: 1
      description: "IWDG Standby mode freeze option status\n              bit"
    - !Field
      name: ST_RAM_SIZE
      bit_offset: 19
      bit_width: 2
      description: "DTCM RAM size option\n              status"
    - !Field
      name: SECURITY
      bit_offset: 21
      bit_width: 1
      description: "Security enable option status\n              bit"
    - !Field
      name: RSS1
      bit_offset: 26
      bit_width: 1
      description: User option bit 1
    - !Field
      name: PERSO_OK
      bit_offset: 28
      bit_width: 1
      description: "Device personalization status\n              bit"
    - !Field
      name: IO_HSLV
      bit_offset: 29
      bit_width: 1
      description: "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
    - !Field
      name: OPTCHANGEERR
      bit_offset: 30
      bit_width: 1
      description: "Option byte change error\n              flag"
    - !Field
      name: SWAP_BANK_OPT
      bit_offset: 31
      bit_width: 1
      description: "Bank swapping option status\n              bit"
  - !Register
    name: OPTSR_CUR
    addr: 0x1c
    size_bits: 32
    description: FLASH option status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPT_BUSY
      bit_offset: 0
      bit_width: 1
      description: "Option byte change ongoing\n              flag"
    - !Field
      name: BOR_LEV
      bit_offset: 2
      bit_width: 2
      description: "Brownout level option status\n              bit"
    - !Field
      name: IWDG1_HW
      bit_offset: 4
      bit_width: 1
      description: "IWDG1 control option status\n              bit"
    - !Field
      name: nRST_STOP_D1
      bit_offset: 6
      bit_width: 1
      description: "D1 DStop entry reset option status\n              bit"
    - !Field
      name: nRST_STBY_D1
      bit_offset: 7
      bit_width: 1
      description: "D1 DStandby entry reset option status\n              bit"
    - !Field
      name: RDP
      bit_offset: 8
      bit_width: 8
      description: "Readout protection level option status\n              byte"
    - !Field
      name: FZ_IWDG_STOP
      bit_offset: 17
      bit_width: 1
      description: "IWDG Stop mode freeze option status\n              bit"
    - !Field
      name: FZ_IWDG_SDBY
      bit_offset: 18
      bit_width: 1
      description: "IWDG Standby mode freeze option status\n              bit"
    - !Field
      name: ST_RAM_SIZE
      bit_offset: 19
      bit_width: 2
      description: "DTCM RAM size option\n              status"
    - !Field
      name: SECURITY
      bit_offset: 21
      bit_width: 1
      description: "Security enable option status\n              bit"
    - !Field
      name: RSS1
      bit_offset: 26
      bit_width: 1
      description: User option bit 1
    - !Field
      name: PERSO_OK
      bit_offset: 28
      bit_width: 1
      description: "Device personalization status\n              bit"
    - !Field
      name: IO_HSLV
      bit_offset: 29
      bit_width: 1
      description: "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
    - !Field
      name: OPTCHANGEERR
      bit_offset: 30
      bit_width: 1
      description: "Option byte change error\n              flag"
    - !Field
      name: SWAP_BANK_OPT
      bit_offset: 31
      bit_width: 1
      description: "Bank swapping option status\n              bit"
  - !Register
    name: OPTSR_PRG
    addr: 0x20
    size_bits: 32
    description: FLASH option status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BOR_LEV
      bit_offset: 2
      bit_width: 2
      description: "BOR reset level option configuration\n              bits"
    - !Field
      name: IWDG1_HW
      bit_offset: 4
      bit_width: 1
      description: "IWDG1 option configuration\n              bit"
    - !Field
      name: nRST_STOP_D1
      bit_offset: 6
      bit_width: 1
      description: "Option byte erase after D1 DStop option\n              configuration\
        \ bit"
    - !Field
      name: nRST_STBY_D1
      bit_offset: 7
      bit_width: 1
      description: "Option byte erase after D1 DStandby\n              option configuration\
        \ bit"
    - !Field
      name: RDP
      bit_offset: 8
      bit_width: 8
      description: "Readout protection level option\n              configuration byte"
    - !Field
      name: FZ_IWDG_STOP
      bit_offset: 17
      bit_width: 1
      description: "IWDG Stop mode freeze option\n              configuration bit"
    - !Field
      name: FZ_IWDG_SDBY
      bit_offset: 18
      bit_width: 1
      description: "IWDG Standby mode freeze option\n              configuration bit"
    - !Field
      name: ST_RAM_SIZE
      bit_offset: 19
      bit_width: 2
      description: "DTCM size select option configuration\n              bits"
    - !Field
      name: SECURITY
      bit_offset: 21
      bit_width: 1
      description: "Security option configuration\n              bit"
    - !Field
      name: RSS1
      bit_offset: 26
      bit_width: 1
      description: "User option configuration bit\n              1"
    - !Field
      name: RSS2
      bit_offset: 27
      bit_width: 1
      description: "User option configuration bit\n              2"
    - !Field
      name: IO_HSLV
      bit_offset: 29
      bit_width: 1
      description: "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
    - !Field
      name: SWAP_BANK_OPT
      bit_offset: 31
      bit_width: 1
      description: "Bank swapping option configuration\n              bit"
  - !Register
    name: OPTSR_PRG_
    addr: 0x120
    size_bits: 32
    description: FLASH option status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BOR_LEV
      bit_offset: 2
      bit_width: 2
      description: "BOR reset level option configuration\n              bits"
    - !Field
      name: IWDG1_HW
      bit_offset: 4
      bit_width: 1
      description: "IWDG1 option configuration\n              bit"
    - !Field
      name: nRST_STOP_D1
      bit_offset: 6
      bit_width: 1
      description: "Option byte erase after D1 DStop option\n              configuration\
        \ bit"
    - !Field
      name: nRST_STBY_D1
      bit_offset: 7
      bit_width: 1
      description: "Option byte erase after D1 DStandby\n              option configuration\
        \ bit"
    - !Field
      name: RDP
      bit_offset: 8
      bit_width: 8
      description: "Readout protection level option\n              configuration byte"
    - !Field
      name: FZ_IWDG_STOP
      bit_offset: 17
      bit_width: 1
      description: "IWDG Stop mode freeze option\n              configuration bit"
    - !Field
      name: FZ_IWDG_SDBY
      bit_offset: 18
      bit_width: 1
      description: "IWDG Standby mode freeze option\n              configuration bit"
    - !Field
      name: ST_RAM_SIZE
      bit_offset: 19
      bit_width: 2
      description: "DTCM size select option configuration\n              bits"
    - !Field
      name: SECURITY
      bit_offset: 21
      bit_width: 1
      description: "Security option configuration\n              bit"
    - !Field
      name: RSS1
      bit_offset: 26
      bit_width: 1
      description: "User option configuration bit\n              1"
    - !Field
      name: RSS2
      bit_offset: 27
      bit_width: 1
      description: "User option configuration bit\n              2"
    - !Field
      name: IO_HSLV
      bit_offset: 29
      bit_width: 1
      description: "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
    - !Field
      name: SWAP_BANK_OPT
      bit_offset: 31
      bit_width: 1
      description: "Bank swapping option configuration\n              bit"
  - !Register
    name: OPTCCR_
    addr: 0x124
    size_bits: 32
    description: "FLASH option clear control\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLR_OPTCHANGEERR
      bit_offset: 30
      bit_width: 1
      description: OPTCHANGEERR reset bit
  - !Register
    name: OPTCCR
    addr: 0x24
    size_bits: 32
    description: "FLASH option clear control\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CLR_OPTCHANGEERR
      bit_offset: 30
      bit_width: 1
      description: OPTCHANGEERR reset bit
  - !Register
    name: PRAR_CUR1
    addr: 0x28
    size_bits: 32
    description: "FLASH protection address for bank\n          1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROT_AREA_START1
      bit_offset: 0
      bit_width: 12
      description: "Bank 1 lowest PCROP protected\n              address"
    - !Field
      name: PROT_AREA_END1
      bit_offset: 16
      bit_width: 12
      description: "Bank 1 highest PCROP protected\n              address"
    - !Field
      name: DMEP1
      bit_offset: 31
      bit_width: 1
      description: "Bank 1 PCROP protected erase enable\n              option status\
        \ bit"
  - !Register
    name: PRAR_PRG1
    addr: 0x2c
    size_bits: 32
    description: "FLASH protection address for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT_AREA_START1
      bit_offset: 0
      bit_width: 12
      description: "Bank 1 lowest PCROP protected address\n              configuration"
    - !Field
      name: PROT_AREA_END1
      bit_offset: 16
      bit_width: 12
      description: "Bank 1 highest PCROP protected address\n              configuration"
    - !Field
      name: DMEP1
      bit_offset: 31
      bit_width: 1
      description: "Bank 1 PCROP protected erase enable\n              option configuration\
        \ bit"
  - !Register
    name: SCAR_CUR1
    addr: 0x30
    size_bits: 32
    description: "FLASH secure address for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEC_AREA_START1
      bit_offset: 0
      bit_width: 12
      description: "Bank 1 lowest secure protected\n              address"
    - !Field
      name: SEC_AREA_END1
      bit_offset: 16
      bit_width: 12
      description: "Bank 1 highest secure protected\n              address"
    - !Field
      name: DMES1
      bit_offset: 31
      bit_width: 1
      description: "Bank 1 secure protected erase enable\n              option status\
        \ bit"
  - !Register
    name: SCAR_PRG1
    addr: 0x34
    size_bits: 32
    description: "FLASH secure address for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEC_AREA_START1
      bit_offset: 0
      bit_width: 12
      description: "Bank 1 lowest secure protected address\n              configuration"
    - !Field
      name: SEC_AREA_END1
      bit_offset: 16
      bit_width: 12
      description: "Bank 1 highest secure protected address\n              configuration"
    - !Field
      name: DMES1
      bit_offset: 31
      bit_width: 1
      description: "Bank 1 secure protected erase enable\n              option configuration\
        \ bit"
  - !Register
    name: WPSN_CUR1R
    addr: 0x38
    size_bits: 32
    description: "FLASH write sector protection for bank\n          1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WRPSn1
      bit_offset: 0
      bit_width: 8
      description: "Bank 1 sector write protection option\n              status byte"
  - !Register
    name: WPSN_PRG1R
    addr: 0x3c
    size_bits: 32
    description: "FLASH write sector protection for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRPSn1
      bit_offset: 0
      bit_width: 8
      description: "Bank 1 sector write protection\n              configuration byte"
  - !Register
    name: BOOT_CURR
    addr: 0x40
    size_bits: 32
    description: "FLASH register with boot\n          address"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BOOT_ADD0
      bit_offset: 0
      bit_width: 16
      description: Boot address 0
    - !Field
      name: BOOT_ADD1
      bit_offset: 16
      bit_width: 16
      description: Boot address 1
  - !Register
    name: BOOT_PRGR
    addr: 0x44
    size_bits: 32
    description: "FLASH register with boot\n          address"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BOOT_ADD0
      bit_offset: 0
      bit_width: 16
      description: Boot address 0
    - !Field
      name: BOOT_ADD1
      bit_offset: 16
      bit_width: 16
      description: Boot address 1
  - !Register
    name: CRCCR1
    addr: 0x50
    size_bits: 32
    description: "FLASH CRC control register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_SECT
      bit_offset: 0
      bit_width: 3
      description: Bank 1 CRC sector number
    - !Field
      name: ALL_BANK
      bit_offset: 7
      bit_width: 1
      description: Bank 1 CRC select bit
    - !Field
      name: CRC_BY_SECT
      bit_offset: 8
      bit_width: 1
      description: "Bank 1 CRC sector mode select\n              bit"
    - !Field
      name: ADD_SECT
      bit_offset: 9
      bit_width: 1
      description: "Bank 1 CRC sector select\n              bit"
    - !Field
      name: CLEAN_SECT
      bit_offset: 10
      bit_width: 1
      description: "Bank 1 CRC sector list clear\n              bit"
    - !Field
      name: START_CRC
      bit_offset: 16
      bit_width: 1
      description: Bank 1 CRC start bit
    - !Field
      name: CLEAN_CRC
      bit_offset: 17
      bit_width: 1
      description: Bank 1 CRC clear bit
    - !Field
      name: CRC_BURST
      bit_offset: 20
      bit_width: 2
      description: Bank 1 CRC burst size
  - !Register
    name: CRCSADD1R
    addr: 0x54
    size_bits: 32
    description: "FLASH CRC start address register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: "CRC start address on bank\n              1"
  - !Register
    name: CRCEADD1R
    addr: 0x58
    size_bits: 32
    description: "FLASH CRC end address register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_END_ADDR
      bit_offset: 0
      bit_width: 32
      description: CRC end address on bank 1
  - !Register
    name: CRCDATAR
    addr: 0x5c
    size_bits: 32
    description: FLASH CRC data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_DATA
      bit_offset: 0
      bit_width: 32
      description: CRC result
  - !Register
    name: ECC_FA1R
    addr: 0x60
    size_bits: 32
    description: "FLASH ECC fail address for bank\n          1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FAIL_ECC_ADDR1
      bit_offset: 0
      bit_width: 15
      description: Bank 1 ECC error address
  - !Register
    name: KEYR2
    addr: 0x104
    size_bits: 32
    description: FLASH key register for bank 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: KEYR2
      bit_offset: 0
      bit_width: 32
      description: "Bank 2 access configuration unlock\n              key"
  - !Register
    name: CR2
    addr: 0x10c
    size_bits: 32
    description: "FLASH control register for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK2
      bit_offset: 0
      bit_width: 1
      description: "Bank 2 configuration lock\n              bit"
    - !Field
      name: PG2
      bit_offset: 1
      bit_width: 1
      description: Bank 2 program enable bit
    - !Field
      name: SER2
      bit_offset: 2
      bit_width: 1
      description: "Bank 2 sector erase\n              request"
    - !Field
      name: BER2
      bit_offset: 3
      bit_width: 1
      description: Bank 2 erase request
    - !Field
      name: PSIZE2
      bit_offset: 4
      bit_width: 2
      description: Bank 2 program size
    - !Field
      name: FW2
      bit_offset: 6
      bit_width: 1
      description: "Bank 2 write forcing control\n              bit"
    - !Field
      name: START2
      bit_offset: 7
      bit_width: 1
      description: "Bank 2 bank or sector erase start\n              control bit"
    - !Field
      name: SNB2
      bit_offset: 8
      bit_width: 3
      description: "Bank 2 sector erase selection\n              number"
    - !Field
      name: CRC_EN
      bit_offset: 15
      bit_width: 1
      description: Bank 2 CRC control bit
    - !Field
      name: EOPIE2
      bit_offset: 16
      bit_width: 1
      description: "Bank 2 end-of-program interrupt control\n              bit"
    - !Field
      name: WRPERRIE2
      bit_offset: 17
      bit_width: 1
      description: "Bank 2 write protection error interrupt\n              enable\
        \ bit"
    - !Field
      name: PGSERRIE2
      bit_offset: 18
      bit_width: 1
      description: "Bank 2 programming sequence error\n              interrupt enable\
        \ bit"
    - !Field
      name: STRBERRIE2
      bit_offset: 19
      bit_width: 1
      description: "Bank 2 strobe error interrupt enable\n              bit"
    - !Field
      name: INCERRIE2
      bit_offset: 21
      bit_width: 1
      description: "Bank 2 inconsistency error interrupt\n              enable bit"
    - !Field
      name: OPERRIE2
      bit_offset: 22
      bit_width: 1
      description: "Bank 2 write/erase error interrupt\n              enable bit"
    - !Field
      name: RDPERRIE2
      bit_offset: 23
      bit_width: 1
      description: "Bank 2 read protection error interrupt\n              enable bit"
    - !Field
      name: RDSERRIE2
      bit_offset: 24
      bit_width: 1
      description: "Bank 2 secure error interrupt enable\n              bit"
    - !Field
      name: SNECCERRIE2
      bit_offset: 25
      bit_width: 1
      description: "Bank 2 ECC single correction error\n              interrupt enable\
        \ bit"
    - !Field
      name: DBECCERRIE2
      bit_offset: 26
      bit_width: 1
      description: "Bank 2 ECC double detection error\n              interrupt enable\
        \ bit"
    - !Field
      name: CRCENDIE2
      bit_offset: 27
      bit_width: 1
      description: "Bank 2 end of CRC calculation interrupt\n              enable\
        \ bit"
  - !Register
    name: SR2
    addr: 0x110
    size_bits: 32
    description: "FLASH status register for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BSY2
      bit_offset: 0
      bit_width: 1
      description: "Bank 2 ongoing program\n              flag"
    - !Field
      name: WBNE2
      bit_offset: 1
      bit_width: 1
      description: "Bank 2 write buffer not empty\n              flag"
    - !Field
      name: QW2
      bit_offset: 2
      bit_width: 1
      description: Bank 2 wait queue flag
    - !Field
      name: CRC_BUSY2
      bit_offset: 3
      bit_width: 1
      description: Bank 2 CRC busy flag
    - !Field
      name: EOP2
      bit_offset: 16
      bit_width: 1
      description: Bank 2 end-of-program flag
    - !Field
      name: WRPERR2
      bit_offset: 17
      bit_width: 1
      description: "Bank 2 write protection error\n              flag"
    - !Field
      name: PGSERR2
      bit_offset: 18
      bit_width: 1
      description: "Bank 2 programming sequence error\n              flag"
    - !Field
      name: STRBERR2
      bit_offset: 19
      bit_width: 1
      description: Bank 2 strobe error flag
    - !Field
      name: INCERR2
      bit_offset: 21
      bit_width: 1
      description: "Bank 2 inconsistency error\n              flag"
    - !Field
      name: OPERR2
      bit_offset: 22
      bit_width: 1
      description: "Bank 2 write/erase error\n              flag"
    - !Field
      name: RDPERR2
      bit_offset: 23
      bit_width: 1
      description: "Bank 2 read protection error\n              flag"
    - !Field
      name: RDSERR2
      bit_offset: 24
      bit_width: 1
      description: Bank 2 secure error flag
    - !Field
      name: SNECCERR2
      bit_offset: 25
      bit_width: 1
      description: "Bank 2 single correction error\n              flag"
    - !Field
      name: DBECCERR2
      bit_offset: 26
      bit_width: 1
      description: "Bank 2 ECC double detection error\n              flag"
    - !Field
      name: CRCEND2
      bit_offset: 27
      bit_width: 1
      description: Bank 2 CRC-complete flag
  - !Register
    name: CCR2
    addr: 0x114
    size_bits: 32
    description: "FLASH clear control register for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLR_EOP2
      bit_offset: 16
      bit_width: 1
      description: Bank 1 EOP1 flag clear bit
    - !Field
      name: CLR_WRPERR2
      bit_offset: 17
      bit_width: 1
      description: "Bank 2 WRPERR1 flag clear\n              bit"
    - !Field
      name: CLR_PGSERR2
      bit_offset: 18
      bit_width: 1
      description: "Bank 2 PGSERR1 flag clear\n              bi"
    - !Field
      name: CLR_STRBERR2
      bit_offset: 19
      bit_width: 1
      description: "Bank 2 STRBERR1 flag clear\n              bit"
    - !Field
      name: CLR_INCERR2
      bit_offset: 21
      bit_width: 1
      description: "Bank 2 INCERR1 flag clear\n              bit"
    - !Field
      name: CLR_OPERR2
      bit_offset: 22
      bit_width: 1
      description: "Bank 2 OPERR1 flag clear\n              bit"
    - !Field
      name: CLR_RDPERR2
      bit_offset: 23
      bit_width: 1
      description: "Bank 2 RDPERR1 flag clear\n              bit"
    - !Field
      name: CLR_RDSERR1
      bit_offset: 24
      bit_width: 1
      description: "Bank 1 RDSERR1 flag clear\n              bit"
    - !Field
      name: CLR_SNECCERR2
      bit_offset: 25
      bit_width: 1
      description: "Bank 2 SNECCERR1 flag clear\n              bit"
    - !Field
      name: CLR_DBECCERR1
      bit_offset: 26
      bit_width: 1
      description: "Bank 1 DBECCERR1 flag clear\n              bit"
    - !Field
      name: CLR_CRCEND2
      bit_offset: 27
      bit_width: 1
      description: "Bank 2 CRCEND1 flag clear\n              bit"
  - !Register
    name: PRAR_CUR2
    addr: 0x128
    size_bits: 32
    description: "FLASH protection address for bank\n          1"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PROT_AREA_START2
      bit_offset: 0
      bit_width: 12
      description: "Bank 2 lowest PCROP protected\n              address"
    - !Field
      name: PROT_AREA_END2
      bit_offset: 16
      bit_width: 12
      description: "Bank 2 highest PCROP protected\n              address"
    - !Field
      name: DMEP2
      bit_offset: 31
      bit_width: 1
      description: "Bank 2 PCROP protected erase enable\n              option status\
        \ bit"
  - !Register
    name: PRAR_PRG2
    addr: 0x2c
    size_bits: 32
    description: "FLASH protection address for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT_AREA_START2
      bit_offset: 0
      bit_width: 12
      description: "Bank 2 lowest PCROP protected address\n              configuration"
    - !Field
      name: PROT_AREA_END2
      bit_offset: 16
      bit_width: 12
      description: "Bank 2 highest PCROP protected address\n              configuration"
    - !Field
      name: DMEP2
      bit_offset: 31
      bit_width: 1
      description: "Bank 2 PCROP protected erase enable\n              option configuration\
        \ bit"
  - !Register
    name: SCAR_CUR2
    addr: 0x130
    size_bits: 32
    description: "FLASH secure address for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEC_AREA_START2
      bit_offset: 0
      bit_width: 12
      description: "Bank 2 lowest secure protected\n              address"
    - !Field
      name: SEC_AREA_END2
      bit_offset: 16
      bit_width: 12
      description: "Bank 2 highest secure protected\n              address"
    - !Field
      name: DMES2
      bit_offset: 31
      bit_width: 1
      description: "Bank 2 secure protected erase enable\n              option status\
        \ bit"
  - !Register
    name: SCAR_PRG2
    addr: 0x134
    size_bits: 32
    description: "FLASH secure address for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEC_AREA_START2
      bit_offset: 0
      bit_width: 12
      description: "Bank 2 lowest secure protected address\n              configuration"
    - !Field
      name: SEC_AREA_END2
      bit_offset: 16
      bit_width: 12
      description: "Bank 2 highest secure protected address\n              configuration"
    - !Field
      name: DMES2
      bit_offset: 31
      bit_width: 1
      description: "Bank 2 secure protected erase enable\n              option configuration\
        \ bit"
  - !Register
    name: WPSN_CUR2R
    addr: 0x138
    size_bits: 32
    description: "FLASH write sector protection for bank\n          2"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WRPSn2
      bit_offset: 0
      bit_width: 8
      description: "Bank 2 sector write protection option\n              status byte"
  - !Register
    name: WPSN_PRG2R
    addr: 0x13c
    size_bits: 32
    description: "FLASH write sector protection for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRPSn2
      bit_offset: 0
      bit_width: 8
      description: "Bank 2 sector write protection\n              configuration byte"
  - !Register
    name: CRCCR2
    addr: 0x150
    size_bits: 32
    description: "FLASH CRC control register for bank\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_SECT
      bit_offset: 0
      bit_width: 3
      description: Bank 2 CRC sector number
    - !Field
      name: ALL_BANK
      bit_offset: 7
      bit_width: 1
      description: Bank 2 CRC select bit
    - !Field
      name: CRC_BY_SECT
      bit_offset: 8
      bit_width: 1
      description: "Bank 2 CRC sector mode select\n              bit"
    - !Field
      name: ADD_SECT
      bit_offset: 9
      bit_width: 1
      description: "Bank 2 CRC sector select\n              bit"
    - !Field
      name: CLEAN_SECT
      bit_offset: 10
      bit_width: 1
      description: "Bank 2 CRC sector list clear\n              bit"
    - !Field
      name: START_CRC
      bit_offset: 16
      bit_width: 1
      description: Bank 2 CRC start bit
    - !Field
      name: CLEAN_CRC
      bit_offset: 17
      bit_width: 1
      description: Bank 2 CRC clear bit
    - !Field
      name: CRC_BURST
      bit_offset: 20
      bit_width: 2
      description: Bank 2 CRC burst size
  - !Register
    name: CRCSADD2R
    addr: 0x154
    size_bits: 32
    description: "FLASH CRC start address register for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: "CRC start address on bank\n              2"
  - !Register
    name: CRCEADD2R
    addr: 0x158
    size_bits: 32
    description: "FLASH CRC end address register for bank\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_END_ADDR
      bit_offset: 0
      bit_width: 32
      description: CRC end address on bank 2
  - !Register
    name: ECC_FA2R
    addr: 0x160
    size_bits: 32
    description: "FLASH ECC fail address for bank\n          2"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FAIL_ECC_ADDR2
      bit_offset: 0
      bit_width: 15
      description: Bank 2 ECC error address
- !Module
  name: AXI
  description: AXI interconnect registers
  base_addr: 0x51000000
  size: 0x100000
  registers:
  - !Register
    name: AXI_PERIPH_ID_4
    addr: 0x1fd0
    size_bits: 32
    description: "AXI interconnect - peripheral ID4\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: JEP106CON
      bit_offset: 0
      bit_width: 4
      description: JEP106 continuation code
    - !Field
      name: KCOUNT4
      bit_offset: 4
      bit_width: 4
      description: Register file size
  - !Register
    name: AXI_PERIPH_ID_0
    addr: 0x1fe0
    size_bits: 32
    description: "AXI interconnect - peripheral ID0\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PARTNUM
      bit_offset: 0
      bit_width: 8
      description: "Peripheral part number bits 0 to\n              7"
  - !Register
    name: AXI_PERIPH_ID_1
    addr: 0x1fe4
    size_bits: 32
    description: "AXI interconnect - peripheral ID1\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PARTNUM
      bit_offset: 0
      bit_width: 4
      description: "Peripheral part number bits 8 to\n              11"
    - !Field
      name: JEP106I
      bit_offset: 4
      bit_width: 4
      description: "JEP106 identity bits 0 to\n              3"
  - !Register
    name: AXI_PERIPH_ID_2
    addr: 0x1fe8
    size_bits: 32
    description: "AXI interconnect - peripheral ID2\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: JEP106ID
      bit_offset: 0
      bit_width: 3
      description: "JEP106 Identity bits 4 to\n              6"
    - !Field
      name: JEDEC
      bit_offset: 3
      bit_width: 1
      description: JEP106 code flag
    - !Field
      name: REVISION
      bit_offset: 4
      bit_width: 4
      description: Peripheral revision number
  - !Register
    name: AXI_PERIPH_ID_3
    addr: 0x1fec
    size_bits: 32
    description: "AXI interconnect - peripheral ID3\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: CUST_MOD_NUM
      bit_offset: 0
      bit_width: 4
      description: Customer modification
    - !Field
      name: REV_AND
      bit_offset: 4
      bit_width: 4
      description: Customer version
  - !Register
    name: AXI_COMP_ID_0
    addr: 0x1ff0
    size_bits: 32
    description: "AXI interconnect - component ID0\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PREAMBLE
      bit_offset: 0
      bit_width: 8
      description: Preamble bits 0 to 7
  - !Register
    name: AXI_COMP_ID_1
    addr: 0x1ff4
    size_bits: 32
    description: "AXI interconnect - component ID1\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PREAMBLE
      bit_offset: 0
      bit_width: 4
      description: Preamble bits 8 to 11
    - !Field
      name: CLASS
      bit_offset: 4
      bit_width: 4
      description: Component class
  - !Register
    name: AXI_COMP_ID_2
    addr: 0x1ff8
    size_bits: 32
    description: "AXI interconnect - component ID2\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PREAMBLE
      bit_offset: 0
      bit_width: 8
      description: Preamble bits 12 to 19
  - !Register
    name: AXI_COMP_ID_3
    addr: 0x1ffc
    size_bits: 32
    description: "AXI interconnect - component ID3\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PREAMBLE
      bit_offset: 0
      bit_width: 8
      description: Preamble bits 20 to 27
  - !Register
    name: AXI_TARG1_FN_MOD_ISS_BM
    addr: 0x2008
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG2_FN_MOD_ISS_BM
    addr: 0x3008
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG3_FN_MOD_ISS_BM
    addr: 0x4008
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG4_FN_MOD_ISS_BM
    addr: 0x5008
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG5_FN_MOD_ISS_BM
    addr: 0x6008
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG6_FN_MOD_ISS_BM
    addr: 0x7008
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG7_FN_MOD_ISS_BM
    addr: 0x800c
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix issuing\n          functionality\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: READ_ISS_OVERRIDE
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Switch matrix write issuing override for\n              target"
  - !Register
    name: AXI_TARG1_FN_MOD2
    addr: 0x2024
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix\n          functionality 2\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BYPASS_MERGE
      bit_offset: 0
      bit_width: 1
      description: "Disable packing of beats to match the\n              output data\
        \ width"
  - !Register
    name: AXI_TARG2_FN_MOD2
    addr: 0x3024
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix\n          functionality 2\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BYPASS_MERGE
      bit_offset: 0
      bit_width: 1
      description: "Disable packing of beats to match the\n              output data\
        \ width"
  - !Register
    name: AXI_TARG7_FN_MOD2
    addr: 0x8024
    size_bits: 32
    description: "AXI interconnect - TARG x bus matrix\n          functionality 2\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BYPASS_MERGE
      bit_offset: 0
      bit_width: 1
      description: "Disable packing of beats to match the\n              output data\
        \ width"
  - !Register
    name: AXI_TARG1_FN_MOD_LB
    addr: 0x202c
    size_bits: 32
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FN_MOD_LB
      bit_offset: 0
      bit_width: 1
      description: "Controls burst breaking of long\n              bursts"
  - !Register
    name: AXI_TARG2_FN_MOD_LB
    addr: 0x302c
    size_bits: 32
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: FN_MOD_LB
      bit_offset: 0
      bit_width: 1
      description: "Controls burst breaking of long\n              bursts"
  - !Register
    name: AXI_TARG1_FN_MOD
    addr: 0x2108
    size_bits: 32
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override AMIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override AMIB write issuing\n              capability"
  - !Register
    name: AXI_TARG2_FN_MOD
    addr: 0x3108
    size_bits: 32
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override AMIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override AMIB write issuing\n              capability"
  - !Register
    name: AXI_TARG7_FN_MOD
    addr: 0x8108
    size_bits: 32
    description: "AXI interconnect - TARG x long burst\n          functionality modification"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override AMIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override AMIB write issuing\n              capability"
  - !Register
    name: AXI_INI1_FN_MOD2
    addr: 0x42024
    size_bits: 32
    description: "AXI interconnect - INI x functionality\n          modification 2\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BYPASS_MERGE
      bit_offset: 0
      bit_width: 1
      description: "Disables alteration of transactions by\n              the up-sizer\
        \ unless required by the\n              protocol"
  - !Register
    name: AXI_INI3_FN_MOD2
    addr: 0x44024
    size_bits: 32
    description: "AXI interconnect - INI x functionality\n          modification 2\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BYPASS_MERGE
      bit_offset: 0
      bit_width: 1
      description: "Disables alteration of transactions by\n              the up-sizer\
        \ unless required by the\n              protocol"
  - !Register
    name: AXI_INI1_FN_MOD_AHB
    addr: 0x42028
    size_bits: 32
    description: "AXI interconnect - INI x AHB functionality\n          modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: RD_INC_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Converts all AHB-Lite write transactions\n              to a series\
        \ of single beat AXI"
    - !Field
      name: WR_INC_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Converts all AHB-Lite read transactions\n              to a series\
        \ of single beat AXI"
  - !Register
    name: AXI_INI3_FN_MOD_AHB
    addr: 0x44028
    size_bits: 32
    description: "AXI interconnect - INI x AHB functionality\n          modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: RD_INC_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Converts all AHB-Lite write transactions\n              to a series\
        \ of single beat AXI"
    - !Field
      name: WR_INC_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Converts all AHB-Lite read transactions\n              to a series\
        \ of single beat AXI"
  - !Register
    name: AXI_INI1_READ_QOS
    addr: 0x42100
    size_bits: 32
    description: "AXI interconnect - INI x read QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AR_QOS
      bit_offset: 0
      bit_width: 4
      description: Read channel QoS setting
  - !Register
    name: AXI_INI2_READ_QOS
    addr: 0x43100
    size_bits: 32
    description: "AXI interconnect - INI x read QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AR_QOS
      bit_offset: 0
      bit_width: 4
      description: Read channel QoS setting
  - !Register
    name: AXI_INI3_READ_QOS
    addr: 0x44100
    size_bits: 32
    description: "AXI interconnect - INI x read QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AR_QOS
      bit_offset: 0
      bit_width: 4
      description: Read channel QoS setting
  - !Register
    name: AXI_INI4_READ_QOS
    addr: 0x45100
    size_bits: 32
    description: "AXI interconnect - INI x read QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AR_QOS
      bit_offset: 0
      bit_width: 4
      description: Read channel QoS setting
  - !Register
    name: AXI_INI5_READ_QOS
    addr: 0x46100
    size_bits: 32
    description: "AXI interconnect - INI x read QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AR_QOS
      bit_offset: 0
      bit_width: 4
      description: Read channel QoS setting
  - !Register
    name: AXI_INI6_READ_QOS
    addr: 0x47100
    size_bits: 32
    description: "AXI interconnect - INI x read QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AR_QOS
      bit_offset: 0
      bit_width: 4
      description: Read channel QoS setting
  - !Register
    name: AXI_INI1_WRITE_QOS
    addr: 0x42104
    size_bits: 32
    description: "AXI interconnect - INI x write QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AW_QOS
      bit_offset: 0
      bit_width: 4
      description: Write channel QoS setting
  - !Register
    name: AXI_INI2_WRITE_QOS
    addr: 0x43104
    size_bits: 32
    description: "AXI interconnect - INI x write QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AW_QOS
      bit_offset: 0
      bit_width: 4
      description: Write channel QoS setting
  - !Register
    name: AXI_INI3_WRITE_QOS
    addr: 0x44104
    size_bits: 32
    description: "AXI interconnect - INI x write QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AW_QOS
      bit_offset: 0
      bit_width: 4
      description: Write channel QoS setting
  - !Register
    name: AXI_INI4_WRITE_QOS
    addr: 0x45104
    size_bits: 32
    description: "AXI interconnect - INI x write QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AW_QOS
      bit_offset: 0
      bit_width: 4
      description: Write channel QoS setting
  - !Register
    name: AXI_INI5_WRITE_QOS
    addr: 0x46104
    size_bits: 32
    description: "AXI interconnect - INI x write QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AW_QOS
      bit_offset: 0
      bit_width: 4
      description: Write channel QoS setting
  - !Register
    name: AXI_INI6_WRITE_QOS
    addr: 0x47104
    size_bits: 32
    description: "AXI interconnect - INI x write QoS\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: AW_QOS
      bit_offset: 0
      bit_width: 4
      description: Write channel QoS setting
  - !Register
    name: AXI_INI1_FN_MOD
    addr: 0x42108
    size_bits: 32
    description: "AXI interconnect - INI x issuing\n          functionality modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override ASIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override ASIB write issuing\n              capability"
  - !Register
    name: AXI_INI2_FN_MOD
    addr: 0x43108
    size_bits: 32
    description: "AXI interconnect - INI x issuing\n          functionality modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override ASIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override ASIB write issuing\n              capability"
  - !Register
    name: AXI_INI3_FN_MOD
    addr: 0x44108
    size_bits: 32
    description: "AXI interconnect - INI x issuing\n          functionality modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override ASIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override ASIB write issuing\n              capability"
  - !Register
    name: AXI_INI4_FN_MOD
    addr: 0x45108
    size_bits: 32
    description: "AXI interconnect - INI x issuing\n          functionality modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override ASIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override ASIB write issuing\n              capability"
  - !Register
    name: AXI_INI5_FN_MOD
    addr: 0x46108
    size_bits: 32
    description: "AXI interconnect - INI x issuing\n          functionality modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override ASIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override ASIB write issuing\n              capability"
  - !Register
    name: AXI_INI6_FN_MOD
    addr: 0x47108
    size_bits: 32
    description: "AXI interconnect - INI x issuing\n          functionality modification\
      \ register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: READ_ISS_OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: "Override ASIB read issuing\n              capability"
    - !Field
      name: WRITE_ISS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: "Override ASIB write issuing\n              capability"
- !Module
  name: HASH
  description: Hash processor
  base_addr: 0x48021400
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: control register
    fields:
    - !Field
      name: INIT
      bit_offset: 2
      bit_width: 1
      description: "Initialize message digest\n              calculation"
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMAE
      bit_offset: 3
      bit_width: 1
      description: DMA enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATATYPE
      bit_offset: 4
      bit_width: 2
      description: Data type selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 6
      bit_width: 1
      description: Mode selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALGO0
      bit_offset: 7
      bit_width: 1
      description: Algorithm selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: NBW
      bit_offset: 8
      bit_width: 4
      description: "Number of words already\n              pushed"
      read_allowed: true
      write_allowed: false
    - !Field
      name: DINNE
      bit_offset: 12
      bit_width: 1
      description: DIN not empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: MDMAT
      bit_offset: 13
      bit_width: 1
      description: Multiple DMA Transfers
      read_allowed: true
      write_allowed: true
    - !Field
      name: LKEY
      bit_offset: 16
      bit_width: 1
      description: Long key selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALGO1
      bit_offset: 18
      bit_width: 1
      description: ALGO
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN
    addr: 0x4
    size_bits: 32
    description: data input register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAIN
      bit_offset: 0
      bit_width: 32
      description: Data input
  - !Register
    name: STR
    addr: 0x8
    size_bits: 32
    description: start register
    fields:
    - !Field
      name: DCAL
      bit_offset: 8
      bit_width: 1
      description: Digest calculation
      read_allowed: false
      write_allowed: true
    - !Field
      name: NBLW
      bit_offset: 0
      bit_width: 5
      description: "Number of valid bits in the last word of\n              the message"
      read_allowed: true
      write_allowed: true
  - !Register
    name: HR0
    addr: 0xc
    size_bits: 32
    description: digest registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H0
      bit_offset: 0
      bit_width: 32
      description: H0
  - !Register
    name: HR1
    addr: 0x10
    size_bits: 32
    description: digest registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H1
      bit_offset: 0
      bit_width: 32
      description: H1
  - !Register
    name: HR2
    addr: 0x14
    size_bits: 32
    description: digest registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H2
      bit_offset: 0
      bit_width: 32
      description: H2
  - !Register
    name: HR3
    addr: 0x18
    size_bits: 32
    description: digest registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H3
      bit_offset: 0
      bit_width: 32
      description: H3
  - !Register
    name: HR4
    addr: 0x1c
    size_bits: 32
    description: digest registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H4
      bit_offset: 0
      bit_width: 32
      description: H4
  - !Register
    name: IMR
    addr: 0x20
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCIE
      bit_offset: 1
      bit_width: 1
      description: "Digest calculation completion interrupt\n              enable"
    - !Field
      name: DINIE
      bit_offset: 0
      bit_width: 1
      description: "Data input interrupt\n              enable"
  - !Register
    name: SR
    addr: 0x24
    size_bits: 32
    description: status register
    reset_value: 0x1
    fields:
    - !Field
      name: BUSY
      bit_offset: 3
      bit_width: 1
      description: Busy bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMAS
      bit_offset: 2
      bit_width: 1
      description: DMA Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCIS
      bit_offset: 1
      bit_width: 1
      description: "Digest calculation completion interrupt\n              status"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DINIS
      bit_offset: 0
      bit_width: 1
      description: "Data input interrupt\n              status"
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSR0
    addr: 0xf8
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR0
      bit_offset: 0
      bit_width: 32
      description: CSR0
  - !Register
    name: CSR1
    addr: 0xfc
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR1
      bit_offset: 0
      bit_width: 32
      description: CSR1
  - !Register
    name: CSR2
    addr: 0x100
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR2
      bit_offset: 0
      bit_width: 32
      description: CSR2
  - !Register
    name: CSR3
    addr: 0x104
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR3
      bit_offset: 0
      bit_width: 32
      description: CSR3
  - !Register
    name: CSR4
    addr: 0x108
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR4
      bit_offset: 0
      bit_width: 32
      description: CSR4
  - !Register
    name: CSR5
    addr: 0x10c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR5
      bit_offset: 0
      bit_width: 32
      description: CSR5
  - !Register
    name: CSR6
    addr: 0x110
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR6
      bit_offset: 0
      bit_width: 32
      description: CSR6
  - !Register
    name: CSR7
    addr: 0x114
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR7
      bit_offset: 0
      bit_width: 32
      description: CSR7
  - !Register
    name: CSR8
    addr: 0x118
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR8
      bit_offset: 0
      bit_width: 32
      description: CSR8
  - !Register
    name: CSR9
    addr: 0x11c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR9
      bit_offset: 0
      bit_width: 32
      description: CSR9
  - !Register
    name: CSR10
    addr: 0x120
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR10
      bit_offset: 0
      bit_width: 32
      description: CSR10
  - !Register
    name: CSR11
    addr: 0x124
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR11
      bit_offset: 0
      bit_width: 32
      description: CSR11
  - !Register
    name: CSR12
    addr: 0x128
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR12
      bit_offset: 0
      bit_width: 32
      description: CSR12
  - !Register
    name: CSR13
    addr: 0x12c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR13
      bit_offset: 0
      bit_width: 32
      description: CSR13
  - !Register
    name: CSR14
    addr: 0x130
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR14
      bit_offset: 0
      bit_width: 32
      description: CSR14
  - !Register
    name: CSR15
    addr: 0x134
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR15
      bit_offset: 0
      bit_width: 32
      description: CSR15
  - !Register
    name: CSR16
    addr: 0x138
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR16
      bit_offset: 0
      bit_width: 32
      description: CSR16
  - !Register
    name: CSR17
    addr: 0x13c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR17
      bit_offset: 0
      bit_width: 32
      description: CSR17
  - !Register
    name: CSR18
    addr: 0x140
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR18
      bit_offset: 0
      bit_width: 32
      description: CSR18
  - !Register
    name: CSR19
    addr: 0x144
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR19
      bit_offset: 0
      bit_width: 32
      description: CSR19
  - !Register
    name: CSR20
    addr: 0x148
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR20
      bit_offset: 0
      bit_width: 32
      description: CSR20
  - !Register
    name: CSR21
    addr: 0x14c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR21
      bit_offset: 0
      bit_width: 32
      description: CSR21
  - !Register
    name: CSR22
    addr: 0x150
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR22
      bit_offset: 0
      bit_width: 32
      description: CSR22
  - !Register
    name: CSR23
    addr: 0x154
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR23
      bit_offset: 0
      bit_width: 32
      description: CSR23
  - !Register
    name: CSR24
    addr: 0x158
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR24
      bit_offset: 0
      bit_width: 32
      description: CSR24
  - !Register
    name: CSR25
    addr: 0x15c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR25
      bit_offset: 0
      bit_width: 32
      description: CSR25
  - !Register
    name: CSR26
    addr: 0x160
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR26
      bit_offset: 0
      bit_width: 32
      description: CSR26
  - !Register
    name: CSR27
    addr: 0x164
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR27
      bit_offset: 0
      bit_width: 32
      description: CSR27
  - !Register
    name: CSR28
    addr: 0x168
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR28
      bit_offset: 0
      bit_width: 32
      description: CSR28
  - !Register
    name: CSR29
    addr: 0x16c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR29
      bit_offset: 0
      bit_width: 32
      description: CSR29
  - !Register
    name: CSR30
    addr: 0x170
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR30
      bit_offset: 0
      bit_width: 32
      description: CSR30
  - !Register
    name: CSR31
    addr: 0x174
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR31
      bit_offset: 0
      bit_width: 32
      description: CSR31
  - !Register
    name: CSR32
    addr: 0x178
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR32
      bit_offset: 0
      bit_width: 32
      description: CSR32
  - !Register
    name: CSR33
    addr: 0x17c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR33
      bit_offset: 0
      bit_width: 32
      description: CSR33
  - !Register
    name: CSR34
    addr: 0x180
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR34
      bit_offset: 0
      bit_width: 32
      description: CSR34
  - !Register
    name: CSR35
    addr: 0x184
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR35
      bit_offset: 0
      bit_width: 32
      description: CSR35
  - !Register
    name: CSR36
    addr: 0x188
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR36
      bit_offset: 0
      bit_width: 32
      description: CSR36
  - !Register
    name: CSR37
    addr: 0x18c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR37
      bit_offset: 0
      bit_width: 32
      description: CSR37
  - !Register
    name: CSR38
    addr: 0x190
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR38
      bit_offset: 0
      bit_width: 32
      description: CSR38
  - !Register
    name: CSR39
    addr: 0x194
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR39
      bit_offset: 0
      bit_width: 32
      description: CSR39
  - !Register
    name: CSR40
    addr: 0x198
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR40
      bit_offset: 0
      bit_width: 32
      description: CSR40
  - !Register
    name: CSR41
    addr: 0x19c
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR41
      bit_offset: 0
      bit_width: 32
      description: CSR41
  - !Register
    name: CSR42
    addr: 0x1a0
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR42
      bit_offset: 0
      bit_width: 32
      description: CSR42
  - !Register
    name: CSR43
    addr: 0x1a4
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR43
      bit_offset: 0
      bit_width: 32
      description: CSR43
  - !Register
    name: CSR44
    addr: 0x1a8
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR44
      bit_offset: 0
      bit_width: 32
      description: CSR44
  - !Register
    name: CSR45
    addr: 0x1ac
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR45
      bit_offset: 0
      bit_width: 32
      description: CSR45
  - !Register
    name: CSR46
    addr: 0x1b0
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR46
      bit_offset: 0
      bit_width: 32
      description: CSR46
  - !Register
    name: CSR47
    addr: 0x1b4
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR47
      bit_offset: 0
      bit_width: 32
      description: CSR47
  - !Register
    name: CSR48
    addr: 0x1b8
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR48
      bit_offset: 0
      bit_width: 32
      description: CSR48
  - !Register
    name: CSR49
    addr: 0x1bc
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR49
      bit_offset: 0
      bit_width: 32
      description: CSR49
  - !Register
    name: CSR50
    addr: 0x1c0
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR50
      bit_offset: 0
      bit_width: 32
      description: CSR50
  - !Register
    name: CSR51
    addr: 0x1c4
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR51
      bit_offset: 0
      bit_width: 32
      description: CSR51
  - !Register
    name: CSR52
    addr: 0x1c8
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR52
      bit_offset: 0
      bit_width: 32
      description: CSR52
  - !Register
    name: CSR53
    addr: 0x1cc
    size_bits: 32
    description: context swap registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSR53
      bit_offset: 0
      bit_width: 32
      description: CSR53
  - !Register
    name: HASH_HR0
    addr: 0x310
    size_bits: 32
    description: HASH digest register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H0
      bit_offset: 0
      bit_width: 32
      description: H0
  - !Register
    name: HASH_HR1
    addr: 0x314
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H1
      bit_offset: 0
      bit_width: 32
      description: H1
  - !Register
    name: HASH_HR2
    addr: 0x318
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H2
      bit_offset: 0
      bit_width: 32
      description: H2
  - !Register
    name: HASH_HR3
    addr: 0x31c
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H3
      bit_offset: 0
      bit_width: 32
      description: H3
  - !Register
    name: HASH_HR4
    addr: 0x320
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H4
      bit_offset: 0
      bit_width: 32
      description: H4
  - !Register
    name: HASH_HR5
    addr: 0x324
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H5
      bit_offset: 0
      bit_width: 32
      description: H5
  - !Register
    name: HASH_HR6
    addr: 0x328
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H6
      bit_offset: 0
      bit_width: 32
      description: H6
  - !Register
    name: HASH_HR7
    addr: 0x32c
    size_bits: 32
    description: read-only
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: H7
      bit_offset: 0
      bit_width: 32
      description: H7
- !Module
  name: CRYP
  description: Cryptographic processor
  base_addr: 0x48021000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: control register
    fields:
    - !Field
      name: ALGODIR
      bit_offset: 2
      bit_width: 1
      description: Algorithm direction
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALGOMODE0
      bit_offset: 3
      bit_width: 3
      description: Algorithm mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATATYPE
      bit_offset: 6
      bit_width: 2
      description: Data type selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: KEYSIZE
      bit_offset: 8
      bit_width: 2
      description: "Key size selection (AES mode\n              only)"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FFLUSH
      bit_offset: 14
      bit_width: 1
      description: FIFO flush
      read_allowed: false
      write_allowed: true
    - !Field
      name: CRYPEN
      bit_offset: 15
      bit_width: 1
      description: "Cryptographic processor\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: GCM_CCMPH
      bit_offset: 16
      bit_width: 2
      description: GCM_CCMPH
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALGOMODE3
      bit_offset: 19
      bit_width: 1
      description: ALGOMODE
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x3
    fields:
    - !Field
      name: BUSY
      bit_offset: 4
      bit_width: 1
      description: Busy bit
    - !Field
      name: OFFU
      bit_offset: 3
      bit_width: 1
      description: Output FIFO full
    - !Field
      name: OFNE
      bit_offset: 2
      bit_width: 1
      description: Output FIFO not empty
    - !Field
      name: IFNF
      bit_offset: 1
      bit_width: 1
      description: Input FIFO not full
    - !Field
      name: IFEM
      bit_offset: 0
      bit_width: 1
      description: Input FIFO empty
  - !Register
    name: DIN
    addr: 0x8
    size_bits: 32
    description: data input register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATAIN
      bit_offset: 0
      bit_width: 32
      description: Data input
  - !Register
    name: DOUT
    addr: 0xc
    size_bits: 32
    description: data output register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATAOUT
      bit_offset: 0
      bit_width: 32
      description: Data output
  - !Register
    name: DMACR
    addr: 0x10
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOEN
      bit_offset: 1
      bit_width: 1
      description: DMA output enable
    - !Field
      name: DIEN
      bit_offset: 0
      bit_width: 1
      description: DMA input enable
  - !Register
    name: IMSCR
    addr: 0x14
    size_bits: 32
    description: "interrupt mask set/clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUTIM
      bit_offset: 1
      bit_width: 1
      description: "Output FIFO service interrupt\n              mask"
    - !Field
      name: INIM
      bit_offset: 0
      bit_width: 1
      description: "Input FIFO service interrupt\n              mask"
  - !Register
    name: RISR
    addr: 0x18
    size_bits: 32
    description: raw interrupt status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: OUTRIS
      bit_offset: 1
      bit_width: 1
      description: "Output FIFO service raw interrupt\n              status"
    - !Field
      name: INRIS
      bit_offset: 0
      bit_width: 1
      description: "Input FIFO service raw interrupt\n              status"
  - !Register
    name: MISR
    addr: 0x1c
    size_bits: 32
    description: "masked interrupt status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OUTMIS
      bit_offset: 1
      bit_width: 1
      description: "Output FIFO service masked interrupt\n              status"
    - !Field
      name: INMIS
      bit_offset: 0
      bit_width: 1
      description: "Input FIFO service masked interrupt\n              status"
  - !Register
    name: K0LR
    addr: 0x20
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b224
      bit_offset: 0
      bit_width: 1
      description: b224
    - !Field
      name: b225
      bit_offset: 1
      bit_width: 1
      description: b225
    - !Field
      name: b226
      bit_offset: 2
      bit_width: 1
      description: b226
    - !Field
      name: b227
      bit_offset: 3
      bit_width: 1
      description: b227
    - !Field
      name: b228
      bit_offset: 4
      bit_width: 1
      description: b228
    - !Field
      name: b229
      bit_offset: 5
      bit_width: 1
      description: b229
    - !Field
      name: b230
      bit_offset: 6
      bit_width: 1
      description: b230
    - !Field
      name: b231
      bit_offset: 7
      bit_width: 1
      description: b231
    - !Field
      name: b232
      bit_offset: 8
      bit_width: 1
      description: b232
    - !Field
      name: b233
      bit_offset: 9
      bit_width: 1
      description: b233
    - !Field
      name: b234
      bit_offset: 10
      bit_width: 1
      description: b234
    - !Field
      name: b235
      bit_offset: 11
      bit_width: 1
      description: b235
    - !Field
      name: b236
      bit_offset: 12
      bit_width: 1
      description: b236
    - !Field
      name: b237
      bit_offset: 13
      bit_width: 1
      description: b237
    - !Field
      name: b238
      bit_offset: 14
      bit_width: 1
      description: b238
    - !Field
      name: b239
      bit_offset: 15
      bit_width: 1
      description: b239
    - !Field
      name: b240
      bit_offset: 16
      bit_width: 1
      description: b240
    - !Field
      name: b241
      bit_offset: 17
      bit_width: 1
      description: b241
    - !Field
      name: b242
      bit_offset: 18
      bit_width: 1
      description: b242
    - !Field
      name: b243
      bit_offset: 19
      bit_width: 1
      description: b243
    - !Field
      name: b244
      bit_offset: 20
      bit_width: 1
      description: b244
    - !Field
      name: b245
      bit_offset: 21
      bit_width: 1
      description: b245
    - !Field
      name: b246
      bit_offset: 22
      bit_width: 1
      description: b246
    - !Field
      name: b247
      bit_offset: 23
      bit_width: 1
      description: b247
    - !Field
      name: b248
      bit_offset: 24
      bit_width: 1
      description: b248
    - !Field
      name: b249
      bit_offset: 25
      bit_width: 1
      description: b249
    - !Field
      name: b250
      bit_offset: 26
      bit_width: 1
      description: b250
    - !Field
      name: b251
      bit_offset: 27
      bit_width: 1
      description: b251
    - !Field
      name: b252
      bit_offset: 28
      bit_width: 1
      description: b252
    - !Field
      name: b253
      bit_offset: 29
      bit_width: 1
      description: b253
    - !Field
      name: b254
      bit_offset: 30
      bit_width: 1
      description: b254
    - !Field
      name: b255
      bit_offset: 31
      bit_width: 1
      description: b255
  - !Register
    name: K0RR
    addr: 0x24
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b192
      bit_offset: 0
      bit_width: 1
      description: b192
    - !Field
      name: b193
      bit_offset: 1
      bit_width: 1
      description: b193
    - !Field
      name: b194
      bit_offset: 2
      bit_width: 1
      description: b194
    - !Field
      name: b195
      bit_offset: 3
      bit_width: 1
      description: b195
    - !Field
      name: b196
      bit_offset: 4
      bit_width: 1
      description: b196
    - !Field
      name: b197
      bit_offset: 5
      bit_width: 1
      description: b197
    - !Field
      name: b198
      bit_offset: 6
      bit_width: 1
      description: b198
    - !Field
      name: b199
      bit_offset: 7
      bit_width: 1
      description: b199
    - !Field
      name: b200
      bit_offset: 8
      bit_width: 1
      description: b200
    - !Field
      name: b201
      bit_offset: 9
      bit_width: 1
      description: b201
    - !Field
      name: b202
      bit_offset: 10
      bit_width: 1
      description: b202
    - !Field
      name: b203
      bit_offset: 11
      bit_width: 1
      description: b203
    - !Field
      name: b204
      bit_offset: 12
      bit_width: 1
      description: b204
    - !Field
      name: b205
      bit_offset: 13
      bit_width: 1
      description: b205
    - !Field
      name: b206
      bit_offset: 14
      bit_width: 1
      description: b206
    - !Field
      name: b207
      bit_offset: 15
      bit_width: 1
      description: b207
    - !Field
      name: b208
      bit_offset: 16
      bit_width: 1
      description: b208
    - !Field
      name: b209
      bit_offset: 17
      bit_width: 1
      description: b209
    - !Field
      name: b210
      bit_offset: 18
      bit_width: 1
      description: b210
    - !Field
      name: b211
      bit_offset: 19
      bit_width: 1
      description: b211
    - !Field
      name: b212
      bit_offset: 20
      bit_width: 1
      description: b212
    - !Field
      name: b213
      bit_offset: 21
      bit_width: 1
      description: b213
    - !Field
      name: b214
      bit_offset: 22
      bit_width: 1
      description: b214
    - !Field
      name: b215
      bit_offset: 23
      bit_width: 1
      description: b215
    - !Field
      name: b216
      bit_offset: 24
      bit_width: 1
      description: b216
    - !Field
      name: b217
      bit_offset: 25
      bit_width: 1
      description: b217
    - !Field
      name: b218
      bit_offset: 26
      bit_width: 1
      description: b218
    - !Field
      name: b219
      bit_offset: 27
      bit_width: 1
      description: b219
    - !Field
      name: b220
      bit_offset: 28
      bit_width: 1
      description: b220
    - !Field
      name: b221
      bit_offset: 29
      bit_width: 1
      description: b221
    - !Field
      name: b222
      bit_offset: 30
      bit_width: 1
      description: b222
    - !Field
      name: b223
      bit_offset: 31
      bit_width: 1
      description: b223
  - !Register
    name: K1LR
    addr: 0x28
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b160
      bit_offset: 0
      bit_width: 1
      description: b160
    - !Field
      name: b161
      bit_offset: 1
      bit_width: 1
      description: b161
    - !Field
      name: b162
      bit_offset: 2
      bit_width: 1
      description: b162
    - !Field
      name: b163
      bit_offset: 3
      bit_width: 1
      description: b163
    - !Field
      name: b164
      bit_offset: 4
      bit_width: 1
      description: b164
    - !Field
      name: b165
      bit_offset: 5
      bit_width: 1
      description: b165
    - !Field
      name: b166
      bit_offset: 6
      bit_width: 1
      description: b166
    - !Field
      name: b167
      bit_offset: 7
      bit_width: 1
      description: b167
    - !Field
      name: b168
      bit_offset: 8
      bit_width: 1
      description: b168
    - !Field
      name: b169
      bit_offset: 9
      bit_width: 1
      description: b169
    - !Field
      name: b170
      bit_offset: 10
      bit_width: 1
      description: b170
    - !Field
      name: b171
      bit_offset: 11
      bit_width: 1
      description: b171
    - !Field
      name: b172
      bit_offset: 12
      bit_width: 1
      description: b172
    - !Field
      name: b173
      bit_offset: 13
      bit_width: 1
      description: b173
    - !Field
      name: b174
      bit_offset: 14
      bit_width: 1
      description: b174
    - !Field
      name: b175
      bit_offset: 15
      bit_width: 1
      description: b175
    - !Field
      name: b176
      bit_offset: 16
      bit_width: 1
      description: b176
    - !Field
      name: b177
      bit_offset: 17
      bit_width: 1
      description: b177
    - !Field
      name: b178
      bit_offset: 18
      bit_width: 1
      description: b178
    - !Field
      name: b179
      bit_offset: 19
      bit_width: 1
      description: b179
    - !Field
      name: b180
      bit_offset: 20
      bit_width: 1
      description: b180
    - !Field
      name: b181
      bit_offset: 21
      bit_width: 1
      description: b181
    - !Field
      name: b182
      bit_offset: 22
      bit_width: 1
      description: b182
    - !Field
      name: b183
      bit_offset: 23
      bit_width: 1
      description: b183
    - !Field
      name: b184
      bit_offset: 24
      bit_width: 1
      description: b184
    - !Field
      name: b185
      bit_offset: 25
      bit_width: 1
      description: b185
    - !Field
      name: b186
      bit_offset: 26
      bit_width: 1
      description: b186
    - !Field
      name: b187
      bit_offset: 27
      bit_width: 1
      description: b187
    - !Field
      name: b188
      bit_offset: 28
      bit_width: 1
      description: b188
    - !Field
      name: b189
      bit_offset: 29
      bit_width: 1
      description: b189
    - !Field
      name: b190
      bit_offset: 30
      bit_width: 1
      description: b190
    - !Field
      name: b191
      bit_offset: 31
      bit_width: 1
      description: b191
  - !Register
    name: K1RR
    addr: 0x2c
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b128
      bit_offset: 0
      bit_width: 1
      description: b128
    - !Field
      name: b129
      bit_offset: 1
      bit_width: 1
      description: b129
    - !Field
      name: b130
      bit_offset: 2
      bit_width: 1
      description: b130
    - !Field
      name: b131
      bit_offset: 3
      bit_width: 1
      description: b131
    - !Field
      name: b132
      bit_offset: 4
      bit_width: 1
      description: b132
    - !Field
      name: b133
      bit_offset: 5
      bit_width: 1
      description: b133
    - !Field
      name: b134
      bit_offset: 6
      bit_width: 1
      description: b134
    - !Field
      name: b135
      bit_offset: 7
      bit_width: 1
      description: b135
    - !Field
      name: b136
      bit_offset: 8
      bit_width: 1
      description: b136
    - !Field
      name: b137
      bit_offset: 9
      bit_width: 1
      description: b137
    - !Field
      name: b138
      bit_offset: 10
      bit_width: 1
      description: b138
    - !Field
      name: b139
      bit_offset: 11
      bit_width: 1
      description: b139
    - !Field
      name: b140
      bit_offset: 12
      bit_width: 1
      description: b140
    - !Field
      name: b141
      bit_offset: 13
      bit_width: 1
      description: b141
    - !Field
      name: b142
      bit_offset: 14
      bit_width: 1
      description: b142
    - !Field
      name: b143
      bit_offset: 15
      bit_width: 1
      description: b143
    - !Field
      name: b144
      bit_offset: 16
      bit_width: 1
      description: b144
    - !Field
      name: b145
      bit_offset: 17
      bit_width: 1
      description: b145
    - !Field
      name: b146
      bit_offset: 18
      bit_width: 1
      description: b146
    - !Field
      name: b147
      bit_offset: 19
      bit_width: 1
      description: b147
    - !Field
      name: b148
      bit_offset: 20
      bit_width: 1
      description: b148
    - !Field
      name: b149
      bit_offset: 21
      bit_width: 1
      description: b149
    - !Field
      name: b150
      bit_offset: 22
      bit_width: 1
      description: b150
    - !Field
      name: b151
      bit_offset: 23
      bit_width: 1
      description: b151
    - !Field
      name: b152
      bit_offset: 24
      bit_width: 1
      description: b152
    - !Field
      name: b153
      bit_offset: 25
      bit_width: 1
      description: b153
    - !Field
      name: b154
      bit_offset: 26
      bit_width: 1
      description: b154
    - !Field
      name: b155
      bit_offset: 27
      bit_width: 1
      description: b155
    - !Field
      name: b156
      bit_offset: 28
      bit_width: 1
      description: b156
    - !Field
      name: b157
      bit_offset: 29
      bit_width: 1
      description: b157
    - !Field
      name: b158
      bit_offset: 30
      bit_width: 1
      description: b158
    - !Field
      name: b159
      bit_offset: 31
      bit_width: 1
      description: b159
  - !Register
    name: K2LR
    addr: 0x30
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b96
      bit_offset: 0
      bit_width: 1
      description: b96
    - !Field
      name: b97
      bit_offset: 1
      bit_width: 1
      description: b97
    - !Field
      name: b98
      bit_offset: 2
      bit_width: 1
      description: b98
    - !Field
      name: b99
      bit_offset: 3
      bit_width: 1
      description: b99
    - !Field
      name: b100
      bit_offset: 4
      bit_width: 1
      description: b100
    - !Field
      name: b101
      bit_offset: 5
      bit_width: 1
      description: b101
    - !Field
      name: b102
      bit_offset: 6
      bit_width: 1
      description: b102
    - !Field
      name: b103
      bit_offset: 7
      bit_width: 1
      description: b103
    - !Field
      name: b104
      bit_offset: 8
      bit_width: 1
      description: b104
    - !Field
      name: b105
      bit_offset: 9
      bit_width: 1
      description: b105
    - !Field
      name: b106
      bit_offset: 10
      bit_width: 1
      description: b106
    - !Field
      name: b107
      bit_offset: 11
      bit_width: 1
      description: b107
    - !Field
      name: b108
      bit_offset: 12
      bit_width: 1
      description: b108
    - !Field
      name: b109
      bit_offset: 13
      bit_width: 1
      description: b109
    - !Field
      name: b110
      bit_offset: 14
      bit_width: 1
      description: b110
    - !Field
      name: b111
      bit_offset: 15
      bit_width: 1
      description: b111
    - !Field
      name: b112
      bit_offset: 16
      bit_width: 1
      description: b112
    - !Field
      name: b113
      bit_offset: 17
      bit_width: 1
      description: b113
    - !Field
      name: b114
      bit_offset: 18
      bit_width: 1
      description: b114
    - !Field
      name: b115
      bit_offset: 19
      bit_width: 1
      description: b115
    - !Field
      name: b116
      bit_offset: 20
      bit_width: 1
      description: b116
    - !Field
      name: b117
      bit_offset: 21
      bit_width: 1
      description: b117
    - !Field
      name: b118
      bit_offset: 22
      bit_width: 1
      description: b118
    - !Field
      name: b119
      bit_offset: 23
      bit_width: 1
      description: b119
    - !Field
      name: b120
      bit_offset: 24
      bit_width: 1
      description: b120
    - !Field
      name: b121
      bit_offset: 25
      bit_width: 1
      description: b121
    - !Field
      name: b122
      bit_offset: 26
      bit_width: 1
      description: b122
    - !Field
      name: b123
      bit_offset: 27
      bit_width: 1
      description: b123
    - !Field
      name: b124
      bit_offset: 28
      bit_width: 1
      description: b124
    - !Field
      name: b125
      bit_offset: 29
      bit_width: 1
      description: b125
    - !Field
      name: b126
      bit_offset: 30
      bit_width: 1
      description: b126
    - !Field
      name: b127
      bit_offset: 31
      bit_width: 1
      description: b127
  - !Register
    name: K2RR
    addr: 0x34
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b64
      bit_offset: 0
      bit_width: 1
      description: b64
    - !Field
      name: b65
      bit_offset: 1
      bit_width: 1
      description: b65
    - !Field
      name: b66
      bit_offset: 2
      bit_width: 1
      description: b66
    - !Field
      name: b67
      bit_offset: 3
      bit_width: 1
      description: b67
    - !Field
      name: b68
      bit_offset: 4
      bit_width: 1
      description: b68
    - !Field
      name: b69
      bit_offset: 5
      bit_width: 1
      description: b69
    - !Field
      name: b70
      bit_offset: 6
      bit_width: 1
      description: b70
    - !Field
      name: b71
      bit_offset: 7
      bit_width: 1
      description: b71
    - !Field
      name: b72
      bit_offset: 8
      bit_width: 1
      description: b72
    - !Field
      name: b73
      bit_offset: 9
      bit_width: 1
      description: b73
    - !Field
      name: b74
      bit_offset: 10
      bit_width: 1
      description: b74
    - !Field
      name: b75
      bit_offset: 11
      bit_width: 1
      description: b75
    - !Field
      name: b76
      bit_offset: 12
      bit_width: 1
      description: b76
    - !Field
      name: b77
      bit_offset: 13
      bit_width: 1
      description: b77
    - !Field
      name: b78
      bit_offset: 14
      bit_width: 1
      description: b78
    - !Field
      name: b79
      bit_offset: 15
      bit_width: 1
      description: b79
    - !Field
      name: b80
      bit_offset: 16
      bit_width: 1
      description: b80
    - !Field
      name: b81
      bit_offset: 17
      bit_width: 1
      description: b81
    - !Field
      name: b82
      bit_offset: 18
      bit_width: 1
      description: b82
    - !Field
      name: b83
      bit_offset: 19
      bit_width: 1
      description: b83
    - !Field
      name: b84
      bit_offset: 20
      bit_width: 1
      description: b84
    - !Field
      name: b85
      bit_offset: 21
      bit_width: 1
      description: b85
    - !Field
      name: b86
      bit_offset: 22
      bit_width: 1
      description: b86
    - !Field
      name: b87
      bit_offset: 23
      bit_width: 1
      description: b87
    - !Field
      name: b88
      bit_offset: 24
      bit_width: 1
      description: b88
    - !Field
      name: b89
      bit_offset: 25
      bit_width: 1
      description: b89
    - !Field
      name: b90
      bit_offset: 26
      bit_width: 1
      description: b90
    - !Field
      name: b91
      bit_offset: 27
      bit_width: 1
      description: b91
    - !Field
      name: b92
      bit_offset: 28
      bit_width: 1
      description: b92
    - !Field
      name: b93
      bit_offset: 29
      bit_width: 1
      description: b93
    - !Field
      name: b94
      bit_offset: 30
      bit_width: 1
      description: b94
    - !Field
      name: b95
      bit_offset: 31
      bit_width: 1
      description: b95
  - !Register
    name: K3LR
    addr: 0x38
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b32
      bit_offset: 0
      bit_width: 1
      description: b32
    - !Field
      name: b33
      bit_offset: 1
      bit_width: 1
      description: b33
    - !Field
      name: b34
      bit_offset: 2
      bit_width: 1
      description: b34
    - !Field
      name: b35
      bit_offset: 3
      bit_width: 1
      description: b35
    - !Field
      name: b36
      bit_offset: 4
      bit_width: 1
      description: b36
    - !Field
      name: b37
      bit_offset: 5
      bit_width: 1
      description: b37
    - !Field
      name: b38
      bit_offset: 6
      bit_width: 1
      description: b38
    - !Field
      name: b39
      bit_offset: 7
      bit_width: 1
      description: b39
    - !Field
      name: b40
      bit_offset: 8
      bit_width: 1
      description: b40
    - !Field
      name: b41
      bit_offset: 9
      bit_width: 1
      description: b41
    - !Field
      name: b42
      bit_offset: 10
      bit_width: 1
      description: b42
    - !Field
      name: b43
      bit_offset: 11
      bit_width: 1
      description: b43
    - !Field
      name: b44
      bit_offset: 12
      bit_width: 1
      description: b44
    - !Field
      name: b45
      bit_offset: 13
      bit_width: 1
      description: b45
    - !Field
      name: b46
      bit_offset: 14
      bit_width: 1
      description: b46
    - !Field
      name: b47
      bit_offset: 15
      bit_width: 1
      description: b47
    - !Field
      name: b48
      bit_offset: 16
      bit_width: 1
      description: b48
    - !Field
      name: b49
      bit_offset: 17
      bit_width: 1
      description: b49
    - !Field
      name: b50
      bit_offset: 18
      bit_width: 1
      description: b50
    - !Field
      name: b51
      bit_offset: 19
      bit_width: 1
      description: b51
    - !Field
      name: b52
      bit_offset: 20
      bit_width: 1
      description: b52
    - !Field
      name: b53
      bit_offset: 21
      bit_width: 1
      description: b53
    - !Field
      name: b54
      bit_offset: 22
      bit_width: 1
      description: b54
    - !Field
      name: b55
      bit_offset: 23
      bit_width: 1
      description: b55
    - !Field
      name: b56
      bit_offset: 24
      bit_width: 1
      description: b56
    - !Field
      name: b57
      bit_offset: 25
      bit_width: 1
      description: b57
    - !Field
      name: b58
      bit_offset: 26
      bit_width: 1
      description: b58
    - !Field
      name: b59
      bit_offset: 27
      bit_width: 1
      description: b59
    - !Field
      name: b60
      bit_offset: 28
      bit_width: 1
      description: b60
    - !Field
      name: b61
      bit_offset: 29
      bit_width: 1
      description: b61
    - !Field
      name: b62
      bit_offset: 30
      bit_width: 1
      description: b62
    - !Field
      name: b63
      bit_offset: 31
      bit_width: 1
      description: b63
  - !Register
    name: K3RR
    addr: 0x3c
    size_bits: 32
    description: key registers
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: b0
      bit_offset: 0
      bit_width: 1
      description: b0
    - !Field
      name: b1
      bit_offset: 1
      bit_width: 1
      description: b1
    - !Field
      name: b2
      bit_offset: 2
      bit_width: 1
      description: b2
    - !Field
      name: b3
      bit_offset: 3
      bit_width: 1
      description: b3
    - !Field
      name: b4
      bit_offset: 4
      bit_width: 1
      description: b4
    - !Field
      name: b5
      bit_offset: 5
      bit_width: 1
      description: b5
    - !Field
      name: b6
      bit_offset: 6
      bit_width: 1
      description: b6
    - !Field
      name: b7
      bit_offset: 7
      bit_width: 1
      description: b7
    - !Field
      name: b8
      bit_offset: 8
      bit_width: 1
      description: b8
    - !Field
      name: b9
      bit_offset: 9
      bit_width: 1
      description: b9
    - !Field
      name: b10
      bit_offset: 10
      bit_width: 1
      description: b10
    - !Field
      name: b11
      bit_offset: 11
      bit_width: 1
      description: b11
    - !Field
      name: b12
      bit_offset: 12
      bit_width: 1
      description: b12
    - !Field
      name: b13
      bit_offset: 13
      bit_width: 1
      description: b13
    - !Field
      name: b14
      bit_offset: 14
      bit_width: 1
      description: b14
    - !Field
      name: b15
      bit_offset: 15
      bit_width: 1
      description: b15
    - !Field
      name: b16
      bit_offset: 16
      bit_width: 1
      description: b16
    - !Field
      name: b17
      bit_offset: 17
      bit_width: 1
      description: b17
    - !Field
      name: b18
      bit_offset: 18
      bit_width: 1
      description: b18
    - !Field
      name: b19
      bit_offset: 19
      bit_width: 1
      description: b19
    - !Field
      name: b20
      bit_offset: 20
      bit_width: 1
      description: b20
    - !Field
      name: b21
      bit_offset: 21
      bit_width: 1
      description: b21
    - !Field
      name: b22
      bit_offset: 22
      bit_width: 1
      description: b22
    - !Field
      name: b23
      bit_offset: 23
      bit_width: 1
      description: b23
    - !Field
      name: b24
      bit_offset: 24
      bit_width: 1
      description: b24
    - !Field
      name: b25
      bit_offset: 25
      bit_width: 1
      description: b25
    - !Field
      name: b26
      bit_offset: 26
      bit_width: 1
      description: b26
    - !Field
      name: b27
      bit_offset: 27
      bit_width: 1
      description: b27
    - !Field
      name: b28
      bit_offset: 28
      bit_width: 1
      description: b28
    - !Field
      name: b29
      bit_offset: 29
      bit_width: 1
      description: b29
    - !Field
      name: b30
      bit_offset: 30
      bit_width: 1
      description: b30
    - !Field
      name: b31
      bit_offset: 31
      bit_width: 1
      description: b31
  - !Register
    name: IV0LR
    addr: 0x40
    size_bits: 32
    description: "initialization vector\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV31
      bit_offset: 0
      bit_width: 1
      description: IV31
    - !Field
      name: IV30
      bit_offset: 1
      bit_width: 1
      description: IV30
    - !Field
      name: IV29
      bit_offset: 2
      bit_width: 1
      description: IV29
    - !Field
      name: IV28
      bit_offset: 3
      bit_width: 1
      description: IV28
    - !Field
      name: IV27
      bit_offset: 4
      bit_width: 1
      description: IV27
    - !Field
      name: IV26
      bit_offset: 5
      bit_width: 1
      description: IV26
    - !Field
      name: IV25
      bit_offset: 6
      bit_width: 1
      description: IV25
    - !Field
      name: IV24
      bit_offset: 7
      bit_width: 1
      description: IV24
    - !Field
      name: IV23
      bit_offset: 8
      bit_width: 1
      description: IV23
    - !Field
      name: IV22
      bit_offset: 9
      bit_width: 1
      description: IV22
    - !Field
      name: IV21
      bit_offset: 10
      bit_width: 1
      description: IV21
    - !Field
      name: IV20
      bit_offset: 11
      bit_width: 1
      description: IV20
    - !Field
      name: IV19
      bit_offset: 12
      bit_width: 1
      description: IV19
    - !Field
      name: IV18
      bit_offset: 13
      bit_width: 1
      description: IV18
    - !Field
      name: IV17
      bit_offset: 14
      bit_width: 1
      description: IV17
    - !Field
      name: IV16
      bit_offset: 15
      bit_width: 1
      description: IV16
    - !Field
      name: IV15
      bit_offset: 16
      bit_width: 1
      description: IV15
    - !Field
      name: IV14
      bit_offset: 17
      bit_width: 1
      description: IV14
    - !Field
      name: IV13
      bit_offset: 18
      bit_width: 1
      description: IV13
    - !Field
      name: IV12
      bit_offset: 19
      bit_width: 1
      description: IV12
    - !Field
      name: IV11
      bit_offset: 20
      bit_width: 1
      description: IV11
    - !Field
      name: IV10
      bit_offset: 21
      bit_width: 1
      description: IV10
    - !Field
      name: IV9
      bit_offset: 22
      bit_width: 1
      description: IV9
    - !Field
      name: IV8
      bit_offset: 23
      bit_width: 1
      description: IV8
    - !Field
      name: IV7
      bit_offset: 24
      bit_width: 1
      description: IV7
    - !Field
      name: IV6
      bit_offset: 25
      bit_width: 1
      description: IV6
    - !Field
      name: IV5
      bit_offset: 26
      bit_width: 1
      description: IV5
    - !Field
      name: IV4
      bit_offset: 27
      bit_width: 1
      description: IV4
    - !Field
      name: IV3
      bit_offset: 28
      bit_width: 1
      description: IV3
    - !Field
      name: IV2
      bit_offset: 29
      bit_width: 1
      description: IV2
    - !Field
      name: IV1
      bit_offset: 30
      bit_width: 1
      description: IV1
    - !Field
      name: IV0
      bit_offset: 31
      bit_width: 1
      description: IV0
  - !Register
    name: IV0RR
    addr: 0x44
    size_bits: 32
    description: "initialization vector\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV63
      bit_offset: 0
      bit_width: 1
      description: IV63
    - !Field
      name: IV62
      bit_offset: 1
      bit_width: 1
      description: IV62
    - !Field
      name: IV61
      bit_offset: 2
      bit_width: 1
      description: IV61
    - !Field
      name: IV60
      bit_offset: 3
      bit_width: 1
      description: IV60
    - !Field
      name: IV59
      bit_offset: 4
      bit_width: 1
      description: IV59
    - !Field
      name: IV58
      bit_offset: 5
      bit_width: 1
      description: IV58
    - !Field
      name: IV57
      bit_offset: 6
      bit_width: 1
      description: IV57
    - !Field
      name: IV56
      bit_offset: 7
      bit_width: 1
      description: IV56
    - !Field
      name: IV55
      bit_offset: 8
      bit_width: 1
      description: IV55
    - !Field
      name: IV54
      bit_offset: 9
      bit_width: 1
      description: IV54
    - !Field
      name: IV53
      bit_offset: 10
      bit_width: 1
      description: IV53
    - !Field
      name: IV52
      bit_offset: 11
      bit_width: 1
      description: IV52
    - !Field
      name: IV51
      bit_offset: 12
      bit_width: 1
      description: IV51
    - !Field
      name: IV50
      bit_offset: 13
      bit_width: 1
      description: IV50
    - !Field
      name: IV49
      bit_offset: 14
      bit_width: 1
      description: IV49
    - !Field
      name: IV48
      bit_offset: 15
      bit_width: 1
      description: IV48
    - !Field
      name: IV47
      bit_offset: 16
      bit_width: 1
      description: IV47
    - !Field
      name: IV46
      bit_offset: 17
      bit_width: 1
      description: IV46
    - !Field
      name: IV45
      bit_offset: 18
      bit_width: 1
      description: IV45
    - !Field
      name: IV44
      bit_offset: 19
      bit_width: 1
      description: IV44
    - !Field
      name: IV43
      bit_offset: 20
      bit_width: 1
      description: IV43
    - !Field
      name: IV42
      bit_offset: 21
      bit_width: 1
      description: IV42
    - !Field
      name: IV41
      bit_offset: 22
      bit_width: 1
      description: IV41
    - !Field
      name: IV40
      bit_offset: 23
      bit_width: 1
      description: IV40
    - !Field
      name: IV39
      bit_offset: 24
      bit_width: 1
      description: IV39
    - !Field
      name: IV38
      bit_offset: 25
      bit_width: 1
      description: IV38
    - !Field
      name: IV37
      bit_offset: 26
      bit_width: 1
      description: IV37
    - !Field
      name: IV36
      bit_offset: 27
      bit_width: 1
      description: IV36
    - !Field
      name: IV35
      bit_offset: 28
      bit_width: 1
      description: IV35
    - !Field
      name: IV34
      bit_offset: 29
      bit_width: 1
      description: IV34
    - !Field
      name: IV33
      bit_offset: 30
      bit_width: 1
      description: IV33
    - !Field
      name: IV32
      bit_offset: 31
      bit_width: 1
      description: IV32
  - !Register
    name: IV1LR
    addr: 0x48
    size_bits: 32
    description: "initialization vector\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV95
      bit_offset: 0
      bit_width: 1
      description: IV95
    - !Field
      name: IV94
      bit_offset: 1
      bit_width: 1
      description: IV94
    - !Field
      name: IV93
      bit_offset: 2
      bit_width: 1
      description: IV93
    - !Field
      name: IV92
      bit_offset: 3
      bit_width: 1
      description: IV92
    - !Field
      name: IV91
      bit_offset: 4
      bit_width: 1
      description: IV91
    - !Field
      name: IV90
      bit_offset: 5
      bit_width: 1
      description: IV90
    - !Field
      name: IV89
      bit_offset: 6
      bit_width: 1
      description: IV89
    - !Field
      name: IV88
      bit_offset: 7
      bit_width: 1
      description: IV88
    - !Field
      name: IV87
      bit_offset: 8
      bit_width: 1
      description: IV87
    - !Field
      name: IV86
      bit_offset: 9
      bit_width: 1
      description: IV86
    - !Field
      name: IV85
      bit_offset: 10
      bit_width: 1
      description: IV85
    - !Field
      name: IV84
      bit_offset: 11
      bit_width: 1
      description: IV84
    - !Field
      name: IV83
      bit_offset: 12
      bit_width: 1
      description: IV83
    - !Field
      name: IV82
      bit_offset: 13
      bit_width: 1
      description: IV82
    - !Field
      name: IV81
      bit_offset: 14
      bit_width: 1
      description: IV81
    - !Field
      name: IV80
      bit_offset: 15
      bit_width: 1
      description: IV80
    - !Field
      name: IV79
      bit_offset: 16
      bit_width: 1
      description: IV79
    - !Field
      name: IV78
      bit_offset: 17
      bit_width: 1
      description: IV78
    - !Field
      name: IV77
      bit_offset: 18
      bit_width: 1
      description: IV77
    - !Field
      name: IV76
      bit_offset: 19
      bit_width: 1
      description: IV76
    - !Field
      name: IV75
      bit_offset: 20
      bit_width: 1
      description: IV75
    - !Field
      name: IV74
      bit_offset: 21
      bit_width: 1
      description: IV74
    - !Field
      name: IV73
      bit_offset: 22
      bit_width: 1
      description: IV73
    - !Field
      name: IV72
      bit_offset: 23
      bit_width: 1
      description: IV72
    - !Field
      name: IV71
      bit_offset: 24
      bit_width: 1
      description: IV71
    - !Field
      name: IV70
      bit_offset: 25
      bit_width: 1
      description: IV70
    - !Field
      name: IV69
      bit_offset: 26
      bit_width: 1
      description: IV69
    - !Field
      name: IV68
      bit_offset: 27
      bit_width: 1
      description: IV68
    - !Field
      name: IV67
      bit_offset: 28
      bit_width: 1
      description: IV67
    - !Field
      name: IV66
      bit_offset: 29
      bit_width: 1
      description: IV66
    - !Field
      name: IV65
      bit_offset: 30
      bit_width: 1
      description: IV65
    - !Field
      name: IV64
      bit_offset: 31
      bit_width: 1
      description: IV64
  - !Register
    name: IV1RR
    addr: 0x4c
    size_bits: 32
    description: "initialization vector\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV127
      bit_offset: 0
      bit_width: 1
      description: IV127
    - !Field
      name: IV126
      bit_offset: 1
      bit_width: 1
      description: IV126
    - !Field
      name: IV125
      bit_offset: 2
      bit_width: 1
      description: IV125
    - !Field
      name: IV124
      bit_offset: 3
      bit_width: 1
      description: IV124
    - !Field
      name: IV123
      bit_offset: 4
      bit_width: 1
      description: IV123
    - !Field
      name: IV122
      bit_offset: 5
      bit_width: 1
      description: IV122
    - !Field
      name: IV121
      bit_offset: 6
      bit_width: 1
      description: IV121
    - !Field
      name: IV120
      bit_offset: 7
      bit_width: 1
      description: IV120
    - !Field
      name: IV119
      bit_offset: 8
      bit_width: 1
      description: IV119
    - !Field
      name: IV118
      bit_offset: 9
      bit_width: 1
      description: IV118
    - !Field
      name: IV117
      bit_offset: 10
      bit_width: 1
      description: IV117
    - !Field
      name: IV116
      bit_offset: 11
      bit_width: 1
      description: IV116
    - !Field
      name: IV115
      bit_offset: 12
      bit_width: 1
      description: IV115
    - !Field
      name: IV114
      bit_offset: 13
      bit_width: 1
      description: IV114
    - !Field
      name: IV113
      bit_offset: 14
      bit_width: 1
      description: IV113
    - !Field
      name: IV112
      bit_offset: 15
      bit_width: 1
      description: IV112
    - !Field
      name: IV111
      bit_offset: 16
      bit_width: 1
      description: IV111
    - !Field
      name: IV110
      bit_offset: 17
      bit_width: 1
      description: IV110
    - !Field
      name: IV109
      bit_offset: 18
      bit_width: 1
      description: IV109
    - !Field
      name: IV108
      bit_offset: 19
      bit_width: 1
      description: IV108
    - !Field
      name: IV107
      bit_offset: 20
      bit_width: 1
      description: IV107
    - !Field
      name: IV106
      bit_offset: 21
      bit_width: 1
      description: IV106
    - !Field
      name: IV105
      bit_offset: 22
      bit_width: 1
      description: IV105
    - !Field
      name: IV104
      bit_offset: 23
      bit_width: 1
      description: IV104
    - !Field
      name: IV103
      bit_offset: 24
      bit_width: 1
      description: IV103
    - !Field
      name: IV102
      bit_offset: 25
      bit_width: 1
      description: IV102
    - !Field
      name: IV101
      bit_offset: 26
      bit_width: 1
      description: IV101
    - !Field
      name: IV100
      bit_offset: 27
      bit_width: 1
      description: IV100
    - !Field
      name: IV99
      bit_offset: 28
      bit_width: 1
      description: IV99
    - !Field
      name: IV98
      bit_offset: 29
      bit_width: 1
      description: IV98
    - !Field
      name: IV97
      bit_offset: 30
      bit_width: 1
      description: IV97
    - !Field
      name: IV96
      bit_offset: 31
      bit_width: 1
      description: IV96
  - !Register
    name: CSGCMCCM0R
    addr: 0x50
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM0R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM0R
  - !Register
    name: CSGCMCCM1R
    addr: 0x54
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM1R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM1R
  - !Register
    name: CSGCMCCM2R
    addr: 0x58
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM2R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM2R
  - !Register
    name: CSGCMCCM3R
    addr: 0x5c
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM3R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM3R
  - !Register
    name: CSGCMCCM4R
    addr: 0x60
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM4R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM4R
  - !Register
    name: CSGCMCCM5R
    addr: 0x64
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM5R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM5R
  - !Register
    name: CSGCMCCM6R
    addr: 0x68
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM6R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM6R
  - !Register
    name: CSGCMCCM7R
    addr: 0x6c
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCMCCM7R
      bit_offset: 0
      bit_width: 32
      description: CSGCMCCM7R
  - !Register
    name: CSGCM0R
    addr: 0x70
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM0R
      bit_offset: 0
      bit_width: 32
      description: CSGCM0R
  - !Register
    name: CSGCM1R
    addr: 0x74
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM1R
      bit_offset: 0
      bit_width: 32
      description: CSGCM1R
  - !Register
    name: CSGCM2R
    addr: 0x78
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM2R
      bit_offset: 0
      bit_width: 32
      description: CSGCM2R
  - !Register
    name: CSGCM3R
    addr: 0x7c
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM3R
      bit_offset: 0
      bit_width: 32
      description: CSGCM3R
  - !Register
    name: CSGCM4R
    addr: 0x80
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM4R
      bit_offset: 0
      bit_width: 32
      description: CSGCM4R
  - !Register
    name: CSGCM5R
    addr: 0x84
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM5R
      bit_offset: 0
      bit_width: 32
      description: CSGCM5R
  - !Register
    name: CSGCM6R
    addr: 0x88
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM6R
      bit_offset: 0
      bit_width: 32
      description: CSGCM6R
  - !Register
    name: CSGCM7R
    addr: 0x8c
    size_bits: 32
    description: context swap register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSGCM7R
      bit_offset: 0
      bit_width: 32
      description: CSGCM7R
- !Module
  name: DCMI
  description: Digital camera interface
  base_addr: 0x48020000
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OELS
      bit_offset: 20
      bit_width: 1
      description: "Odd/Even Line Select (Line Select\n              Start)"
    - !Field
      name: LSM
      bit_offset: 19
      bit_width: 1
      description: Line Select mode
    - !Field
      name: OEBS
      bit_offset: 18
      bit_width: 1
      description: "Odd/Even Byte Select (Byte Select\n              Start)"
    - !Field
      name: BSM
      bit_offset: 16
      bit_width: 2
      description: Byte Select mode
    - !Field
      name: ENABLE
      bit_offset: 14
      bit_width: 1
      description: DCMI enable
    - !Field
      name: EDM
      bit_offset: 10
      bit_width: 2
      description: Extended data mode
    - !Field
      name: FCRC
      bit_offset: 8
      bit_width: 2
      description: Frame capture rate control
    - !Field
      name: VSPOL
      bit_offset: 7
      bit_width: 1
      description: "Vertical synchronization\n              polarity"
    - !Field
      name: HSPOL
      bit_offset: 6
      bit_width: 1
      description: "Horizontal synchronization\n              polarity"
    - !Field
      name: PCKPOL
      bit_offset: 5
      bit_width: 1
      description: Pixel clock polarity
    - !Field
      name: ESS
      bit_offset: 4
      bit_width: 1
      description: "Embedded synchronization\n              select"
    - !Field
      name: JPEG
      bit_offset: 3
      bit_width: 1
      description: JPEG format
    - !Field
      name: CROP
      bit_offset: 2
      bit_width: 1
      description: Crop feature
    - !Field
      name: CM
      bit_offset: 1
      bit_width: 1
      description: Capture mode
    - !Field
      name: CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture enable
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FNE
      bit_offset: 2
      bit_width: 1
      description: FIFO not empty
    - !Field
      name: VSYNC
      bit_offset: 1
      bit_width: 1
      description: VSYNC
    - !Field
      name: HSYNC
      bit_offset: 0
      bit_width: 1
      description: HSYNC
  - !Register
    name: RIS
    addr: 0x8
    size_bits: 32
    description: raw interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LINE_RIS
      bit_offset: 4
      bit_width: 1
      description: Line raw interrupt status
    - !Field
      name: VSYNC_RIS
      bit_offset: 3
      bit_width: 1
      description: VSYNC raw interrupt status
    - !Field
      name: ERR_RIS
      bit_offset: 2
      bit_width: 1
      description: "Synchronization error raw interrupt\n              status"
    - !Field
      name: OVR_RIS
      bit_offset: 1
      bit_width: 1
      description: "Overrun raw interrupt\n              status"
    - !Field
      name: FRAME_RIS
      bit_offset: 0
      bit_width: 1
      description: "Capture complete raw interrupt\n              status"
  - !Register
    name: IER
    addr: 0xc
    size_bits: 32
    description: interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LINE_IE
      bit_offset: 4
      bit_width: 1
      description: Line interrupt enable
    - !Field
      name: VSYNC_IE
      bit_offset: 3
      bit_width: 1
      description: VSYNC interrupt enable
    - !Field
      name: ERR_IE
      bit_offset: 2
      bit_width: 1
      description: "Synchronization error interrupt\n              enable"
    - !Field
      name: OVR_IE
      bit_offset: 1
      bit_width: 1
      description: Overrun interrupt enable
    - !Field
      name: FRAME_IE
      bit_offset: 0
      bit_width: 1
      description: "Capture complete interrupt\n              enable"
  - !Register
    name: MIS
    addr: 0x10
    size_bits: 32
    description: "masked interrupt status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LINE_MIS
      bit_offset: 4
      bit_width: 1
      description: "Line masked interrupt\n              status"
    - !Field
      name: VSYNC_MIS
      bit_offset: 3
      bit_width: 1
      description: "VSYNC masked interrupt\n              status"
    - !Field
      name: ERR_MIS
      bit_offset: 2
      bit_width: 1
      description: "Synchronization error masked interrupt\n              status"
    - !Field
      name: OVR_MIS
      bit_offset: 1
      bit_width: 1
      description: "Overrun masked interrupt\n              status"
    - !Field
      name: FRAME_MIS
      bit_offset: 0
      bit_width: 1
      description: "Capture complete masked interrupt\n              status"
  - !Register
    name: ICR
    addr: 0x14
    size_bits: 32
    description: interrupt clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: LINE_ISC
      bit_offset: 4
      bit_width: 1
      description: "line interrupt status\n              clear"
    - !Field
      name: VSYNC_ISC
      bit_offset: 3
      bit_width: 1
      description: "Vertical synch interrupt status\n              clear"
    - !Field
      name: ERR_ISC
      bit_offset: 2
      bit_width: 1
      description: "Synchronization error interrupt status\n              clear"
    - !Field
      name: OVR_ISC
      bit_offset: 1
      bit_width: 1
      description: "Overrun interrupt status\n              clear"
    - !Field
      name: FRAME_ISC
      bit_offset: 0
      bit_width: 1
      description: "Capture complete interrupt status\n              clear"
  - !Register
    name: ESCR
    addr: 0x18
    size_bits: 32
    description: "embedded synchronization code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 24
      bit_width: 8
      description: Frame end delimiter code
    - !Field
      name: LEC
      bit_offset: 16
      bit_width: 8
      description: Line end delimiter code
    - !Field
      name: LSC
      bit_offset: 8
      bit_width: 8
      description: Line start delimiter code
    - !Field
      name: FSC
      bit_offset: 0
      bit_width: 8
      description: Frame start delimiter code
  - !Register
    name: ESUR
    addr: 0x1c
    size_bits: 32
    description: "embedded synchronization unmask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEU
      bit_offset: 24
      bit_width: 8
      description: Frame end delimiter unmask
    - !Field
      name: LEU
      bit_offset: 16
      bit_width: 8
      description: Line end delimiter unmask
    - !Field
      name: LSU
      bit_offset: 8
      bit_width: 8
      description: "Line start delimiter\n              unmask"
    - !Field
      name: FSU
      bit_offset: 0
      bit_width: 8
      description: "Frame start delimiter\n              unmask"
  - !Register
    name: CWSTRT
    addr: 0x20
    size_bits: 32
    description: crop window start
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VST
      bit_offset: 16
      bit_width: 13
      description: Vertical start line count
    - !Field
      name: HOFFCNT
      bit_offset: 0
      bit_width: 14
      description: Horizontal offset count
  - !Register
    name: CWSIZE
    addr: 0x24
    size_bits: 32
    description: crop window size
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VLINE
      bit_offset: 16
      bit_width: 14
      description: Vertical line count
    - !Field
      name: CAPCNT
      bit_offset: 0
      bit_width: 14
      description: Capture count
  - !Register
    name: DR
    addr: 0x28
    size_bits: 32
    description: data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: Byte3
      bit_offset: 24
      bit_width: 8
      description: Data byte 3
    - !Field
      name: Byte2
      bit_offset: 16
      bit_width: 8
      description: Data byte 2
    - !Field
      name: Byte1
      bit_offset: 8
      bit_width: 8
      description: Data byte 1
    - !Field
      name: Byte0
      bit_offset: 0
      bit_width: 8
      description: Data byte 0
- !Module
  name: OTG1_HS_GLOBAL
  description: USB 1 on the go high speed
  base_addr: 0x40040000
  size: 0x400
  registers:
  - !Register
    name: OTG_HS_GOTGCTL
    addr: 0x0
    size_bits: 32
    description: "OTG_HS control and status\n          register"
    reset_value: 0x800
    fields:
    - !Field
      name: SRQSCS
      bit_offset: 0
      bit_width: 1
      description: Session request success
      read_allowed: true
      write_allowed: false
    - !Field
      name: SRQ
      bit_offset: 1
      bit_width: 1
      description: Session request
      read_allowed: true
      write_allowed: true
    - !Field
      name: HNGSCS
      bit_offset: 8
      bit_width: 1
      description: Host negotiation success
      read_allowed: true
      write_allowed: false
    - !Field
      name: HNPRQ
      bit_offset: 9
      bit_width: 1
      description: HNP request
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSHNPEN
      bit_offset: 10
      bit_width: 1
      description: Host set HNP enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DHNPEN
      bit_offset: 11
      bit_width: 1
      description: Device HNP enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CIDSTS
      bit_offset: 16
      bit_width: 1
      description: Connector ID status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBCT
      bit_offset: 17
      bit_width: 1
      description: Long/short debounce time
      read_allowed: true
      write_allowed: false
    - !Field
      name: ASVLD
      bit_offset: 18
      bit_width: 1
      description: A-session valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSVLD
      bit_offset: 19
      bit_width: 1
      description: B-session valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: EHEN
      bit_offset: 12
      bit_width: 1
      description: Embedded host enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GOTGINT
    addr: 0x4
    size_bits: 32
    description: OTG_HS interrupt register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDET
      bit_offset: 2
      bit_width: 1
      description: Session end detected
    - !Field
      name: SRSSCHG
      bit_offset: 8
      bit_width: 1
      description: "Session request success status\n              change"
    - !Field
      name: HNSSCHG
      bit_offset: 9
      bit_width: 1
      description: "Host negotiation success status\n              change"
    - !Field
      name: HNGDET
      bit_offset: 17
      bit_width: 1
      description: Host negotiation detected
    - !Field
      name: ADTOCHG
      bit_offset: 18
      bit_width: 1
      description: A-device timeout change
    - !Field
      name: DBCDNE
      bit_offset: 19
      bit_width: 1
      description: Debounce done
    - !Field
      name: IDCHNG
      bit_offset: 20
      bit_width: 1
      description: ID input pin changed
  - !Register
    name: OTG_HS_GAHBCFG
    addr: 0x8
    size_bits: 32
    description: "OTG_HS AHB configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GINT
      bit_offset: 0
      bit_width: 1
      description: Global interrupt mask
    - !Field
      name: HBSTLEN
      bit_offset: 1
      bit_width: 4
      description: Burst length/type
    - !Field
      name: DMAEN
      bit_offset: 5
      bit_width: 1
      description: DMA enable
    - !Field
      name: TXFELVL
      bit_offset: 7
      bit_width: 1
      description: TxFIFO empty level
    - !Field
      name: PTXFELVL
      bit_offset: 8
      bit_width: 1
      description: "Periodic TxFIFO empty\n              level"
  - !Register
    name: OTG_HS_GUSBCFG
    addr: 0xc
    size_bits: 32
    description: "OTG_HS USB configuration\n          register"
    reset_value: 0xa00
    fields:
    - !Field
      name: TOCAL
      bit_offset: 0
      bit_width: 3
      description: FS timeout calibration
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHYSEL
      bit_offset: 6
      bit_width: 1
      description: "USB 2.0 high-speed ULPI PHY or USB 1.1\n              full-speed\
        \ serial transceiver select"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SRPCAP
      bit_offset: 8
      bit_width: 1
      description: SRP-capable
      read_allowed: true
      write_allowed: true
    - !Field
      name: HNPCAP
      bit_offset: 9
      bit_width: 1
      description: HNP-capable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRDT
      bit_offset: 10
      bit_width: 4
      description: USB turnaround time
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHYLPCS
      bit_offset: 15
      bit_width: 1
      description: PHY Low-power clock select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIFSLS
      bit_offset: 17
      bit_width: 1
      description: ULPI FS/LS select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIAR
      bit_offset: 18
      bit_width: 1
      description: ULPI Auto-resume
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPICSM
      bit_offset: 19
      bit_width: 1
      description: ULPI Clock SuspendM
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIEVBUSD
      bit_offset: 20
      bit_width: 1
      description: ULPI External VBUS Drive
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIEVBUSI
      bit_offset: 21
      bit_width: 1
      description: "ULPI external VBUS\n              indicator"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSDPS
      bit_offset: 22
      bit_width: 1
      description: "TermSel DLine pulsing\n              selection"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCCI
      bit_offset: 23
      bit_width: 1
      description: Indicator complement
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTCI
      bit_offset: 24
      bit_width: 1
      description: Indicator pass through
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIIPD
      bit_offset: 25
      bit_width: 1
      description: "ULPI interface protect\n              disable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FHMOD
      bit_offset: 29
      bit_width: 1
      description: Forced host mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDMOD
      bit_offset: 30
      bit_width: 1
      description: Forced peripheral mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GRSTCTL
    addr: 0x10
    size_bits: 32
    description: OTG_HS reset register
    reset_value: 0x20000000
    fields:
    - !Field
      name: CSRST
      bit_offset: 0
      bit_width: 1
      description: Core soft reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSRST
      bit_offset: 1
      bit_width: 1
      description: HCLK soft reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCRST
      bit_offset: 2
      bit_width: 1
      description: Host frame counter reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFFLSH
      bit_offset: 4
      bit_width: 1
      description: RxFIFO flush
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFFLSH
      bit_offset: 5
      bit_width: 1
      description: TxFIFO flush
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 6
      bit_width: 5
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBIDL
      bit_offset: 31
      bit_width: 1
      description: AHB master idle
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMAREQ
      bit_offset: 30
      bit_width: 1
      description: "DMA request signal enabled for USB OTG\n              HS"
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_GINTSTS
    addr: 0x14
    size_bits: 32
    description: OTG_HS core interrupt register
    reset_value: 0x4000020
    fields:
    - !Field
      name: CMOD
      bit_offset: 0
      bit_width: 1
      description: Current mode of operation
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMIS
      bit_offset: 1
      bit_width: 1
      description: Mode mismatch interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTGINT
      bit_offset: 2
      bit_width: 1
      description: OTG interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOF
      bit_offset: 3
      bit_width: 1
      description: Start of frame
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFLVL
      bit_offset: 4
      bit_width: 1
      description: RxFIFO nonempty
      read_allowed: true
      write_allowed: false
    - !Field
      name: NPTXFE
      bit_offset: 5
      bit_width: 1
      description: Nonperiodic TxFIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: GINAKEFF
      bit_offset: 6
      bit_width: 1
      description: "Global IN nonperiodic NAK\n              effective"
      read_allowed: true
      write_allowed: false
    - !Field
      name: BOUTNAKEFF
      bit_offset: 7
      bit_width: 1
      description: Global OUT NAK effective
      read_allowed: true
      write_allowed: false
    - !Field
      name: ESUSP
      bit_offset: 10
      bit_width: 1
      description: Early suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBSUSP
      bit_offset: 11
      bit_width: 1
      description: USB suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBRST
      bit_offset: 12
      bit_width: 1
      description: USB reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUMDNE
      bit_offset: 13
      bit_width: 1
      description: Enumeration done
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISOODRP
      bit_offset: 14
      bit_width: 1
      description: "Isochronous OUT packet dropped\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOPF
      bit_offset: 15
      bit_width: 1
      description: "End of periodic frame\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEPINT
      bit_offset: 18
      bit_width: 1
      description: IN endpoint interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OEPINT
      bit_offset: 19
      bit_width: 1
      description: OUT endpoint interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IISOIXFR
      bit_offset: 20
      bit_width: 1
      description: "Incomplete isochronous IN\n              transfer"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXFR_INCOMPISOOUT
      bit_offset: 21
      bit_width: 1
      description: "Incomplete periodic\n              transfer"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAFSUSP
      bit_offset: 22
      bit_width: 1
      description: Data fetch suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPRTINT
      bit_offset: 24
      bit_width: 1
      description: Host port interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: HCINT
      bit_offset: 25
      bit_width: 1
      description: Host channels interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: PTXFE
      bit_offset: 26
      bit_width: 1
      description: Periodic TxFIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: CIDSCHG
      bit_offset: 28
      bit_width: 1
      description: Connector ID status change
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCINT
      bit_offset: 29
      bit_width: 1
      description: "Disconnect detected\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRQINT
      bit_offset: 30
      bit_width: 1
      description: "Session request/new session detected\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WKUINT
      bit_offset: 31
      bit_width: 1
      description: "Resume/remote wakeup detected\n              interrupt"
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GINTMSK
    addr: 0x18
    size_bits: 32
    description: OTG_HS interrupt mask register
    fields:
    - !Field
      name: MMISM
      bit_offset: 1
      bit_width: 1
      description: "Mode mismatch interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTGINT
      bit_offset: 2
      bit_width: 1
      description: OTG interrupt mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFM
      bit_offset: 3
      bit_width: 1
      description: Start of frame mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFLVLM
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO nonempty mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: NPTXFEM
      bit_offset: 5
      bit_width: 1
      description: "Nonperiodic TxFIFO empty\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: GINAKEFFM
      bit_offset: 6
      bit_width: 1
      description: "Global nonperiodic IN NAK effective\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: GONAKEFFM
      bit_offset: 7
      bit_width: 1
      description: "Global OUT NAK effective\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESUSPM
      bit_offset: 10
      bit_width: 1
      description: Early suspend mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBSUSPM
      bit_offset: 11
      bit_width: 1
      description: USB suspend mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBRST
      bit_offset: 12
      bit_width: 1
      description: USB reset mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUMDNEM
      bit_offset: 13
      bit_width: 1
      description: Enumeration done mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISOODRPM
      bit_offset: 14
      bit_width: 1
      description: "Isochronous OUT packet dropped interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOPFM
      bit_offset: 15
      bit_width: 1
      description: "End of periodic frame interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEPINT
      bit_offset: 18
      bit_width: 1
      description: "IN endpoints interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEPINT
      bit_offset: 19
      bit_width: 1
      description: "OUT endpoints interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IISOIXFRM
      bit_offset: 20
      bit_width: 1
      description: "Incomplete isochronous IN transfer\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXFRM_IISOOXFRM
      bit_offset: 21
      bit_width: 1
      description: "Incomplete periodic transfer\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSUSPM
      bit_offset: 22
      bit_width: 1
      description: Data fetch suspended mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRTIM
      bit_offset: 24
      bit_width: 1
      description: Host port interrupt mask
      read_allowed: true
      write_allowed: false
    - !Field
      name: HCIM
      bit_offset: 25
      bit_width: 1
      description: "Host channels interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTXFEM
      bit_offset: 26
      bit_width: 1
      description: Periodic TxFIFO empty mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: CIDSCHGM
      bit_offset: 28
      bit_width: 1
      description: "Connector ID status change\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCINT
      bit_offset: 29
      bit_width: 1
      description: "Disconnect detected interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRQIM
      bit_offset: 30
      bit_width: 1
      description: "Session request/new session detected\n              interrupt\
        \ mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WUIM
      bit_offset: 31
      bit_width: 1
      description: "Resume/remote wakeup detected interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSTDE
      bit_offset: 23
      bit_width: 1
      description: "Reset detected interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMINTM
      bit_offset: 27
      bit_width: 1
      description: LPM interrupt mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GRXSTSR_Host
    addr: 0x1c
    size_bits: 32
    description: "OTG_HS Receive status debug read register\n          (host mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CHNUM
      bit_offset: 0
      bit_width: 4
      description: Channel number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
  - !Register
    name: OTG_HS_GRXSTSP_Host
    addr: 0x20
    size_bits: 32
    description: "OTG_HS status read and pop register (host\n          mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CHNUM
      bit_offset: 0
      bit_width: 4
      description: Channel number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
  - !Register
    name: OTG_HS_GRXFSIZ
    addr: 0x24
    size_bits: 32
    description: "OTG_HS Receive FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: RXFD
      bit_offset: 0
      bit_width: 16
      description: RxFIFO depth
  - !Register
    name: OTG_HS_HNPTXFSIZ_Host
    addr: 0x28
    size_bits: 32
    description: "OTG_HS nonperiodic transmit FIFO size\n          register (host\
      \ mode)"
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: NPTXFSA
      bit_offset: 0
      bit_width: 16
      description: "Nonperiodic transmit RAM start\n              address"
    - !Field
      name: NPTXFD
      bit_offset: 16
      bit_width: 16
      description: Nonperiodic TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF0_Device
    addr: 0x28
    size_bits: 32
    description: "Endpoint 0 transmit FIFO size (peripheral\n          mode)"
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: TX0FSA
      bit_offset: 0
      bit_width: 16
      description: "Endpoint 0 transmit RAM start\n              address"
    - !Field
      name: TX0FD
      bit_offset: 16
      bit_width: 16
      description: Endpoint 0 TxFIFO depth
  - !Register
    name: OTG_HS_GNPTXSTS
    addr: 0x2c
    size_bits: 32
    description: "OTG_HS nonperiodic transmit FIFO/queue\n          status register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x80200
    fields:
    - !Field
      name: NPTXFSAV
      bit_offset: 0
      bit_width: 16
      description: "Nonperiodic TxFIFO space\n              available"
    - !Field
      name: NPTQXSAV
      bit_offset: 16
      bit_width: 8
      description: "Nonperiodic transmit request queue space\n              available"
    - !Field
      name: NPTXQTOP
      bit_offset: 24
      bit_width: 7
      description: "Top of the nonperiodic transmit request\n              queue"
  - !Register
    name: OTG_HS_GCCFG
    addr: 0x38
    size_bits: 32
    description: "OTG_HS general core configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWRDWN
      bit_offset: 16
      bit_width: 1
      description: Power down
    - !Field
      name: BCDEN
      bit_offset: 17
      bit_width: 1
      description: "Battery charging detector (BCD)\n              enable"
    - !Field
      name: DCDEN
      bit_offset: 18
      bit_width: 1
      description: "Data contact detection (DCD) mode\n              enable"
    - !Field
      name: PDEN
      bit_offset: 19
      bit_width: 1
      description: "Primary detection (PD) mode\n              enable"
    - !Field
      name: SDEN
      bit_offset: 20
      bit_width: 1
      description: "Secondary detection (SD) mode\n              enable"
    - !Field
      name: VBDEN
      bit_offset: 21
      bit_width: 1
      description: USB VBUS detection enable
    - !Field
      name: DCDET
      bit_offset: 0
      bit_width: 1
      description: "Data contact detection (DCD)\n              status"
    - !Field
      name: PDET
      bit_offset: 1
      bit_width: 1
      description: "Primary detection (PD)\n              status"
    - !Field
      name: SDET
      bit_offset: 2
      bit_width: 1
      description: "Secondary detection (SD)\n              status"
    - !Field
      name: PS2DET
      bit_offset: 3
      bit_width: 1
      description: "DM pull-up detection\n              status"
  - !Register
    name: OTG_HS_CID
    addr: 0x3c
    size_bits: 32
    description: OTG_HS core ID register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1200
    fields:
    - !Field
      name: PRODUCT_ID
      bit_offset: 0
      bit_width: 32
      description: Product ID field
  - !Register
    name: OTG_HS_HPTXFSIZ
    addr: 0x100
    size_bits: 32
    description: "OTG_HS Host periodic transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000600
    fields:
    - !Field
      name: PTXSA
      bit_offset: 0
      bit_width: 16
      description: "Host periodic TxFIFO start\n              address"
    - !Field
      name: PTXFD
      bit_offset: 16
      bit_width: 16
      description: Host periodic TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF1
    addr: 0x104
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF2
    addr: 0x108
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF3
    addr: 0x11c
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF4
    addr: 0x120
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF5
    addr: 0x124
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF6
    addr: 0x128
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF7
    addr: 0x12c
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_GRXSTSR_Device
    addr: 0x1c
    size_bits: 32
    description: "OTG_HS Receive status debug read register\n          (peripheral\
      \ mode mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EPNUM
      bit_offset: 0
      bit_width: 4
      description: Endpoint number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
    - !Field
      name: FRMNUM
      bit_offset: 21
      bit_width: 4
      description: Frame number
  - !Register
    name: OTG_HS_GRXSTSP_Device
    addr: 0x20
    size_bits: 32
    description: "OTG_HS status read and pop register\n          (peripheral mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EPNUM
      bit_offset: 0
      bit_width: 4
      description: Endpoint number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
    - !Field
      name: FRMNUM
      bit_offset: 21
      bit_width: 4
      description: Frame number
  - !Register
    name: OTG_HS_GLPMCFG
    addr: 0x54
    size_bits: 32
    description: "OTG core LPM configuration\n          register"
    fields:
    - !Field
      name: LPMEN
      bit_offset: 0
      bit_width: 1
      description: LPM support enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMACK
      bit_offset: 1
      bit_width: 1
      description: "LPM token acknowledge\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: BESL
      bit_offset: 2
      bit_width: 4
      description: "Best effort service\n              latency"
      read_allowed: true
      write_allowed: false
    - !Field
      name: REMWAKE
      bit_offset: 6
      bit_width: 1
      description: bRemoteWake value
      read_allowed: true
      write_allowed: false
    - !Field
      name: L1SSEN
      bit_offset: 7
      bit_width: 1
      description: L1 Shallow Sleep enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BESLTHRS
      bit_offset: 8
      bit_width: 4
      description: BESL threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: L1DSEN
      bit_offset: 12
      bit_width: 1
      description: L1 deep sleep enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMRST
      bit_offset: 13
      bit_width: 2
      description: LPM response
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLPSTS
      bit_offset: 15
      bit_width: 1
      description: Port sleep status
      read_allowed: true
      write_allowed: false
    - !Field
      name: L1RSMOK
      bit_offset: 16
      bit_width: 1
      description: Sleep State Resume OK
      read_allowed: true
      write_allowed: false
    - !Field
      name: LPMCHIDX
      bit_offset: 17
      bit_width: 4
      description: LPM Channel Index
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMRCNT
      bit_offset: 21
      bit_width: 3
      description: LPM retry count
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNDLPM
      bit_offset: 24
      bit_width: 1
      description: Send LPM transaction
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMRCNTSTS
      bit_offset: 25
      bit_width: 3
      description: LPM retry count status
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENBESL
      bit_offset: 28
      bit_width: 1
      description: "Enable best effort service\n              latency"
      read_allowed: true
      write_allowed: true
- !Module
  name: OTG2_HS_GLOBAL
  description: USB 1 on the go high speed
  base_addr: 0x40080000
  size: 0x400
  registers:
  - !Register
    name: OTG_HS_GOTGCTL
    addr: 0x0
    size_bits: 32
    description: "OTG_HS control and status\n          register"
    reset_value: 0x800
    fields:
    - !Field
      name: SRQSCS
      bit_offset: 0
      bit_width: 1
      description: Session request success
      read_allowed: true
      write_allowed: false
    - !Field
      name: SRQ
      bit_offset: 1
      bit_width: 1
      description: Session request
      read_allowed: true
      write_allowed: true
    - !Field
      name: HNGSCS
      bit_offset: 8
      bit_width: 1
      description: Host negotiation success
      read_allowed: true
      write_allowed: false
    - !Field
      name: HNPRQ
      bit_offset: 9
      bit_width: 1
      description: HNP request
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSHNPEN
      bit_offset: 10
      bit_width: 1
      description: Host set HNP enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DHNPEN
      bit_offset: 11
      bit_width: 1
      description: Device HNP enabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: CIDSTS
      bit_offset: 16
      bit_width: 1
      description: Connector ID status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBCT
      bit_offset: 17
      bit_width: 1
      description: Long/short debounce time
      read_allowed: true
      write_allowed: false
    - !Field
      name: ASVLD
      bit_offset: 18
      bit_width: 1
      description: A-session valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: BSVLD
      bit_offset: 19
      bit_width: 1
      description: B-session valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: EHEN
      bit_offset: 12
      bit_width: 1
      description: Embedded host enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GOTGINT
    addr: 0x4
    size_bits: 32
    description: OTG_HS interrupt register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDET
      bit_offset: 2
      bit_width: 1
      description: Session end detected
    - !Field
      name: SRSSCHG
      bit_offset: 8
      bit_width: 1
      description: "Session request success status\n              change"
    - !Field
      name: HNSSCHG
      bit_offset: 9
      bit_width: 1
      description: "Host negotiation success status\n              change"
    - !Field
      name: HNGDET
      bit_offset: 17
      bit_width: 1
      description: Host negotiation detected
    - !Field
      name: ADTOCHG
      bit_offset: 18
      bit_width: 1
      description: A-device timeout change
    - !Field
      name: DBCDNE
      bit_offset: 19
      bit_width: 1
      description: Debounce done
    - !Field
      name: IDCHNG
      bit_offset: 20
      bit_width: 1
      description: ID input pin changed
  - !Register
    name: OTG_HS_GAHBCFG
    addr: 0x8
    size_bits: 32
    description: "OTG_HS AHB configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GINT
      bit_offset: 0
      bit_width: 1
      description: Global interrupt mask
    - !Field
      name: HBSTLEN
      bit_offset: 1
      bit_width: 4
      description: Burst length/type
    - !Field
      name: DMAEN
      bit_offset: 5
      bit_width: 1
      description: DMA enable
    - !Field
      name: TXFELVL
      bit_offset: 7
      bit_width: 1
      description: TxFIFO empty level
    - !Field
      name: PTXFELVL
      bit_offset: 8
      bit_width: 1
      description: "Periodic TxFIFO empty\n              level"
  - !Register
    name: OTG_HS_GUSBCFG
    addr: 0xc
    size_bits: 32
    description: "OTG_HS USB configuration\n          register"
    reset_value: 0xa00
    fields:
    - !Field
      name: TOCAL
      bit_offset: 0
      bit_width: 3
      description: FS timeout calibration
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHYSEL
      bit_offset: 6
      bit_width: 1
      description: "USB 2.0 high-speed ULPI PHY or USB 1.1\n              full-speed\
        \ serial transceiver select"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SRPCAP
      bit_offset: 8
      bit_width: 1
      description: SRP-capable
      read_allowed: true
      write_allowed: true
    - !Field
      name: HNPCAP
      bit_offset: 9
      bit_width: 1
      description: HNP-capable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRDT
      bit_offset: 10
      bit_width: 4
      description: USB turnaround time
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHYLPCS
      bit_offset: 15
      bit_width: 1
      description: PHY Low-power clock select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIFSLS
      bit_offset: 17
      bit_width: 1
      description: ULPI FS/LS select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIAR
      bit_offset: 18
      bit_width: 1
      description: ULPI Auto-resume
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPICSM
      bit_offset: 19
      bit_width: 1
      description: ULPI Clock SuspendM
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIEVBUSD
      bit_offset: 20
      bit_width: 1
      description: ULPI External VBUS Drive
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIEVBUSI
      bit_offset: 21
      bit_width: 1
      description: "ULPI external VBUS\n              indicator"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSDPS
      bit_offset: 22
      bit_width: 1
      description: "TermSel DLine pulsing\n              selection"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCCI
      bit_offset: 23
      bit_width: 1
      description: Indicator complement
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTCI
      bit_offset: 24
      bit_width: 1
      description: Indicator pass through
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULPIIPD
      bit_offset: 25
      bit_width: 1
      description: "ULPI interface protect\n              disable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FHMOD
      bit_offset: 29
      bit_width: 1
      description: Forced host mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDMOD
      bit_offset: 30
      bit_width: 1
      description: Forced peripheral mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GRSTCTL
    addr: 0x10
    size_bits: 32
    description: OTG_HS reset register
    reset_value: 0x20000000
    fields:
    - !Field
      name: CSRST
      bit_offset: 0
      bit_width: 1
      description: Core soft reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSRST
      bit_offset: 1
      bit_width: 1
      description: HCLK soft reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCRST
      bit_offset: 2
      bit_width: 1
      description: Host frame counter reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFFLSH
      bit_offset: 4
      bit_width: 1
      description: RxFIFO flush
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFFLSH
      bit_offset: 5
      bit_width: 1
      description: TxFIFO flush
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 6
      bit_width: 5
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBIDL
      bit_offset: 31
      bit_width: 1
      description: AHB master idle
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMAREQ
      bit_offset: 30
      bit_width: 1
      description: "DMA request signal enabled for USB OTG\n              HS"
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_GINTSTS
    addr: 0x14
    size_bits: 32
    description: OTG_HS core interrupt register
    reset_value: 0x4000020
    fields:
    - !Field
      name: CMOD
      bit_offset: 0
      bit_width: 1
      description: Current mode of operation
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMIS
      bit_offset: 1
      bit_width: 1
      description: Mode mismatch interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTGINT
      bit_offset: 2
      bit_width: 1
      description: OTG interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOF
      bit_offset: 3
      bit_width: 1
      description: Start of frame
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFLVL
      bit_offset: 4
      bit_width: 1
      description: RxFIFO nonempty
      read_allowed: true
      write_allowed: false
    - !Field
      name: NPTXFE
      bit_offset: 5
      bit_width: 1
      description: Nonperiodic TxFIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: GINAKEFF
      bit_offset: 6
      bit_width: 1
      description: "Global IN nonperiodic NAK\n              effective"
      read_allowed: true
      write_allowed: false
    - !Field
      name: BOUTNAKEFF
      bit_offset: 7
      bit_width: 1
      description: Global OUT NAK effective
      read_allowed: true
      write_allowed: false
    - !Field
      name: ESUSP
      bit_offset: 10
      bit_width: 1
      description: Early suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBSUSP
      bit_offset: 11
      bit_width: 1
      description: USB suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBRST
      bit_offset: 12
      bit_width: 1
      description: USB reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUMDNE
      bit_offset: 13
      bit_width: 1
      description: Enumeration done
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISOODRP
      bit_offset: 14
      bit_width: 1
      description: "Isochronous OUT packet dropped\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOPF
      bit_offset: 15
      bit_width: 1
      description: "End of periodic frame\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEPINT
      bit_offset: 18
      bit_width: 1
      description: IN endpoint interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OEPINT
      bit_offset: 19
      bit_width: 1
      description: OUT endpoint interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IISOIXFR
      bit_offset: 20
      bit_width: 1
      description: "Incomplete isochronous IN\n              transfer"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXFR_INCOMPISOOUT
      bit_offset: 21
      bit_width: 1
      description: "Incomplete periodic\n              transfer"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATAFSUSP
      bit_offset: 22
      bit_width: 1
      description: Data fetch suspended
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPRTINT
      bit_offset: 24
      bit_width: 1
      description: Host port interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: HCINT
      bit_offset: 25
      bit_width: 1
      description: Host channels interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: PTXFE
      bit_offset: 26
      bit_width: 1
      description: Periodic TxFIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: CIDSCHG
      bit_offset: 28
      bit_width: 1
      description: Connector ID status change
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCINT
      bit_offset: 29
      bit_width: 1
      description: "Disconnect detected\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRQINT
      bit_offset: 30
      bit_width: 1
      description: "Session request/new session detected\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WKUINT
      bit_offset: 31
      bit_width: 1
      description: "Resume/remote wakeup detected\n              interrupt"
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GINTMSK
    addr: 0x18
    size_bits: 32
    description: OTG_HS interrupt mask register
    fields:
    - !Field
      name: MMISM
      bit_offset: 1
      bit_width: 1
      description: "Mode mismatch interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: OTGINT
      bit_offset: 2
      bit_width: 1
      description: OTG interrupt mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFM
      bit_offset: 3
      bit_width: 1
      description: Start of frame mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFLVLM
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO nonempty mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: NPTXFEM
      bit_offset: 5
      bit_width: 1
      description: "Nonperiodic TxFIFO empty\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: GINAKEFFM
      bit_offset: 6
      bit_width: 1
      description: "Global nonperiodic IN NAK effective\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: GONAKEFFM
      bit_offset: 7
      bit_width: 1
      description: "Global OUT NAK effective\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESUSPM
      bit_offset: 10
      bit_width: 1
      description: Early suspend mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBSUSPM
      bit_offset: 11
      bit_width: 1
      description: USB suspend mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBRST
      bit_offset: 12
      bit_width: 1
      description: USB reset mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENUMDNEM
      bit_offset: 13
      bit_width: 1
      description: Enumeration done mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: ISOODRPM
      bit_offset: 14
      bit_width: 1
      description: "Isochronous OUT packet dropped interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EOPFM
      bit_offset: 15
      bit_width: 1
      description: "End of periodic frame interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEPINT
      bit_offset: 18
      bit_width: 1
      description: "IN endpoints interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: OEPINT
      bit_offset: 19
      bit_width: 1
      description: "OUT endpoints interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: IISOIXFRM
      bit_offset: 20
      bit_width: 1
      description: "Incomplete isochronous IN transfer\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PXFRM_IISOOXFRM
      bit_offset: 21
      bit_width: 1
      description: "Incomplete periodic transfer\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSUSPM
      bit_offset: 22
      bit_width: 1
      description: Data fetch suspended mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRTIM
      bit_offset: 24
      bit_width: 1
      description: Host port interrupt mask
      read_allowed: true
      write_allowed: false
    - !Field
      name: HCIM
      bit_offset: 25
      bit_width: 1
      description: "Host channels interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTXFEM
      bit_offset: 26
      bit_width: 1
      description: Periodic TxFIFO empty mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: CIDSCHGM
      bit_offset: 28
      bit_width: 1
      description: "Connector ID status change\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: DISCINT
      bit_offset: 29
      bit_width: 1
      description: "Disconnect detected interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRQIM
      bit_offset: 30
      bit_width: 1
      description: "Session request/new session detected\n              interrupt\
        \ mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: WUIM
      bit_offset: 31
      bit_width: 1
      description: "Resume/remote wakeup detected interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSTDE
      bit_offset: 23
      bit_width: 1
      description: "Reset detected interrupt\n              mask"
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMINTM
      bit_offset: 27
      bit_width: 1
      description: LPM interrupt mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_GRXSTSR_Host
    addr: 0x1c
    size_bits: 32
    description: "OTG_HS Receive status debug read register\n          (host mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CHNUM
      bit_offset: 0
      bit_width: 4
      description: Channel number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
  - !Register
    name: OTG_HS_GRXSTSP_Host
    addr: 0x20
    size_bits: 32
    description: "OTG_HS status read and pop register (host\n          mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CHNUM
      bit_offset: 0
      bit_width: 4
      description: Channel number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
  - !Register
    name: OTG_HS_GRXFSIZ
    addr: 0x24
    size_bits: 32
    description: "OTG_HS Receive FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: RXFD
      bit_offset: 0
      bit_width: 16
      description: RxFIFO depth
  - !Register
    name: OTG_HS_HNPTXFSIZ_Host
    addr: 0x28
    size_bits: 32
    description: "OTG_HS nonperiodic transmit FIFO size\n          register (host\
      \ mode)"
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: NPTXFSA
      bit_offset: 0
      bit_width: 16
      description: "Nonperiodic transmit RAM start\n              address"
    - !Field
      name: NPTXFD
      bit_offset: 16
      bit_width: 16
      description: Nonperiodic TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF0_Device
    addr: 0x28
    size_bits: 32
    description: "Endpoint 0 transmit FIFO size (peripheral\n          mode)"
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: TX0FSA
      bit_offset: 0
      bit_width: 16
      description: "Endpoint 0 transmit RAM start\n              address"
    - !Field
      name: TX0FD
      bit_offset: 16
      bit_width: 16
      description: Endpoint 0 TxFIFO depth
  - !Register
    name: OTG_HS_GNPTXSTS
    addr: 0x2c
    size_bits: 32
    description: "OTG_HS nonperiodic transmit FIFO/queue\n          status register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x80200
    fields:
    - !Field
      name: NPTXFSAV
      bit_offset: 0
      bit_width: 16
      description: "Nonperiodic TxFIFO space\n              available"
    - !Field
      name: NPTQXSAV
      bit_offset: 16
      bit_width: 8
      description: "Nonperiodic transmit request queue space\n              available"
    - !Field
      name: NPTXQTOP
      bit_offset: 24
      bit_width: 7
      description: "Top of the nonperiodic transmit request\n              queue"
  - !Register
    name: OTG_HS_GCCFG
    addr: 0x38
    size_bits: 32
    description: "OTG_HS general core configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWRDWN
      bit_offset: 16
      bit_width: 1
      description: Power down
    - !Field
      name: BCDEN
      bit_offset: 17
      bit_width: 1
      description: "Battery charging detector (BCD)\n              enable"
    - !Field
      name: DCDEN
      bit_offset: 18
      bit_width: 1
      description: "Data contact detection (DCD) mode\n              enable"
    - !Field
      name: PDEN
      bit_offset: 19
      bit_width: 1
      description: "Primary detection (PD) mode\n              enable"
    - !Field
      name: SDEN
      bit_offset: 20
      bit_width: 1
      description: "Secondary detection (SD) mode\n              enable"
    - !Field
      name: VBDEN
      bit_offset: 21
      bit_width: 1
      description: USB VBUS detection enable
    - !Field
      name: DCDET
      bit_offset: 0
      bit_width: 1
      description: "Data contact detection (DCD)\n              status"
    - !Field
      name: PDET
      bit_offset: 1
      bit_width: 1
      description: "Primary detection (PD)\n              status"
    - !Field
      name: SDET
      bit_offset: 2
      bit_width: 1
      description: "Secondary detection (SD)\n              status"
    - !Field
      name: PS2DET
      bit_offset: 3
      bit_width: 1
      description: "DM pull-up detection\n              status"
  - !Register
    name: OTG_HS_CID
    addr: 0x3c
    size_bits: 32
    description: OTG_HS core ID register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1200
    fields:
    - !Field
      name: PRODUCT_ID
      bit_offset: 0
      bit_width: 32
      description: Product ID field
  - !Register
    name: OTG_HS_HPTXFSIZ
    addr: 0x100
    size_bits: 32
    description: "OTG_HS Host periodic transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000600
    fields:
    - !Field
      name: PTXSA
      bit_offset: 0
      bit_width: 16
      description: "Host periodic TxFIFO start\n              address"
    - !Field
      name: PTXFD
      bit_offset: 16
      bit_width: 16
      description: Host periodic TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF1
    addr: 0x104
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF2
    addr: 0x108
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF3
    addr: 0x11c
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF4
    addr: 0x120
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF5
    addr: 0x124
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF6
    addr: 0x128
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_DIEPTXF7
    addr: 0x12c
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO size\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000400
    fields:
    - !Field
      name: INEPTXSA
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint FIFOx transmit RAM start\n              address"
    - !Field
      name: INEPTXFD
      bit_offset: 16
      bit_width: 16
      description: IN endpoint TxFIFO depth
  - !Register
    name: OTG_HS_GRXSTSR_Device
    addr: 0x1c
    size_bits: 32
    description: "OTG_HS Receive status debug read register\n          (peripheral\
      \ mode mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EPNUM
      bit_offset: 0
      bit_width: 4
      description: Endpoint number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
    - !Field
      name: FRMNUM
      bit_offset: 21
      bit_width: 4
      description: Frame number
  - !Register
    name: OTG_HS_GRXSTSP_Device
    addr: 0x20
    size_bits: 32
    description: "OTG_HS status read and pop register\n          (peripheral mode)"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EPNUM
      bit_offset: 0
      bit_width: 4
      description: Endpoint number
    - !Field
      name: BCNT
      bit_offset: 4
      bit_width: 11
      description: Byte count
    - !Field
      name: DPID
      bit_offset: 15
      bit_width: 2
      description: Data PID
    - !Field
      name: PKTSTS
      bit_offset: 17
      bit_width: 4
      description: Packet status
    - !Field
      name: FRMNUM
      bit_offset: 21
      bit_width: 4
      description: Frame number
  - !Register
    name: OTG_HS_GLPMCFG
    addr: 0x54
    size_bits: 32
    description: "OTG core LPM configuration\n          register"
    fields:
    - !Field
      name: LPMEN
      bit_offset: 0
      bit_width: 1
      description: LPM support enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMACK
      bit_offset: 1
      bit_width: 1
      description: "LPM token acknowledge\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: BESL
      bit_offset: 2
      bit_width: 4
      description: "Best effort service\n              latency"
      read_allowed: true
      write_allowed: false
    - !Field
      name: REMWAKE
      bit_offset: 6
      bit_width: 1
      description: bRemoteWake value
      read_allowed: true
      write_allowed: false
    - !Field
      name: L1SSEN
      bit_offset: 7
      bit_width: 1
      description: L1 Shallow Sleep enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BESLTHRS
      bit_offset: 8
      bit_width: 4
      description: BESL threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: L1DSEN
      bit_offset: 12
      bit_width: 1
      description: L1 deep sleep enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMRST
      bit_offset: 13
      bit_width: 2
      description: LPM response
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLPSTS
      bit_offset: 15
      bit_width: 1
      description: Port sleep status
      read_allowed: true
      write_allowed: false
    - !Field
      name: L1RSMOK
      bit_offset: 16
      bit_width: 1
      description: Sleep State Resume OK
      read_allowed: true
      write_allowed: false
    - !Field
      name: LPMCHIDX
      bit_offset: 17
      bit_width: 4
      description: LPM Channel Index
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMRCNT
      bit_offset: 21
      bit_width: 3
      description: LPM retry count
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNDLPM
      bit_offset: 24
      bit_width: 1
      description: Send LPM transaction
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPMRCNTSTS
      bit_offset: 25
      bit_width: 3
      description: LPM retry count status
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENBESL
      bit_offset: 28
      bit_width: 1
      description: "Enable best effort service\n              latency"
      read_allowed: true
      write_allowed: true
- !Module
  name: OTG1_HS_HOST
  description: USB 1 on the go high speed
  base_addr: 0x40040400
  size: 0x400
  registers:
  - !Register
    name: OTG_HS_HCFG
    addr: 0x0
    size_bits: 32
    description: "OTG_HS host configuration\n          register"
    fields:
    - !Field
      name: FSLSPCS
      bit_offset: 0
      bit_width: 2
      description: FS/LS PHY clock select
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSLSS
      bit_offset: 2
      bit_width: 1
      description: FS- and LS-only support
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_HFIR
    addr: 0x4
    size_bits: 32
    description: "OTG_HS Host frame interval\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xea60
    fields:
    - !Field
      name: FRIVL
      bit_offset: 0
      bit_width: 16
      description: Frame interval
  - !Register
    name: OTG_HS_HFNUM
    addr: 0x8
    size_bits: 32
    description: "OTG_HS host frame number/frame time\n          remaining register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x3fff
    fields:
    - !Field
      name: FRNUM
      bit_offset: 0
      bit_width: 16
      description: Frame number
    - !Field
      name: FTREM
      bit_offset: 16
      bit_width: 16
      description: Frame time remaining
  - !Register
    name: OTG_HS_HPTXSTS
    addr: 0x10
    size_bits: 32
    description: "OTG_HS_Host periodic transmit FIFO/queue\n          status register"
    reset_value: 0x80100
    fields:
    - !Field
      name: PTXFSAVL
      bit_offset: 0
      bit_width: 16
      description: "Periodic transmit data FIFO space\n              available"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTXQSAV
      bit_offset: 16
      bit_width: 8
      description: "Periodic transmit request queue space\n              available"
      read_allowed: true
      write_allowed: false
    - !Field
      name: PTXQTOP
      bit_offset: 24
      bit_width: 8
      description: "Top of the periodic transmit request\n              queue"
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_HAINT
    addr: 0x14
    size_bits: 32
    description: "OTG_HS Host all channels interrupt\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HAINT
      bit_offset: 0
      bit_width: 16
      description: Channel interrupts
  - !Register
    name: OTG_HS_HAINTMSK
    addr: 0x18
    size_bits: 32
    description: "OTG_HS host all channels interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAINTM
      bit_offset: 0
      bit_width: 16
      description: Channel interrupt mask
  - !Register
    name: OTG_HS_HPRT
    addr: 0x40
    size_bits: 32
    description: "OTG_HS host port control and status\n          register"
    fields:
    - !Field
      name: PCSTS
      bit_offset: 0
      bit_width: 1
      description: Port connect status
      read_allowed: true
      write_allowed: false
    - !Field
      name: PCDET
      bit_offset: 1
      bit_width: 1
      description: Port connect detected
      read_allowed: true
      write_allowed: true
    - !Field
      name: PENA
      bit_offset: 2
      bit_width: 1
      description: Port enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PENCHNG
      bit_offset: 3
      bit_width: 1
      description: Port enable/disable change
      read_allowed: true
      write_allowed: true
    - !Field
      name: POCA
      bit_offset: 4
      bit_width: 1
      description: Port overcurrent active
      read_allowed: true
      write_allowed: false
    - !Field
      name: POCCHNG
      bit_offset: 5
      bit_width: 1
      description: Port overcurrent change
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRES
      bit_offset: 6
      bit_width: 1
      description: Port resume
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSUSP
      bit_offset: 7
      bit_width: 1
      description: Port suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRST
      bit_offset: 8
      bit_width: 1
      description: Port reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLSTS
      bit_offset: 10
      bit_width: 2
      description: Port line status
      read_allowed: true
      write_allowed: false
    - !Field
      name: PPWR
      bit_offset: 12
      bit_width: 1
      description: Port power
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTCTL
      bit_offset: 13
      bit_width: 4
      description: Port test control
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSPD
      bit_offset: 17
      bit_width: 2
      description: Port speed
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_HCCHAR0
    addr: 0x100
    size_bits: 32
    description: "OTG_HS host channel-0 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR1
    addr: 0x120
    size_bits: 32
    description: "OTG_HS host channel-1 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR2
    addr: 0x140
    size_bits: 32
    description: "OTG_HS host channel-2 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR3
    addr: 0x160
    size_bits: 32
    description: "OTG_HS host channel-3 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR4
    addr: 0x180
    size_bits: 32
    description: "OTG_HS host channel-4 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR5
    addr: 0x1a0
    size_bits: 32
    description: "OTG_HS host channel-5 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR6
    addr: 0x1c0
    size_bits: 32
    description: "OTG_HS host channel-6 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR7
    addr: 0x1e0
    size_bits: 32
    description: "OTG_HS host channel-7 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR8
    addr: 0x200
    size_bits: 32
    description: "OTG_HS host channel-8 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR9
    addr: 0x220
    size_bits: 32
    description: "OTG_HS host channel-9 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR10
    addr: 0x240
    size_bits: 32
    description: "OTG_HS host channel-10 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR11
    addr: 0x260
    size_bits: 32
    description: "OTG_HS host channel-11 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT0
    addr: 0x104
    size_bits: 32
    description: "OTG_HS host channel-0 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT1
    addr: 0x124
    size_bits: 32
    description: "OTG_HS host channel-1 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT2
    addr: 0x144
    size_bits: 32
    description: "OTG_HS host channel-2 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT3
    addr: 0x164
    size_bits: 32
    description: "OTG_HS host channel-3 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT4
    addr: 0x184
    size_bits: 32
    description: "OTG_HS host channel-4 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT5
    addr: 0x1a4
    size_bits: 32
    description: "OTG_HS host channel-5 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT6
    addr: 0x1c4
    size_bits: 32
    description: "OTG_HS host channel-6 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT7
    addr: 0x1e4
    size_bits: 32
    description: "OTG_HS host channel-7 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT8
    addr: 0x204
    size_bits: 32
    description: "OTG_HS host channel-8 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT9
    addr: 0x224
    size_bits: 32
    description: "OTG_HS host channel-9 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT10
    addr: 0x244
    size_bits: 32
    description: "OTG_HS host channel-10 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT11
    addr: 0x264
    size_bits: 32
    description: "OTG_HS host channel-11 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT0
    addr: 0x108
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT1
    addr: 0x128
    size_bits: 32
    description: "OTG_HS host channel-1 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT2
    addr: 0x148
    size_bits: 32
    description: "OTG_HS host channel-2 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT3
    addr: 0x168
    size_bits: 32
    description: "OTG_HS host channel-3 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT4
    addr: 0x188
    size_bits: 32
    description: "OTG_HS host channel-4 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT5
    addr: 0x1a8
    size_bits: 32
    description: "OTG_HS host channel-5 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT6
    addr: 0x1c8
    size_bits: 32
    description: "OTG_HS host channel-6 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT7
    addr: 0x1e8
    size_bits: 32
    description: "OTG_HS host channel-7 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT8
    addr: 0x208
    size_bits: 32
    description: "OTG_HS host channel-8 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT9
    addr: 0x228
    size_bits: 32
    description: "OTG_HS host channel-9 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT10
    addr: 0x248
    size_bits: 32
    description: "OTG_HS host channel-10 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT11
    addr: 0x268
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK0
    addr: 0x10c
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK1
    addr: 0x12c
    size_bits: 32
    description: "OTG_HS host channel-1 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK2
    addr: 0x14c
    size_bits: 32
    description: "OTG_HS host channel-2 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK3
    addr: 0x16c
    size_bits: 32
    description: "OTG_HS host channel-3 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK4
    addr: 0x18c
    size_bits: 32
    description: "OTG_HS host channel-4 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK5
    addr: 0x1ac
    size_bits: 32
    description: "OTG_HS host channel-5 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK6
    addr: 0x1cc
    size_bits: 32
    description: "OTG_HS host channel-6 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK7
    addr: 0x1ec
    size_bits: 32
    description: "OTG_HS host channel-7 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK8
    addr: 0x20c
    size_bits: 32
    description: "OTG_HS host channel-8 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK9
    addr: 0x22c
    size_bits: 32
    description: "OTG_HS host channel-9 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK10
    addr: 0x24c
    size_bits: 32
    description: "OTG_HS host channel-10 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK11
    addr: 0x26c
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ0
    addr: 0x110
    size_bits: 32
    description: "OTG_HS host channel-11 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ1
    addr: 0x130
    size_bits: 32
    description: "OTG_HS host channel-1 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ2
    addr: 0x150
    size_bits: 32
    description: "OTG_HS host channel-2 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ3
    addr: 0x170
    size_bits: 32
    description: "OTG_HS host channel-3 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ4
    addr: 0x190
    size_bits: 32
    description: "OTG_HS host channel-4 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ5
    addr: 0x1b0
    size_bits: 32
    description: "OTG_HS host channel-5 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ6
    addr: 0x1d0
    size_bits: 32
    description: "OTG_HS host channel-6 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ7
    addr: 0x1f0
    size_bits: 32
    description: "OTG_HS host channel-7 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ8
    addr: 0x210
    size_bits: 32
    description: "OTG_HS host channel-8 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ9
    addr: 0x230
    size_bits: 32
    description: "OTG_HS host channel-9 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ10
    addr: 0x250
    size_bits: 32
    description: "OTG_HS host channel-10 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ11
    addr: 0x270
    size_bits: 32
    description: "OTG_HS host channel-11 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA0
    addr: 0x114
    size_bits: 32
    description: "OTG_HS host channel-0 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA1
    addr: 0x134
    size_bits: 32
    description: "OTG_HS host channel-1 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA2
    addr: 0x154
    size_bits: 32
    description: "OTG_HS host channel-2 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA3
    addr: 0x174
    size_bits: 32
    description: "OTG_HS host channel-3 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA4
    addr: 0x194
    size_bits: 32
    description: "OTG_HS host channel-4 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA5
    addr: 0x1b4
    size_bits: 32
    description: "OTG_HS host channel-5 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA6
    addr: 0x1d4
    size_bits: 32
    description: "OTG_HS host channel-6 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA7
    addr: 0x1f4
    size_bits: 32
    description: "OTG_HS host channel-7 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA8
    addr: 0x214
    size_bits: 32
    description: "OTG_HS host channel-8 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA9
    addr: 0x234
    size_bits: 32
    description: "OTG_HS host channel-9 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA10
    addr: 0x254
    size_bits: 32
    description: "OTG_HS host channel-10 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA11
    addr: 0x274
    size_bits: 32
    description: "OTG_HS host channel-11 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR12
    addr: 0x278
    size_bits: 32
    description: "OTG_HS host channel-12 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT12
    addr: 0x27c
    size_bits: 32
    description: "OTG_HS host channel-12 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT12
    addr: 0x280
    size_bits: 32
    description: "OTG_HS host channel-12 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK12
    addr: 0x284
    size_bits: 32
    description: "OTG_HS host channel-12 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ12
    addr: 0x288
    size_bits: 32
    description: "OTG_HS host channel-12 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA12
    addr: 0x28c
    size_bits: 32
    description: "OTG_HS host channel-12 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR13
    addr: 0x290
    size_bits: 32
    description: "OTG_HS host channel-13 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT13
    addr: 0x294
    size_bits: 32
    description: "OTG_HS host channel-13 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT13
    addr: 0x298
    size_bits: 32
    description: "OTG_HS host channel-13 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK13
    addr: 0x29c
    size_bits: 32
    description: "OTG_HS host channel-13 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALLM response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ13
    addr: 0x2a0
    size_bits: 32
    description: "OTG_HS host channel-13 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA13
    addr: 0x2a4
    size_bits: 32
    description: "OTG_HS host channel-13 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR14
    addr: 0x2a8
    size_bits: 32
    description: "OTG_HS host channel-14 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT14
    addr: 0x2ac
    size_bits: 32
    description: "OTG_HS host channel-14 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT14
    addr: 0x2b0
    size_bits: 32
    description: "OTG_HS host channel-14 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK14
    addr: 0x2b4
    size_bits: 32
    description: "OTG_HS host channel-14 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAKM response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACKM response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ14
    addr: 0x2b8
    size_bits: 32
    description: "OTG_HS host channel-14 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA14
    addr: 0x2bc
    size_bits: 32
    description: "OTG_HS host channel-14 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR15
    addr: 0x2c0
    size_bits: 32
    description: "OTG_HS host channel-15 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT15
    addr: 0x2c4
    size_bits: 32
    description: "OTG_HS host channel-15 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT15
    addr: 0x2c8
    size_bits: 32
    description: "OTG_HS host channel-15 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK15
    addr: 0x2cc
    size_bits: 32
    description: "OTG_HS host channel-15 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ15
    addr: 0x2d0
    size_bits: 32
    description: "OTG_HS host channel-15 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA15
    addr: 0x2d4
    size_bits: 32
    description: "OTG_HS host channel-15 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
- !Module
  name: OTG2_HS_HOST
  description: USB 1 on the go high speed
  base_addr: 0x40080400
  size: 0x400
  registers:
  - !Register
    name: OTG_HS_HCFG
    addr: 0x0
    size_bits: 32
    description: "OTG_HS host configuration\n          register"
    fields:
    - !Field
      name: FSLSPCS
      bit_offset: 0
      bit_width: 2
      description: FS/LS PHY clock select
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSLSS
      bit_offset: 2
      bit_width: 1
      description: FS- and LS-only support
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_HFIR
    addr: 0x4
    size_bits: 32
    description: "OTG_HS Host frame interval\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0xea60
    fields:
    - !Field
      name: FRIVL
      bit_offset: 0
      bit_width: 16
      description: Frame interval
  - !Register
    name: OTG_HS_HFNUM
    addr: 0x8
    size_bits: 32
    description: "OTG_HS host frame number/frame time\n          remaining register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x3fff
    fields:
    - !Field
      name: FRNUM
      bit_offset: 0
      bit_width: 16
      description: Frame number
    - !Field
      name: FTREM
      bit_offset: 16
      bit_width: 16
      description: Frame time remaining
  - !Register
    name: OTG_HS_HPTXSTS
    addr: 0x10
    size_bits: 32
    description: "OTG_HS_Host periodic transmit FIFO/queue\n          status register"
    reset_value: 0x80100
    fields:
    - !Field
      name: PTXFSAVL
      bit_offset: 0
      bit_width: 16
      description: "Periodic transmit data FIFO space\n              available"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTXQSAV
      bit_offset: 16
      bit_width: 8
      description: "Periodic transmit request queue space\n              available"
      read_allowed: true
      write_allowed: false
    - !Field
      name: PTXQTOP
      bit_offset: 24
      bit_width: 8
      description: "Top of the periodic transmit request\n              queue"
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_HAINT
    addr: 0x14
    size_bits: 32
    description: "OTG_HS Host all channels interrupt\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HAINT
      bit_offset: 0
      bit_width: 16
      description: Channel interrupts
  - !Register
    name: OTG_HS_HAINTMSK
    addr: 0x18
    size_bits: 32
    description: "OTG_HS host all channels interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HAINTM
      bit_offset: 0
      bit_width: 16
      description: Channel interrupt mask
  - !Register
    name: OTG_HS_HPRT
    addr: 0x40
    size_bits: 32
    description: "OTG_HS host port control and status\n          register"
    fields:
    - !Field
      name: PCSTS
      bit_offset: 0
      bit_width: 1
      description: Port connect status
      read_allowed: true
      write_allowed: false
    - !Field
      name: PCDET
      bit_offset: 1
      bit_width: 1
      description: Port connect detected
      read_allowed: true
      write_allowed: true
    - !Field
      name: PENA
      bit_offset: 2
      bit_width: 1
      description: Port enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PENCHNG
      bit_offset: 3
      bit_width: 1
      description: Port enable/disable change
      read_allowed: true
      write_allowed: true
    - !Field
      name: POCA
      bit_offset: 4
      bit_width: 1
      description: Port overcurrent active
      read_allowed: true
      write_allowed: false
    - !Field
      name: POCCHNG
      bit_offset: 5
      bit_width: 1
      description: Port overcurrent change
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRES
      bit_offset: 6
      bit_width: 1
      description: Port resume
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSUSP
      bit_offset: 7
      bit_width: 1
      description: Port suspend
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRST
      bit_offset: 8
      bit_width: 1
      description: Port reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLSTS
      bit_offset: 10
      bit_width: 2
      description: Port line status
      read_allowed: true
      write_allowed: false
    - !Field
      name: PPWR
      bit_offset: 12
      bit_width: 1
      description: Port power
      read_allowed: true
      write_allowed: true
    - !Field
      name: PTCTL
      bit_offset: 13
      bit_width: 4
      description: Port test control
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSPD
      bit_offset: 17
      bit_width: 2
      description: Port speed
      read_allowed: true
      write_allowed: false
  - !Register
    name: OTG_HS_HCCHAR0
    addr: 0x100
    size_bits: 32
    description: "OTG_HS host channel-0 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR1
    addr: 0x120
    size_bits: 32
    description: "OTG_HS host channel-1 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR2
    addr: 0x140
    size_bits: 32
    description: "OTG_HS host channel-2 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR3
    addr: 0x160
    size_bits: 32
    description: "OTG_HS host channel-3 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR4
    addr: 0x180
    size_bits: 32
    description: "OTG_HS host channel-4 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR5
    addr: 0x1a0
    size_bits: 32
    description: "OTG_HS host channel-5 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR6
    addr: 0x1c0
    size_bits: 32
    description: "OTG_HS host channel-6 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR7
    addr: 0x1e0
    size_bits: 32
    description: "OTG_HS host channel-7 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR8
    addr: 0x200
    size_bits: 32
    description: "OTG_HS host channel-8 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR9
    addr: 0x220
    size_bits: 32
    description: "OTG_HS host channel-9 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR10
    addr: 0x240
    size_bits: 32
    description: "OTG_HS host channel-10 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCCHAR11
    addr: 0x260
    size_bits: 32
    description: "OTG_HS host channel-11 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT0
    addr: 0x104
    size_bits: 32
    description: "OTG_HS host channel-0 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT1
    addr: 0x124
    size_bits: 32
    description: "OTG_HS host channel-1 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT2
    addr: 0x144
    size_bits: 32
    description: "OTG_HS host channel-2 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT3
    addr: 0x164
    size_bits: 32
    description: "OTG_HS host channel-3 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT4
    addr: 0x184
    size_bits: 32
    description: "OTG_HS host channel-4 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT5
    addr: 0x1a4
    size_bits: 32
    description: "OTG_HS host channel-5 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT6
    addr: 0x1c4
    size_bits: 32
    description: "OTG_HS host channel-6 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT7
    addr: 0x1e4
    size_bits: 32
    description: "OTG_HS host channel-7 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT8
    addr: 0x204
    size_bits: 32
    description: "OTG_HS host channel-8 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT9
    addr: 0x224
    size_bits: 32
    description: "OTG_HS host channel-9 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT10
    addr: 0x244
    size_bits: 32
    description: "OTG_HS host channel-10 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCSPLT11
    addr: 0x264
    size_bits: 32
    description: "OTG_HS host channel-11 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT0
    addr: 0x108
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT1
    addr: 0x128
    size_bits: 32
    description: "OTG_HS host channel-1 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT2
    addr: 0x148
    size_bits: 32
    description: "OTG_HS host channel-2 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT3
    addr: 0x168
    size_bits: 32
    description: "OTG_HS host channel-3 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT4
    addr: 0x188
    size_bits: 32
    description: "OTG_HS host channel-4 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT5
    addr: 0x1a8
    size_bits: 32
    description: "OTG_HS host channel-5 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT6
    addr: 0x1c8
    size_bits: 32
    description: "OTG_HS host channel-6 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT7
    addr: 0x1e8
    size_bits: 32
    description: "OTG_HS host channel-7 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT8
    addr: 0x208
    size_bits: 32
    description: "OTG_HS host channel-8 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT9
    addr: 0x228
    size_bits: 32
    description: "OTG_HS host channel-9 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT10
    addr: 0x248
    size_bits: 32
    description: "OTG_HS host channel-10 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINT11
    addr: 0x268
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK0
    addr: 0x10c
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK1
    addr: 0x12c
    size_bits: 32
    description: "OTG_HS host channel-1 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK2
    addr: 0x14c
    size_bits: 32
    description: "OTG_HS host channel-2 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK3
    addr: 0x16c
    size_bits: 32
    description: "OTG_HS host channel-3 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK4
    addr: 0x18c
    size_bits: 32
    description: "OTG_HS host channel-4 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK5
    addr: 0x1ac
    size_bits: 32
    description: "OTG_HS host channel-5 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK6
    addr: 0x1cc
    size_bits: 32
    description: "OTG_HS host channel-6 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK7
    addr: 0x1ec
    size_bits: 32
    description: "OTG_HS host channel-7 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK8
    addr: 0x20c
    size_bits: 32
    description: "OTG_HS host channel-8 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK9
    addr: 0x22c
    size_bits: 32
    description: "OTG_HS host channel-9 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK10
    addr: 0x24c
    size_bits: 32
    description: "OTG_HS host channel-10 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCINTMSK11
    addr: 0x26c
    size_bits: 32
    description: "OTG_HS host channel-11 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "response received interrupt\n              mask"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error mask
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error mask
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ0
    addr: 0x110
    size_bits: 32
    description: "OTG_HS host channel-11 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ1
    addr: 0x130
    size_bits: 32
    description: "OTG_HS host channel-1 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ2
    addr: 0x150
    size_bits: 32
    description: "OTG_HS host channel-2 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ3
    addr: 0x170
    size_bits: 32
    description: "OTG_HS host channel-3 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ4
    addr: 0x190
    size_bits: 32
    description: "OTG_HS host channel-4 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ5
    addr: 0x1b0
    size_bits: 32
    description: "OTG_HS host channel-5 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ6
    addr: 0x1d0
    size_bits: 32
    description: "OTG_HS host channel-6 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ7
    addr: 0x1f0
    size_bits: 32
    description: "OTG_HS host channel-7 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ8
    addr: 0x210
    size_bits: 32
    description: "OTG_HS host channel-8 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ9
    addr: 0x230
    size_bits: 32
    description: "OTG_HS host channel-9 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ10
    addr: 0x250
    size_bits: 32
    description: "OTG_HS host channel-10 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCTSIZ11
    addr: 0x270
    size_bits: 32
    description: "OTG_HS host channel-11 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA0
    addr: 0x114
    size_bits: 32
    description: "OTG_HS host channel-0 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA1
    addr: 0x134
    size_bits: 32
    description: "OTG_HS host channel-1 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA2
    addr: 0x154
    size_bits: 32
    description: "OTG_HS host channel-2 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA3
    addr: 0x174
    size_bits: 32
    description: "OTG_HS host channel-3 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA4
    addr: 0x194
    size_bits: 32
    description: "OTG_HS host channel-4 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA5
    addr: 0x1b4
    size_bits: 32
    description: "OTG_HS host channel-5 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA6
    addr: 0x1d4
    size_bits: 32
    description: "OTG_HS host channel-6 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA7
    addr: 0x1f4
    size_bits: 32
    description: "OTG_HS host channel-7 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA8
    addr: 0x214
    size_bits: 32
    description: "OTG_HS host channel-8 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA9
    addr: 0x234
    size_bits: 32
    description: "OTG_HS host channel-9 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA10
    addr: 0x254
    size_bits: 32
    description: "OTG_HS host channel-10 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCDMA11
    addr: 0x274
    size_bits: 32
    description: "OTG_HS host channel-11 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR12
    addr: 0x278
    size_bits: 32
    description: "OTG_HS host channel-12 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT12
    addr: 0x27c
    size_bits: 32
    description: "OTG_HS host channel-12 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT12
    addr: 0x280
    size_bits: 32
    description: "OTG_HS host channel-12 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK12
    addr: 0x284
    size_bits: 32
    description: "OTG_HS host channel-12 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ12
    addr: 0x288
    size_bits: 32
    description: "OTG_HS host channel-12 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA12
    addr: 0x28c
    size_bits: 32
    description: "OTG_HS host channel-12 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR13
    addr: 0x290
    size_bits: 32
    description: "OTG_HS host channel-13 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT13
    addr: 0x294
    size_bits: 32
    description: "OTG_HS host channel-13 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT13
    addr: 0x298
    size_bits: 32
    description: "OTG_HS host channel-13 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK13
    addr: 0x29c
    size_bits: 32
    description: "OTG_HS host channel-13 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALLM response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ13
    addr: 0x2a0
    size_bits: 32
    description: "OTG_HS host channel-13 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA13
    addr: 0x2a4
    size_bits: 32
    description: "OTG_HS host channel-13 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR14
    addr: 0x2a8
    size_bits: 32
    description: "OTG_HS host channel-14 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT14
    addr: 0x2ac
    size_bits: 32
    description: "OTG_HS host channel-14 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT14
    addr: 0x2b0
    size_bits: 32
    description: "OTG_HS host channel-14 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK14
    addr: 0x2b4
    size_bits: 32
    description: "OTG_HS host channel-14 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALLM
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAKM response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACKM response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ14
    addr: 0x2b8
    size_bits: 32
    description: "OTG_HS host channel-14 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA14
    addr: 0x2bc
    size_bits: 32
    description: "OTG_HS host channel-14 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_HCCHAR15
    addr: 0x2c0
    size_bits: 32
    description: "OTG_HS host channel-15 characteristics\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
    - !Field
      name: EPNUM
      bit_offset: 11
      bit_width: 4
      description: Endpoint number
    - !Field
      name: EPDIR
      bit_offset: 15
      bit_width: 1
      description: Endpoint direction
    - !Field
      name: LSDEV
      bit_offset: 17
      bit_width: 1
      description: Low-speed device
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
    - !Field
      name: MC
      bit_offset: 20
      bit_width: 2
      description: "Multi Count (MC) / Error Count\n              (EC)"
    - !Field
      name: DAD
      bit_offset: 22
      bit_width: 7
      description: Device address
    - !Field
      name: ODDFRM
      bit_offset: 29
      bit_width: 1
      description: Odd frame
    - !Field
      name: CHDIS
      bit_offset: 30
      bit_width: 1
      description: Channel disable
    - !Field
      name: CHENA
      bit_offset: 31
      bit_width: 1
      description: Channel enable
  - !Register
    name: OTG_HS_HCSPLT15
    addr: 0x2c4
    size_bits: 32
    description: "OTG_HS host channel-15 split control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRTADDR
      bit_offset: 0
      bit_width: 7
      description: Port address
    - !Field
      name: HUBADDR
      bit_offset: 7
      bit_width: 7
      description: Hub address
    - !Field
      name: XACTPOS
      bit_offset: 14
      bit_width: 2
      description: XACTPOS
    - !Field
      name: COMPLSPLT
      bit_offset: 16
      bit_width: 1
      description: Do complete split
    - !Field
      name: SPLITEN
      bit_offset: 31
      bit_width: 1
      description: Split enable
  - !Register
    name: OTG_HS_HCINT15
    addr: 0x2c8
    size_bits: 32
    description: "OTG_HS host channel-15 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: Transfer completed
    - !Field
      name: CHH
      bit_offset: 1
      bit_width: 1
      description: Channel halted
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received\n              interrupt"
    - !Field
      name: NAK
      bit_offset: 4
      bit_width: 1
      description: "NAK response received\n              interrupt"
    - !Field
      name: ACK
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERR
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERR
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMOR
      bit_offset: 9
      bit_width: 1
      description: Frame overrun
    - !Field
      name: DTERR
      bit_offset: 10
      bit_width: 1
      description: Data toggle error
  - !Register
    name: OTG_HS_HCINTMSK15
    addr: 0x2cc
    size_bits: 32
    description: "OTG_HS host channel-15 interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: Transfer completed mask
    - !Field
      name: CHHM
      bit_offset: 1
      bit_width: 1
      description: Channel halted mask
    - !Field
      name: AHBERR
      bit_offset: 2
      bit_width: 1
      description: AHB error
    - !Field
      name: STALL
      bit_offset: 3
      bit_width: 1
      description: "STALL response received interrupt\n              mask"
    - !Field
      name: NAKM
      bit_offset: 4
      bit_width: 1
      description: "NAK response received interrupt\n              mask"
    - !Field
      name: ACKM
      bit_offset: 5
      bit_width: 1
      description: "ACK response received/transmitted\n              interrupt mask"
    - !Field
      name: NYET
      bit_offset: 6
      bit_width: 1
      description: "Response received\n              interrupt"
    - !Field
      name: TXERRM
      bit_offset: 7
      bit_width: 1
      description: Transaction error
    - !Field
      name: BBERRM
      bit_offset: 8
      bit_width: 1
      description: Babble error
    - !Field
      name: FRMORM
      bit_offset: 9
      bit_width: 1
      description: Frame overrun mask
    - !Field
      name: DTERRM
      bit_offset: 10
      bit_width: 1
      description: Data toggle error mask
  - !Register
    name: OTG_HS_HCTSIZ15
    addr: 0x2d0
    size_bits: 32
    description: "OTG_HS host channel-15 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: DPID
      bit_offset: 29
      bit_width: 2
      description: Data PID
  - !Register
    name: OTG_HS_HCDMA15
    addr: 0x2d4
    size_bits: 32
    description: "OTG_HS host channel-15 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
- !Module
  name: OTG1_HS_DEVICE
  description: USB 1 on the go high speed
  base_addr: 0x40040800
  size: 0x400
  registers:
  - !Register
    name: OTG_HS_DCFG
    addr: 0x0
    size_bits: 32
    description: "OTG_HS device configuration\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2200000
    fields:
    - !Field
      name: DSPD
      bit_offset: 0
      bit_width: 2
      description: Device speed
    - !Field
      name: NZLSOHSK
      bit_offset: 2
      bit_width: 1
      description: "Nonzero-length status OUT\n              handshake"
    - !Field
      name: DAD
      bit_offset: 4
      bit_width: 7
      description: Device address
    - !Field
      name: PFIVL
      bit_offset: 11
      bit_width: 2
      description: "Periodic (micro)frame\n              interval"
    - !Field
      name: PERSCHIVL
      bit_offset: 24
      bit_width: 2
      description: "Periodic scheduling\n              interval"
  - !Register
    name: OTG_HS_DCTL
    addr: 0x4
    size_bits: 32
    description: OTG_HS device control register
    fields:
    - !Field
      name: RWUSIG
      bit_offset: 0
      bit_width: 1
      description: Remote wakeup signaling
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIS
      bit_offset: 1
      bit_width: 1
      description: Soft disconnect
      read_allowed: true
      write_allowed: true
    - !Field
      name: GINSTS
      bit_offset: 2
      bit_width: 1
      description: Global IN NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: GONSTS
      bit_offset: 3
      bit_width: 1
      description: Global OUT NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCTL
      bit_offset: 4
      bit_width: 3
      description: Test control
      read_allowed: true
      write_allowed: true
    - !Field
      name: SGINAK
      bit_offset: 7
      bit_width: 1
      description: Set global IN NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: CGINAK
      bit_offset: 8
      bit_width: 1
      description: Clear global IN NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SGONAK
      bit_offset: 9
      bit_width: 1
      description: Set global OUT NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: CGONAK
      bit_offset: 10
      bit_width: 1
      description: Clear global OUT NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: POPRGDNE
      bit_offset: 11
      bit_width: 1
      description: Power-on programming done
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DSTS
    addr: 0x8
    size_bits: 32
    description: OTG_HS device status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: SUSPSTS
      bit_offset: 0
      bit_width: 1
      description: Suspend status
    - !Field
      name: ENUMSPD
      bit_offset: 1
      bit_width: 2
      description: Enumerated speed
    - !Field
      name: EERR
      bit_offset: 3
      bit_width: 1
      description: Erratic error
    - !Field
      name: FNSOF
      bit_offset: 8
      bit_width: 14
      description: "Frame number of the received\n              SOF"
  - !Register
    name: OTG_HS_DIEPMSK
    addr: 0x10
    size_bits: 32
    description: "OTG_HS device IN endpoint common interrupt\n          mask register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed interrupt\n              mask"
    - !Field
      name: EPDM
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled interrupt\n              mask"
    - !Field
      name: TOM
      bit_offset: 3
      bit_width: 1
      description: "Timeout condition mask (nonisochronous\n              endpoints)"
    - !Field
      name: ITTXFEMSK
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO empty\n              mask"
    - !Field
      name: INEPNMM
      bit_offset: 5
      bit_width: 1
      description: "IN token received with EP mismatch\n              mask"
    - !Field
      name: INEPNEM
      bit_offset: 6
      bit_width: 1
      description: "IN endpoint NAK effective\n              mask"
    - !Field
      name: TXFURM
      bit_offset: 8
      bit_width: 1
      description: FIFO underrun mask
    - !Field
      name: BIM
      bit_offset: 9
      bit_width: 1
      description: BNA interrupt mask
  - !Register
    name: OTG_HS_DOEPMSK
    addr: 0x14
    size_bits: 32
    description: "OTG_HS device OUT endpoint common interrupt\n          mask register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed interrupt\n              mask"
    - !Field
      name: EPDM
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled interrupt\n              mask"
    - !Field
      name: STUPM
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done mask
    - !Field
      name: OTEPDM
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled mask"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets received\n              mask"
    - !Field
      name: OPEM
      bit_offset: 8
      bit_width: 1
      description: OUT packet error mask
    - !Field
      name: BOIM
      bit_offset: 9
      bit_width: 1
      description: BNA interrupt mask
  - !Register
    name: OTG_HS_DAINT
    addr: 0x18
    size_bits: 32
    description: "OTG_HS device all endpoints interrupt\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IEPINT
      bit_offset: 0
      bit_width: 16
      description: IN endpoint interrupt bits
    - !Field
      name: OEPINT
      bit_offset: 16
      bit_width: 16
      description: "OUT endpoint interrupt\n              bits"
  - !Register
    name: OTG_HS_DAINTMSK
    addr: 0x1c
    size_bits: 32
    description: "OTG_HS all endpoints interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEPM
      bit_offset: 0
      bit_width: 16
      description: IN EP interrupt mask bits
    - !Field
      name: OEPM
      bit_offset: 16
      bit_width: 16
      description: OUT EP interrupt mask bits
  - !Register
    name: OTG_HS_DVBUSDIS
    addr: 0x28
    size_bits: 32
    description: "OTG_HS device VBUS discharge time\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x17d7
    fields:
    - !Field
      name: VBUSDT
      bit_offset: 0
      bit_width: 16
      description: Device VBUS discharge time
  - !Register
    name: OTG_HS_DVBUSPULSE
    addr: 0x2c
    size_bits: 32
    description: "OTG_HS device VBUS pulsing time\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x5b8
    fields:
    - !Field
      name: DVBUSP
      bit_offset: 0
      bit_width: 12
      description: Device VBUS pulsing time
  - !Register
    name: OTG_HS_DTHRCTL
    addr: 0x30
    size_bits: 32
    description: "OTG_HS Device threshold control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NONISOTHREN
      bit_offset: 0
      bit_width: 1
      description: "Nonisochronous IN endpoints threshold\n              enable"
    - !Field
      name: ISOTHREN
      bit_offset: 1
      bit_width: 1
      description: "ISO IN endpoint threshold\n              enable"
    - !Field
      name: TXTHRLEN
      bit_offset: 2
      bit_width: 9
      description: Transmit threshold length
    - !Field
      name: RXTHREN
      bit_offset: 16
      bit_width: 1
      description: Receive threshold enable
    - !Field
      name: RXTHRLEN
      bit_offset: 17
      bit_width: 9
      description: Receive threshold length
    - !Field
      name: ARPEN
      bit_offset: 27
      bit_width: 1
      description: Arbiter parking enable
  - !Register
    name: OTG_HS_DIEPEMPMSK
    addr: 0x34
    size_bits: 32
    description: "OTG_HS device IN endpoint FIFO empty\n          interrupt mask register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INEPTXFEM
      bit_offset: 0
      bit_width: 16
      description: "IN EP Tx FIFO empty interrupt mask\n              bits"
  - !Register
    name: OTG_HS_DEACHINT
    addr: 0x38
    size_bits: 32
    description: "OTG_HS device each endpoint interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEP1INT
      bit_offset: 1
      bit_width: 1
      description: IN endpoint 1interrupt bit
    - !Field
      name: OEP1INT
      bit_offset: 17
      bit_width: 1
      description: "OUT endpoint 1 interrupt\n              bit"
  - !Register
    name: OTG_HS_DEACHINTMSK
    addr: 0x3c
    size_bits: 32
    description: "OTG_HS device each endpoint interrupt\n          register mask"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEP1INTM
      bit_offset: 1
      bit_width: 1
      description: "IN Endpoint 1 interrupt mask\n              bit"
    - !Field
      name: OEP1INTM
      bit_offset: 17
      bit_width: 1
      description: "OUT Endpoint 1 interrupt mask\n              bit"
  - !Register
    name: OTG_HS_DIEPCTL0
    addr: 0x100
    size_bits: 32
    description: "OTG device endpoint-0 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL1
    addr: 0x120
    size_bits: 32
    description: "OTG device endpoint-1 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL2
    addr: 0x140
    size_bits: 32
    description: "OTG device endpoint-2 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL3
    addr: 0x160
    size_bits: 32
    description: "OTG device endpoint-3 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL4
    addr: 0x180
    size_bits: 32
    description: "OTG device endpoint-4 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL5
    addr: 0x1a0
    size_bits: 32
    description: "OTG device endpoint-5 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL6
    addr: 0x1c0
    size_bits: 32
    description: "OTG device endpoint-6 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL7
    addr: 0x1e0
    size_bits: 32
    description: "OTG device endpoint-7 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT0
    addr: 0x108
    size_bits: 32
    description: "OTG device endpoint-0 interrupt\n          register"
    reset_value: 0x80
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT1
    addr: 0x128
    size_bits: 32
    description: "OTG device endpoint-1 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT2
    addr: 0x148
    size_bits: 32
    description: "OTG device endpoint-2 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT3
    addr: 0x168
    size_bits: 32
    description: "OTG device endpoint-3 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT4
    addr: 0x188
    size_bits: 32
    description: "OTG device endpoint-4 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT5
    addr: 0x1a8
    size_bits: 32
    description: "OTG device endpoint-5 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT6
    addr: 0x1c8
    size_bits: 32
    description: "OTG device endpoint-6 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT7
    addr: 0x1e8
    size_bits: 32
    description: "OTG device endpoint-7 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPTSIZ0
    addr: 0x110
    size_bits: 32
    description: "OTG_HS device IN endpoint 0 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 7
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 2
      description: Packet count
  - !Register
    name: OTG_HS_DIEPDMA1
    addr: 0x114
    size_bits: 32
    description: "OTG_HS device endpoint-1 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA2
    addr: 0x134
    size_bits: 32
    description: "OTG_HS device endpoint-2 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA3
    addr: 0x154
    size_bits: 32
    description: "OTG_HS device endpoint-3 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA4
    addr: 0x174
    size_bits: 32
    description: "OTG_HS device endpoint-4 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA5
    addr: 0x194
    size_bits: 32
    description: "OTG_HS device endpoint-5 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DTXFSTS0
    addr: 0x118
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS1
    addr: 0x138
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS2
    addr: 0x158
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS3
    addr: 0x178
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS4
    addr: 0x198
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS5
    addr: 0x1b8
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DIEPTSIZ1
    addr: 0x130
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ2
    addr: 0x150
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ3
    addr: 0x170
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ4
    addr: 0x190
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ5
    addr: 0x1b0
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DOEPCTL0
    addr: 0x300
    size_bits: 32
    description: "OTG_HS device control OUT endpoint 0 control\n          register"
    reset_value: 0x8000
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 2
      description: Maximum packet size
      read_allowed: true
      write_allowed: false
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: false
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: false
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL1
    addr: 0x320
    size_bits: 32
    description: "OTG device endpoint-1 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL2
    addr: 0x340
    size_bits: 32
    description: "OTG device endpoint-2 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL3
    addr: 0x360
    size_bits: 32
    description: "OTG device endpoint-3 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPINT0
    addr: 0x308
    size_bits: 32
    description: "OTG_HS device endpoint-0 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT1
    addr: 0x328
    size_bits: 32
    description: "OTG_HS device endpoint-1 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT2
    addr: 0x348
    size_bits: 32
    description: "OTG_HS device endpoint-2 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT3
    addr: 0x368
    size_bits: 32
    description: "OTG_HS device endpoint-3 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT4
    addr: 0x388
    size_bits: 32
    description: "OTG_HS device endpoint-4 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT5
    addr: 0x3a8
    size_bits: 32
    description: "OTG_HS device endpoint-5 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT6
    addr: 0x3c8
    size_bits: 32
    description: "OTG_HS device endpoint-6 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT7
    addr: 0x3e8
    size_bits: 32
    description: "OTG_HS device endpoint-7 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPTSIZ0
    addr: 0x310
    size_bits: 32
    description: "OTG_HS device endpoint-0 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 7
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 1
      description: Packet count
    - !Field
      name: STUPCNT
      bit_offset: 29
      bit_width: 2
      description: SETUP packet count
  - !Register
    name: OTG_HS_DOEPTSIZ1
    addr: 0x330
    size_bits: 32
    description: "OTG_HS device endpoint-1 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ2
    addr: 0x350
    size_bits: 32
    description: "OTG_HS device endpoint-2 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ3
    addr: 0x370
    size_bits: 32
    description: "OTG_HS device endpoint-3 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ4
    addr: 0x390
    size_bits: 32
    description: "OTG_HS device endpoint-4 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DIEPTSIZ6
    addr: 0x1a0
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DTXFSTS6
    addr: 0x1a4
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DIEPTSIZ7
    addr: 0x1a8
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DTXFSTS7
    addr: 0x1ac
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DOEPCTL4
    addr: 0x380
    size_bits: 32
    description: "OTG device endpoint-4 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL5
    addr: 0x3a0
    size_bits: 32
    description: "OTG device endpoint-5 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL6
    addr: 0x3c0
    size_bits: 32
    description: "OTG device endpoint-6 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL7
    addr: 0x3e0
    size_bits: 32
    description: "OTG device endpoint-7 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPTSIZ5
    addr: 0x3b0
    size_bits: 32
    description: "OTG_HS device endpoint-5 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ6
    addr: 0x3d0
    size_bits: 32
    description: "OTG_HS device endpoint-6 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ7
    addr: 0x3f0
    size_bits: 32
    description: "OTG_HS device endpoint-7 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
- !Module
  name: OTG2_HS_DEVICE
  description: USB 1 on the go high speed
  base_addr: 0x40080800
  size: 0x400
  registers:
  - !Register
    name: OTG_HS_DCFG
    addr: 0x0
    size_bits: 32
    description: "OTG_HS device configuration\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2200000
    fields:
    - !Field
      name: DSPD
      bit_offset: 0
      bit_width: 2
      description: Device speed
    - !Field
      name: NZLSOHSK
      bit_offset: 2
      bit_width: 1
      description: "Nonzero-length status OUT\n              handshake"
    - !Field
      name: DAD
      bit_offset: 4
      bit_width: 7
      description: Device address
    - !Field
      name: PFIVL
      bit_offset: 11
      bit_width: 2
      description: "Periodic (micro)frame\n              interval"
    - !Field
      name: PERSCHIVL
      bit_offset: 24
      bit_width: 2
      description: "Periodic scheduling\n              interval"
  - !Register
    name: OTG_HS_DCTL
    addr: 0x4
    size_bits: 32
    description: OTG_HS device control register
    fields:
    - !Field
      name: RWUSIG
      bit_offset: 0
      bit_width: 1
      description: Remote wakeup signaling
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIS
      bit_offset: 1
      bit_width: 1
      description: Soft disconnect
      read_allowed: true
      write_allowed: true
    - !Field
      name: GINSTS
      bit_offset: 2
      bit_width: 1
      description: Global IN NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: GONSTS
      bit_offset: 3
      bit_width: 1
      description: Global OUT NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TCTL
      bit_offset: 4
      bit_width: 3
      description: Test control
      read_allowed: true
      write_allowed: true
    - !Field
      name: SGINAK
      bit_offset: 7
      bit_width: 1
      description: Set global IN NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: CGINAK
      bit_offset: 8
      bit_width: 1
      description: Clear global IN NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SGONAK
      bit_offset: 9
      bit_width: 1
      description: Set global OUT NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: CGONAK
      bit_offset: 10
      bit_width: 1
      description: Clear global OUT NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: POPRGDNE
      bit_offset: 11
      bit_width: 1
      description: Power-on programming done
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DSTS
    addr: 0x8
    size_bits: 32
    description: OTG_HS device status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: SUSPSTS
      bit_offset: 0
      bit_width: 1
      description: Suspend status
    - !Field
      name: ENUMSPD
      bit_offset: 1
      bit_width: 2
      description: Enumerated speed
    - !Field
      name: EERR
      bit_offset: 3
      bit_width: 1
      description: Erratic error
    - !Field
      name: FNSOF
      bit_offset: 8
      bit_width: 14
      description: "Frame number of the received\n              SOF"
  - !Register
    name: OTG_HS_DIEPMSK
    addr: 0x10
    size_bits: 32
    description: "OTG_HS device IN endpoint common interrupt\n          mask register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed interrupt\n              mask"
    - !Field
      name: EPDM
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled interrupt\n              mask"
    - !Field
      name: TOM
      bit_offset: 3
      bit_width: 1
      description: "Timeout condition mask (nonisochronous\n              endpoints)"
    - !Field
      name: ITTXFEMSK
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO empty\n              mask"
    - !Field
      name: INEPNMM
      bit_offset: 5
      bit_width: 1
      description: "IN token received with EP mismatch\n              mask"
    - !Field
      name: INEPNEM
      bit_offset: 6
      bit_width: 1
      description: "IN endpoint NAK effective\n              mask"
    - !Field
      name: TXFURM
      bit_offset: 8
      bit_width: 1
      description: FIFO underrun mask
    - !Field
      name: BIM
      bit_offset: 9
      bit_width: 1
      description: BNA interrupt mask
  - !Register
    name: OTG_HS_DOEPMSK
    addr: 0x14
    size_bits: 32
    description: "OTG_HS device OUT endpoint common interrupt\n          mask register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRCM
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed interrupt\n              mask"
    - !Field
      name: EPDM
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled interrupt\n              mask"
    - !Field
      name: STUPM
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done mask
    - !Field
      name: OTEPDM
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled mask"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets received\n              mask"
    - !Field
      name: OPEM
      bit_offset: 8
      bit_width: 1
      description: OUT packet error mask
    - !Field
      name: BOIM
      bit_offset: 9
      bit_width: 1
      description: BNA interrupt mask
  - !Register
    name: OTG_HS_DAINT
    addr: 0x18
    size_bits: 32
    description: "OTG_HS device all endpoints interrupt\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IEPINT
      bit_offset: 0
      bit_width: 16
      description: IN endpoint interrupt bits
    - !Field
      name: OEPINT
      bit_offset: 16
      bit_width: 16
      description: "OUT endpoint interrupt\n              bits"
  - !Register
    name: OTG_HS_DAINTMSK
    addr: 0x1c
    size_bits: 32
    description: "OTG_HS all endpoints interrupt mask\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEPM
      bit_offset: 0
      bit_width: 16
      description: IN EP interrupt mask bits
    - !Field
      name: OEPM
      bit_offset: 16
      bit_width: 16
      description: OUT EP interrupt mask bits
  - !Register
    name: OTG_HS_DVBUSDIS
    addr: 0x28
    size_bits: 32
    description: "OTG_HS device VBUS discharge time\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x17d7
    fields:
    - !Field
      name: VBUSDT
      bit_offset: 0
      bit_width: 16
      description: Device VBUS discharge time
  - !Register
    name: OTG_HS_DVBUSPULSE
    addr: 0x2c
    size_bits: 32
    description: "OTG_HS device VBUS pulsing time\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x5b8
    fields:
    - !Field
      name: DVBUSP
      bit_offset: 0
      bit_width: 12
      description: Device VBUS pulsing time
  - !Register
    name: OTG_HS_DTHRCTL
    addr: 0x30
    size_bits: 32
    description: "OTG_HS Device threshold control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NONISOTHREN
      bit_offset: 0
      bit_width: 1
      description: "Nonisochronous IN endpoints threshold\n              enable"
    - !Field
      name: ISOTHREN
      bit_offset: 1
      bit_width: 1
      description: "ISO IN endpoint threshold\n              enable"
    - !Field
      name: TXTHRLEN
      bit_offset: 2
      bit_width: 9
      description: Transmit threshold length
    - !Field
      name: RXTHREN
      bit_offset: 16
      bit_width: 1
      description: Receive threshold enable
    - !Field
      name: RXTHRLEN
      bit_offset: 17
      bit_width: 9
      description: Receive threshold length
    - !Field
      name: ARPEN
      bit_offset: 27
      bit_width: 1
      description: Arbiter parking enable
  - !Register
    name: OTG_HS_DIEPEMPMSK
    addr: 0x34
    size_bits: 32
    description: "OTG_HS device IN endpoint FIFO empty\n          interrupt mask register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INEPTXFEM
      bit_offset: 0
      bit_width: 16
      description: "IN EP Tx FIFO empty interrupt mask\n              bits"
  - !Register
    name: OTG_HS_DEACHINT
    addr: 0x38
    size_bits: 32
    description: "OTG_HS device each endpoint interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEP1INT
      bit_offset: 1
      bit_width: 1
      description: IN endpoint 1interrupt bit
    - !Field
      name: OEP1INT
      bit_offset: 17
      bit_width: 1
      description: "OUT endpoint 1 interrupt\n              bit"
  - !Register
    name: OTG_HS_DEACHINTMSK
    addr: 0x3c
    size_bits: 32
    description: "OTG_HS device each endpoint interrupt\n          register mask"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEP1INTM
      bit_offset: 1
      bit_width: 1
      description: "IN Endpoint 1 interrupt mask\n              bit"
    - !Field
      name: OEP1INTM
      bit_offset: 17
      bit_width: 1
      description: "OUT Endpoint 1 interrupt mask\n              bit"
  - !Register
    name: OTG_HS_DIEPCTL0
    addr: 0x100
    size_bits: 32
    description: "OTG device endpoint-0 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL1
    addr: 0x120
    size_bits: 32
    description: "OTG device endpoint-1 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL2
    addr: 0x140
    size_bits: 32
    description: "OTG device endpoint-2 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL3
    addr: 0x160
    size_bits: 32
    description: "OTG device endpoint-3 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL4
    addr: 0x180
    size_bits: 32
    description: "OTG device endpoint-4 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL5
    addr: 0x1a0
    size_bits: 32
    description: "OTG device endpoint-5 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL6
    addr: 0x1c0
    size_bits: 32
    description: "OTG device endpoint-6 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPCTL7
    addr: 0x1e0
    size_bits: 32
    description: "OTG device endpoint-7 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: Even/odd frame
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFNUM
      bit_offset: 22
      bit_width: 4
      description: TxFIFO number
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: Set DATA0 PID
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT0
    addr: 0x108
    size_bits: 32
    description: "OTG device endpoint-0 interrupt\n          register"
    reset_value: 0x80
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT1
    addr: 0x128
    size_bits: 32
    description: "OTG device endpoint-1 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT2
    addr: 0x148
    size_bits: 32
    description: "OTG device endpoint-2 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT3
    addr: 0x168
    size_bits: 32
    description: "OTG device endpoint-3 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT4
    addr: 0x188
    size_bits: 32
    description: "OTG device endpoint-4 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT5
    addr: 0x1a8
    size_bits: 32
    description: "OTG device endpoint-5 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT6
    addr: 0x1c8
    size_bits: 32
    description: "OTG device endpoint-6 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPINT7
    addr: 0x1e8
    size_bits: 32
    description: "OTG device endpoint-7 interrupt\n          register"
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOC
      bit_offset: 3
      bit_width: 1
      description: Timeout condition
      read_allowed: true
      write_allowed: true
    - !Field
      name: ITTXFE
      bit_offset: 4
      bit_width: 1
      description: "IN token received when TxFIFO is\n              empty"
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEPNE
      bit_offset: 6
      bit_width: 1
      description: IN endpoint NAK effective
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFOUDRN
      bit_offset: 8
      bit_width: 1
      description: Transmit Fifo Underrun
      read_allowed: true
      write_allowed: true
    - !Field
      name: BNA
      bit_offset: 9
      bit_width: 1
      description: "Buffer not available\n              interrupt"
      read_allowed: true
      write_allowed: true
    - !Field
      name: PKTDRPSTS
      bit_offset: 11
      bit_width: 1
      description: Packet dropped status
      read_allowed: true
      write_allowed: true
    - !Field
      name: BERR
      bit_offset: 12
      bit_width: 1
      description: Babble error interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: NAK
      bit_offset: 13
      bit_width: 1
      description: NAK interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DIEPTSIZ0
    addr: 0x110
    size_bits: 32
    description: "OTG_HS device IN endpoint 0 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 7
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 2
      description: Packet count
  - !Register
    name: OTG_HS_DIEPDMA1
    addr: 0x114
    size_bits: 32
    description: "OTG_HS device endpoint-1 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA2
    addr: 0x134
    size_bits: 32
    description: "OTG_HS device endpoint-2 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA3
    addr: 0x154
    size_bits: 32
    description: "OTG_HS device endpoint-3 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA4
    addr: 0x174
    size_bits: 32
    description: "OTG_HS device endpoint-4 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DIEPDMA5
    addr: 0x194
    size_bits: 32
    description: "OTG_HS device endpoint-5 DMA address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAADDR
      bit_offset: 0
      bit_width: 32
      description: DMA address
  - !Register
    name: OTG_HS_DTXFSTS0
    addr: 0x118
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS1
    addr: 0x138
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS2
    addr: 0x158
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS3
    addr: 0x178
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS4
    addr: 0x198
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DTXFSTS5
    addr: 0x1b8
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DIEPTSIZ1
    addr: 0x130
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ2
    addr: 0x150
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ3
    addr: 0x170
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ4
    addr: 0x190
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DIEPTSIZ5
    addr: 0x1b0
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DOEPCTL0
    addr: 0x300
    size_bits: 32
    description: "OTG_HS device control OUT endpoint 0 control\n          register"
    reset_value: 0x8000
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 2
      description: Maximum packet size
      read_allowed: true
      write_allowed: false
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: false
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: false
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL1
    addr: 0x320
    size_bits: 32
    description: "OTG device endpoint-1 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL2
    addr: 0x340
    size_bits: 32
    description: "OTG device endpoint-2 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL3
    addr: 0x360
    size_bits: 32
    description: "OTG device endpoint-3 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPINT0
    addr: 0x308
    size_bits: 32
    description: "OTG_HS device endpoint-0 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT1
    addr: 0x328
    size_bits: 32
    description: "OTG_HS device endpoint-1 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT2
    addr: 0x348
    size_bits: 32
    description: "OTG_HS device endpoint-2 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT3
    addr: 0x368
    size_bits: 32
    description: "OTG_HS device endpoint-3 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT4
    addr: 0x388
    size_bits: 32
    description: "OTG_HS device endpoint-4 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT5
    addr: 0x3a8
    size_bits: 32
    description: "OTG_HS device endpoint-5 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT6
    addr: 0x3c8
    size_bits: 32
    description: "OTG_HS device endpoint-6 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPINT7
    addr: 0x3e8
    size_bits: 32
    description: "OTG_HS device endpoint-7 interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRC
      bit_offset: 0
      bit_width: 1
      description: "Transfer completed\n              interrupt"
    - !Field
      name: EPDISD
      bit_offset: 1
      bit_width: 1
      description: "Endpoint disabled\n              interrupt"
    - !Field
      name: STUP
      bit_offset: 3
      bit_width: 1
      description: SETUP phase done
    - !Field
      name: OTEPDIS
      bit_offset: 4
      bit_width: 1
      description: "OUT token received when endpoint\n              disabled"
    - !Field
      name: B2BSTUP
      bit_offset: 6
      bit_width: 1
      description: "Back-to-back SETUP packets\n              received"
    - !Field
      name: NYET
      bit_offset: 14
      bit_width: 1
      description: NYET interrupt
  - !Register
    name: OTG_HS_DOEPTSIZ0
    addr: 0x310
    size_bits: 32
    description: "OTG_HS device endpoint-0 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 7
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 1
      description: Packet count
    - !Field
      name: STUPCNT
      bit_offset: 29
      bit_width: 2
      description: SETUP packet count
  - !Register
    name: OTG_HS_DOEPTSIZ1
    addr: 0x330
    size_bits: 32
    description: "OTG_HS device endpoint-1 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ2
    addr: 0x350
    size_bits: 32
    description: "OTG_HS device endpoint-2 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ3
    addr: 0x370
    size_bits: 32
    description: "OTG_HS device endpoint-3 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ4
    addr: 0x390
    size_bits: 32
    description: "OTG_HS device endpoint-4 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DIEPTSIZ6
    addr: 0x1a0
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DTXFSTS6
    addr: 0x1a4
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DIEPTSIZ7
    addr: 0x1a8
    size_bits: 32
    description: "OTG_HS device endpoint transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: MCNT
      bit_offset: 29
      bit_width: 2
      description: Multi count
  - !Register
    name: OTG_HS_DTXFSTS7
    addr: 0x1ac
    size_bits: 32
    description: "OTG_HS device IN endpoint transmit FIFO\n          status register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INEPTFSAV
      bit_offset: 0
      bit_width: 16
      description: "IN endpoint TxFIFO space\n              avail"
  - !Register
    name: OTG_HS_DOEPCTL4
    addr: 0x380
    size_bits: 32
    description: "OTG device endpoint-4 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL5
    addr: 0x3a0
    size_bits: 32
    description: "OTG device endpoint-5 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL6
    addr: 0x3c0
    size_bits: 32
    description: "OTG device endpoint-6 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPCTL7
    addr: 0x3e0
    size_bits: 32
    description: "OTG device endpoint-7 control\n          register"
    fields:
    - !Field
      name: MPSIZ
      bit_offset: 0
      bit_width: 11
      description: Maximum packet size
      read_allowed: true
      write_allowed: true
    - !Field
      name: USBAEP
      bit_offset: 15
      bit_width: 1
      description: USB active endpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: EONUM_DPID
      bit_offset: 16
      bit_width: 1
      description: "Even odd frame/Endpoint data\n              PID"
      read_allowed: true
      write_allowed: false
    - !Field
      name: NAKSTS
      bit_offset: 17
      bit_width: 1
      description: NAK status
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPTYP
      bit_offset: 18
      bit_width: 2
      description: Endpoint type
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNPM
      bit_offset: 20
      bit_width: 1
      description: Snoop mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: Stall
      bit_offset: 21
      bit_width: 1
      description: STALL handshake
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNAK
      bit_offset: 26
      bit_width: 1
      description: Clear NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SNAK
      bit_offset: 27
      bit_width: 1
      description: Set NAK
      read_allowed: false
      write_allowed: true
    - !Field
      name: SD0PID_SEVNFRM
      bit_offset: 28
      bit_width: 1
      description: "Set DATA0 PID/Set even\n              frame"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SODDFRM
      bit_offset: 29
      bit_width: 1
      description: Set odd frame
      read_allowed: false
      write_allowed: true
    - !Field
      name: EPDIS
      bit_offset: 30
      bit_width: 1
      description: Endpoint disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: EPENA
      bit_offset: 31
      bit_width: 1
      description: Endpoint enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: OTG_HS_DOEPTSIZ5
    addr: 0x3b0
    size_bits: 32
    description: "OTG_HS device endpoint-5 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ6
    addr: 0x3d0
    size_bits: 32
    description: "OTG_HS device endpoint-6 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
  - !Register
    name: OTG_HS_DOEPTSIZ7
    addr: 0x3f0
    size_bits: 32
    description: "OTG_HS device endpoint-7 transfer size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XFRSIZ
      bit_offset: 0
      bit_width: 19
      description: Transfer size
    - !Field
      name: PKTCNT
      bit_offset: 19
      bit_width: 10
      description: Packet count
    - !Field
      name: RXDPID_STUPCNT
      bit_offset: 29
      bit_width: 2
      description: "Received data PID/SETUP packet\n              count"
- !Module
  name: OTG1_HS_PWRCLK
  description: USB 1 on the go high speed
  base_addr: 0x40040e00
  size: 0x3f200
  registers:
  - !Register
    name: OTG_HS_PCGCR
    addr: 0x0
    size_bits: 32
    description: "Power and clock gating control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STPPCLK
      bit_offset: 0
      bit_width: 1
      description: Stop PHY clock
    - !Field
      name: GATEHCLK
      bit_offset: 1
      bit_width: 1
      description: Gate HCLK
    - !Field
      name: PHYSUSP
      bit_offset: 4
      bit_width: 1
      description: PHY suspended
- !Module
  name: OTG2_HS_PWRCLK
  description: USB 1 on the go high speed
  base_addr: 0x40080e00
  size: 0x3f200
  registers:
  - !Register
    name: OTG_HS_PCGCR
    addr: 0x0
    size_bits: 32
    description: "Power and clock gating control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STPPCLK
      bit_offset: 0
      bit_width: 1
      description: Stop PHY clock
    - !Field
      name: GATEHCLK
      bit_offset: 1
      bit_width: 1
      description: Gate HCLK
    - !Field
      name: PHYSUSP
      bit_offset: 4
      bit_width: 1
      description: PHY suspended
- !Module
  name: Ethernet_MAC
  description: "Ethernet: media access control\n      (MAC)"
  base_addr: 0x40028000
  size: 0x1400
  registers:
  - !Register
    name: DMAMR
    addr: 0x1000
    size_bits: 32
    description: DMA mode register
    fields:
    - !Field
      name: SWR
      bit_offset: 0
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DA
      bit_offset: 1
      bit_width: 1
      description: "DMA Tx or Rx Arbitration\n              Scheme"
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXPR
      bit_offset: 11
      bit_width: 1
      description: Transmit priority
      read_allowed: true
      write_allowed: false
    - !Field
      name: PR
      bit_offset: 12
      bit_width: 3
      description: Priority ratio
      read_allowed: true
      write_allowed: false
    - !Field
      name: INTM
      bit_offset: 16
      bit_width: 1
      description: Interrupt Mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMASBMR
    addr: 0x1004
    size_bits: 32
    description: System bus mode register
    reset_value: 0x1010000
    fields:
    - !Field
      name: FB
      bit_offset: 0
      bit_width: 1
      description: Fixed Burst Length
      read_allowed: true
      write_allowed: true
    - !Field
      name: AAL
      bit_offset: 12
      bit_width: 1
      description: Address-Aligned Beats
      read_allowed: true
      write_allowed: true
    - !Field
      name: MB
      bit_offset: 14
      bit_width: 1
      description: Mixed Burst
      read_allowed: true
      write_allowed: false
    - !Field
      name: RB
      bit_offset: 15
      bit_width: 1
      description: Rebuild INCRx Burst
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMAISR
    addr: 0x1008
    size_bits: 32
    description: Interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DC0IS
      bit_offset: 0
      bit_width: 1
      description: "DMA Channel Interrupt\n              Status"
    - !Field
      name: MTLIS
      bit_offset: 16
      bit_width: 1
      description: MTL Interrupt Status
    - !Field
      name: MACIS
      bit_offset: 17
      bit_width: 1
      description: MAC Interrupt Status
  - !Register
    name: DMADSR
    addr: 0x100c
    size_bits: 32
    description: Debug status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AXWHSTS
      bit_offset: 0
      bit_width: 1
      description: AHB Master Write Channel
    - !Field
      name: RPS0
      bit_offset: 8
      bit_width: 4
      description: "DMA Channel Receive Process\n              State"
    - !Field
      name: TPS0
      bit_offset: 12
      bit_width: 4
      description: "DMA Channel Transmit Process\n              State"
  - !Register
    name: DMACCR
    addr: 0x1100
    size_bits: 32
    description: Channel control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSS
      bit_offset: 0
      bit_width: 14
      description: Maximum Segment Size
    - !Field
      name: PBLX8
      bit_offset: 16
      bit_width: 1
      description: 8xPBL mode
    - !Field
      name: DSL
      bit_offset: 18
      bit_width: 3
      description: Descriptor Skip Length
  - !Register
    name: DMACTxCR
    addr: 0x1104
    size_bits: 32
    description: "Channel transmit control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 1
      description: "Start or Stop Transmission\n              Command"
    - !Field
      name: OSF
      bit_offset: 4
      bit_width: 1
      description: Operate on Second Packet
    - !Field
      name: TSE
      bit_offset: 12
      bit_width: 1
      description: TCP Segmentation Enabled
    - !Field
      name: TXPBL
      bit_offset: 16
      bit_width: 6
      description: "Transmit Programmable Burst\n              Length"
  - !Register
    name: DMACRxCR
    addr: 0x1108
    size_bits: 32
    description: "Channel receive control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SR
      bit_offset: 0
      bit_width: 1
      description: "Start or Stop Receive\n              Command"
    - !Field
      name: RBSZ
      bit_offset: 1
      bit_width: 14
      description: Receive Buffer size
    - !Field
      name: RXPBL
      bit_offset: 16
      bit_width: 6
      description: RXPBL
    - !Field
      name: RPF
      bit_offset: 31
      bit_width: 1
      description: "DMA Rx Channel Packet\n              Flush"
  - !Register
    name: DMACTxDLAR
    addr: 0x1114
    size_bits: 32
    description: "Channel Tx descriptor list address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDESLA
      bit_offset: 2
      bit_width: 30
      description: Start of Transmit List
  - !Register
    name: DMACRxDLAR
    addr: 0x111c
    size_bits: 32
    description: "Channel Rx descriptor list address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDESLA
      bit_offset: 2
      bit_width: 30
      description: Start of Receive List
  - !Register
    name: DMACTxDTPR
    addr: 0x1120
    size_bits: 32
    description: "Channel Tx descriptor tail pointer\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDT
      bit_offset: 2
      bit_width: 30
      description: "Transmit Descriptor Tail\n              Pointer"
  - !Register
    name: DMACRxDTPR
    addr: 0x1128
    size_bits: 32
    description: "Channel Rx descriptor tail pointer\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDT
      bit_offset: 2
      bit_width: 30
      description: "Receive Descriptor Tail\n              Pointer"
  - !Register
    name: DMACTxRLR
    addr: 0x112c
    size_bits: 32
    description: "Channel Tx descriptor ring length\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDRL
      bit_offset: 0
      bit_width: 10
      description: "Transmit Descriptor Ring\n              Length"
  - !Register
    name: DMACRxRLR
    addr: 0x1130
    size_bits: 32
    description: "Channel Rx descriptor ring length\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDRL
      bit_offset: 0
      bit_width: 10
      description: "Receive Descriptor Ring\n              Length"
  - !Register
    name: DMACIER
    addr: 0x1134
    size_bits: 32
    description: "Channel interrupt enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 1
      description: Transmit Interrupt Enable
    - !Field
      name: TXSE
      bit_offset: 1
      bit_width: 1
      description: Transmit Stopped Enable
    - !Field
      name: TBUE
      bit_offset: 2
      bit_width: 1
      description: "Transmit Buffer Unavailable\n              Enable"
    - !Field
      name: RIE
      bit_offset: 6
      bit_width: 1
      description: Receive Interrupt Enable
    - !Field
      name: RBUE
      bit_offset: 7
      bit_width: 1
      description: "Receive Buffer Unavailable\n              Enable"
    - !Field
      name: RSE
      bit_offset: 8
      bit_width: 1
      description: Receive Stopped Enable
    - !Field
      name: RWTE
      bit_offset: 9
      bit_width: 1
      description: "Receive Watchdog Timeout\n              Enable"
    - !Field
      name: ETIE
      bit_offset: 10
      bit_width: 1
      description: "Early Transmit Interrupt\n              Enable"
    - !Field
      name: ERIE
      bit_offset: 11
      bit_width: 1
      description: "Early Receive Interrupt\n              Enable"
    - !Field
      name: FBEE
      bit_offset: 12
      bit_width: 1
      description: Fatal Bus Error Enable
    - !Field
      name: CDEE
      bit_offset: 13
      bit_width: 1
      description: "Context Descriptor Error\n              Enable"
    - !Field
      name: AIE
      bit_offset: 14
      bit_width: 1
      description: "Abnormal Interrupt Summary\n              Enable"
    - !Field
      name: NIE
      bit_offset: 15
      bit_width: 1
      description: "Normal Interrupt Summary\n              Enable"
  - !Register
    name: DMACRxIWTR
    addr: 0x1138
    size_bits: 32
    description: "Channel Rx interrupt watchdog timer\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RWT
      bit_offset: 0
      bit_width: 8
      description: "Receive Interrupt Watchdog Timer\n              Count"
  - !Register
    name: DMACCATxDR
    addr: 0x1144
    size_bits: 32
    description: "Channel current application transmit\n          descriptor register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CURTDESAPTR
      bit_offset: 0
      bit_width: 32
      description: "Application Transmit Descriptor Address\n              Pointer"
  - !Register
    name: DMACCARxDR
    addr: 0x114c
    size_bits: 32
    description: "Channel current application receive\n          descriptor register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CURRDESAPTR
      bit_offset: 0
      bit_width: 32
      description: "Application Receive Descriptor Address\n              Pointer"
  - !Register
    name: DMACCATxBR
    addr: 0x1154
    size_bits: 32
    description: "Channel current application transmit buffer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CURTBUFAPTR
      bit_offset: 0
      bit_width: 32
      description: "Application Transmit Buffer Address\n              Pointer"
  - !Register
    name: DMACCARxBR
    addr: 0x115c
    size_bits: 32
    description: "Channel current application receive buffer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CURRBUFAPTR
      bit_offset: 0
      bit_width: 32
      description: "Application Receive Buffer Address\n              Pointer"
  - !Register
    name: DMACSR
    addr: 0x1160
    size_bits: 32
    description: Channel status register
    fields:
    - !Field
      name: TI
      bit_offset: 0
      bit_width: 1
      description: Transmit Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TPS
      bit_offset: 1
      bit_width: 1
      description: Transmit Process Stopped
      read_allowed: true
      write_allowed: true
    - !Field
      name: TBU
      bit_offset: 2
      bit_width: 1
      description: "Transmit Buffer\n              Unavailable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: RI
      bit_offset: 6
      bit_width: 1
      description: Receive Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RBU
      bit_offset: 7
      bit_width: 1
      description: Receive Buffer Unavailable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RPS
      bit_offset: 8
      bit_width: 1
      description: Receive Process Stopped
      read_allowed: true
      write_allowed: true
    - !Field
      name: RWT
      bit_offset: 9
      bit_width: 1
      description: Receive Watchdog Timeout
      read_allowed: true
      write_allowed: true
    - !Field
      name: ET
      bit_offset: 10
      bit_width: 1
      description: Early Transmit Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ER
      bit_offset: 11
      bit_width: 1
      description: Early Receive Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: FBE
      bit_offset: 12
      bit_width: 1
      description: Fatal Bus Error
      read_allowed: true
      write_allowed: true
    - !Field
      name: CDE
      bit_offset: 13
      bit_width: 1
      description: Context Descriptor Error
      read_allowed: true
      write_allowed: true
    - !Field
      name: AIS
      bit_offset: 14
      bit_width: 1
      description: Abnormal Interrupt Summary
      read_allowed: true
      write_allowed: true
    - !Field
      name: NIS
      bit_offset: 15
      bit_width: 1
      description: Normal Interrupt Summary
      read_allowed: true
      write_allowed: true
    - !Field
      name: TEB
      bit_offset: 16
      bit_width: 3
      description: Tx DMA Error Bits
      read_allowed: true
      write_allowed: false
    - !Field
      name: REB
      bit_offset: 19
      bit_width: 3
      description: Rx DMA Error Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMACMFCR
    addr: 0x116c
    size_bits: 32
    description: "Channel missed frame count\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MFC
      bit_offset: 0
      bit_width: 11
      description: Dropped Packet Counters
    - !Field
      name: MFCO
      bit_offset: 15
      bit_width: 1
      description: "Overflow status of the MFC\n              Counter"
  - !Register
    name: MTLOMR
    addr: 0xc00
    size_bits: 32
    description: Operating mode Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTXSTS
      bit_offset: 1
      bit_width: 1
      description: DTXSTS
    - !Field
      name: CNTPRST
      bit_offset: 8
      bit_width: 1
      description: CNTPRST
    - !Field
      name: CNTCLR
      bit_offset: 9
      bit_width: 1
      description: CNTCLR
  - !Register
    name: MTLISR
    addr: 0xc20
    size_bits: 32
    description: Interrupt status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: Q0IS
      bit_offset: 0
      bit_width: 1
      description: Queue interrupt status
  - !Register
    name: MTLTxQOMR
    addr: 0xd00
    size_bits: 32
    description: "Tx queue operating mode\n          Register"
    reset_value: 0x70008
    fields:
    - !Field
      name: FTQ
      bit_offset: 0
      bit_width: 1
      description: Flush Transmit Queue
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSF
      bit_offset: 1
      bit_width: 1
      description: Transmit Store and Forward
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXQEN
      bit_offset: 2
      bit_width: 2
      description: Transmit Queue Enable
      read_allowed: true
      write_allowed: false
    - !Field
      name: TTC
      bit_offset: 4
      bit_width: 3
      description: Transmit Threshold Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: TQS
      bit_offset: 16
      bit_width: 9
      description: Transmit Queue Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: MTLTxQUR
    addr: 0xd04
    size_bits: 32
    description: Tx queue underflow register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UFFRMCNT
      bit_offset: 0
      bit_width: 11
      description: Underflow Packet Counter
    - !Field
      name: UFCNTOVF
      bit_offset: 11
      bit_width: 1
      description: UFCNTOVF
  - !Register
    name: MTLTxQDR
    addr: 0xd08
    size_bits: 32
    description: Tx queue debug Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXQPAUSED
      bit_offset: 0
      bit_width: 1
      description: TXQPAUSED
    - !Field
      name: TRCSTS
      bit_offset: 1
      bit_width: 2
      description: TRCSTS
    - !Field
      name: TWCSTS
      bit_offset: 3
      bit_width: 1
      description: TWCSTS
    - !Field
      name: TXQSTS
      bit_offset: 4
      bit_width: 1
      description: TXQSTS
    - !Field
      name: TXSTSFSTS
      bit_offset: 5
      bit_width: 1
      description: TXSTSFSTS
    - !Field
      name: PTXQ
      bit_offset: 16
      bit_width: 3
      description: PTXQ
    - !Field
      name: STXSTSF
      bit_offset: 20
      bit_width: 3
      description: STXSTSF
  - !Register
    name: MTLQICSR
    addr: 0xd2c
    size_bits: 32
    description: "Queue interrupt control status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXUNFIS
      bit_offset: 0
      bit_width: 1
      description: TXUNFIS
    - !Field
      name: TXUIE
      bit_offset: 8
      bit_width: 1
      description: TXUIE
    - !Field
      name: RXOVFIS
      bit_offset: 16
      bit_width: 1
      description: RXOVFIS
    - !Field
      name: RXOIE
      bit_offset: 24
      bit_width: 1
      description: RXOIE
  - !Register
    name: MTLRxQOMR
    addr: 0xd30
    size_bits: 32
    description: "Rx queue operating mode\n          register"
    reset_value: 0x700000
    fields:
    - !Field
      name: RTC
      bit_offset: 0
      bit_width: 2
      description: RTC
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUP
      bit_offset: 3
      bit_width: 1
      description: FUP
      read_allowed: true
      write_allowed: true
    - !Field
      name: FEP
      bit_offset: 4
      bit_width: 1
      description: FEP
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSF
      bit_offset: 5
      bit_width: 1
      description: RSF
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_TCP_EF
      bit_offset: 6
      bit_width: 1
      description: DIS_TCP_EF
      read_allowed: true
      write_allowed: true
    - !Field
      name: EHFC
      bit_offset: 7
      bit_width: 1
      description: EHFC
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFA
      bit_offset: 8
      bit_width: 3
      description: RFA
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFD
      bit_offset: 14
      bit_width: 3
      description: RFD
      read_allowed: true
      write_allowed: true
    - !Field
      name: RQS
      bit_offset: 20
      bit_width: 3
      description: RQS
      read_allowed: true
      write_allowed: false
  - !Register
    name: MTLRxQMPOCR
    addr: 0xd34
    size_bits: 32
    description: "Rx queue missed packet and overflow counter\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OVFPKTCNT
      bit_offset: 0
      bit_width: 11
      description: OVFPKTCNT
    - !Field
      name: OVFCNTOVF
      bit_offset: 11
      bit_width: 1
      description: OVFCNTOVF
    - !Field
      name: MISPKTCNT
      bit_offset: 16
      bit_width: 11
      description: MISPKTCNT
    - !Field
      name: MISCNTOVF
      bit_offset: 27
      bit_width: 1
      description: MISCNTOVF
  - !Register
    name: MTLRxQDR
    addr: 0xd38
    size_bits: 32
    description: Rx queue debug register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RWCSTS
      bit_offset: 0
      bit_width: 1
      description: RWCSTS
    - !Field
      name: RRCSTS
      bit_offset: 1
      bit_width: 2
      description: RRCSTS
    - !Field
      name: RXQSTS
      bit_offset: 4
      bit_width: 2
      description: RXQSTS
    - !Field
      name: PRXQ
      bit_offset: 16
      bit_width: 14
      description: PRXQ
  - !Register
    name: MACCR
    addr: 0x0
    size_bits: 32
    description: "Operating mode configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RE
      bit_offset: 0
      bit_width: 1
      description: Receiver Enable
    - !Field
      name: TE
      bit_offset: 1
      bit_width: 1
      description: TE
    - !Field
      name: PRELEN
      bit_offset: 2
      bit_width: 2
      description: PRELEN
    - !Field
      name: DC
      bit_offset: 4
      bit_width: 1
      description: DC
    - !Field
      name: BL
      bit_offset: 5
      bit_width: 2
      description: BL
    - !Field
      name: DR
      bit_offset: 8
      bit_width: 1
      description: DR
    - !Field
      name: DCRS
      bit_offset: 9
      bit_width: 1
      description: DCRS
    - !Field
      name: DO
      bit_offset: 10
      bit_width: 1
      description: DO
    - !Field
      name: ECRSFD
      bit_offset: 11
      bit_width: 1
      description: ECRSFD
    - !Field
      name: LM
      bit_offset: 12
      bit_width: 1
      description: LM
    - !Field
      name: DM
      bit_offset: 13
      bit_width: 1
      description: DM
    - !Field
      name: FES
      bit_offset: 14
      bit_width: 1
      description: FES
    - !Field
      name: JE
      bit_offset: 16
      bit_width: 1
      description: JE
    - !Field
      name: JD
      bit_offset: 17
      bit_width: 1
      description: JD
    - !Field
      name: WD
      bit_offset: 19
      bit_width: 1
      description: WD
    - !Field
      name: ACS
      bit_offset: 20
      bit_width: 1
      description: ACS
    - !Field
      name: CST
      bit_offset: 21
      bit_width: 1
      description: CST
    - !Field
      name: S2KP
      bit_offset: 22
      bit_width: 1
      description: S2KP
    - !Field
      name: GPSLCE
      bit_offset: 23
      bit_width: 1
      description: GPSLCE
    - !Field
      name: IPG
      bit_offset: 24
      bit_width: 3
      description: IPG
    - !Field
      name: IPC
      bit_offset: 27
      bit_width: 1
      description: IPC
    - !Field
      name: SARC
      bit_offset: 28
      bit_width: 3
      description: SARC
    - !Field
      name: ARPEN
      bit_offset: 31
      bit_width: 1
      description: ARPEN
  - !Register
    name: MACECR
    addr: 0x4
    size_bits: 32
    description: "Extended operating mode configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPSL
      bit_offset: 0
      bit_width: 14
      description: GPSL
    - !Field
      name: DCRCC
      bit_offset: 16
      bit_width: 1
      description: DCRCC
    - !Field
      name: SPEN
      bit_offset: 17
      bit_width: 1
      description: SPEN
    - !Field
      name: USP
      bit_offset: 18
      bit_width: 1
      description: USP
    - !Field
      name: EIPGEN
      bit_offset: 24
      bit_width: 1
      description: EIPGEN
    - !Field
      name: EIPG
      bit_offset: 25
      bit_width: 5
      description: EIPG
  - !Register
    name: MACPFR
    addr: 0x8
    size_bits: 32
    description: "Packet filtering control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PR
      bit_offset: 0
      bit_width: 1
      description: PR
    - !Field
      name: HUC
      bit_offset: 1
      bit_width: 1
      description: HUC
    - !Field
      name: HMC
      bit_offset: 2
      bit_width: 1
      description: HMC
    - !Field
      name: DAIF
      bit_offset: 3
      bit_width: 1
      description: DAIF
    - !Field
      name: PM
      bit_offset: 4
      bit_width: 1
      description: PM
    - !Field
      name: DBF
      bit_offset: 5
      bit_width: 1
      description: DBF
    - !Field
      name: PCF
      bit_offset: 6
      bit_width: 2
      description: PCF
    - !Field
      name: SAIF
      bit_offset: 8
      bit_width: 1
      description: SAIF
    - !Field
      name: SAF
      bit_offset: 9
      bit_width: 1
      description: SAF
    - !Field
      name: HPF
      bit_offset: 10
      bit_width: 1
      description: HPF
    - !Field
      name: VTFE
      bit_offset: 16
      bit_width: 1
      description: VTFE
    - !Field
      name: IPFE
      bit_offset: 20
      bit_width: 1
      description: IPFE
    - !Field
      name: DNTU
      bit_offset: 21
      bit_width: 1
      description: DNTU
    - !Field
      name: RA
      bit_offset: 31
      bit_width: 1
      description: RA
  - !Register
    name: MACWTR
    addr: 0xc
    size_bits: 32
    description: Watchdog timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WTO
      bit_offset: 0
      bit_width: 4
      description: WTO
    - !Field
      name: PWE
      bit_offset: 8
      bit_width: 1
      description: PWE
  - !Register
    name: MACHT0R
    addr: 0x10
    size_bits: 32
    description: Hash Table 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HT31T0
      bit_offset: 0
      bit_width: 32
      description: HT31T0
  - !Register
    name: MACHT1R
    addr: 0x14
    size_bits: 32
    description: Hash Table 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HT63T32
      bit_offset: 0
      bit_width: 32
      description: HT63T32
  - !Register
    name: MACVTR
    addr: 0x50
    size_bits: 32
    description: VLAN tag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VL
      bit_offset: 0
      bit_width: 16
      description: VL
    - !Field
      name: ETV
      bit_offset: 16
      bit_width: 1
      description: ETV
    - !Field
      name: VTIM
      bit_offset: 17
      bit_width: 1
      description: VTIM
    - !Field
      name: ESVL
      bit_offset: 18
      bit_width: 1
      description: ESVL
    - !Field
      name: ERSVLM
      bit_offset: 19
      bit_width: 1
      description: ERSVLM
    - !Field
      name: DOVLTC
      bit_offset: 20
      bit_width: 1
      description: DOVLTC
    - !Field
      name: EVLS
      bit_offset: 21
      bit_width: 2
      description: EVLS
    - !Field
      name: EVLRXS
      bit_offset: 24
      bit_width: 1
      description: EVLRXS
    - !Field
      name: VTHM
      bit_offset: 25
      bit_width: 1
      description: VTHM
    - !Field
      name: EDVLP
      bit_offset: 26
      bit_width: 1
      description: EDVLP
    - !Field
      name: ERIVLT
      bit_offset: 27
      bit_width: 1
      description: ERIVLT
    - !Field
      name: EIVLS
      bit_offset: 28
      bit_width: 2
      description: EIVLS
    - !Field
      name: EIVLRXS
      bit_offset: 31
      bit_width: 1
      description: EIVLRXS
  - !Register
    name: MACVHTR
    addr: 0x58
    size_bits: 32
    description: VLAN Hash table register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VLHT
      bit_offset: 0
      bit_width: 16
      description: VLHT
  - !Register
    name: MACVIR
    addr: 0x60
    size_bits: 32
    description: VLAN inclusion register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VLT
      bit_offset: 0
      bit_width: 16
      description: VLT
    - !Field
      name: VLC
      bit_offset: 16
      bit_width: 2
      description: VLC
    - !Field
      name: VLP
      bit_offset: 18
      bit_width: 1
      description: VLP
    - !Field
      name: CSVL
      bit_offset: 19
      bit_width: 1
      description: CSVL
    - !Field
      name: VLTI
      bit_offset: 20
      bit_width: 1
      description: VLTI
  - !Register
    name: MACIVIR
    addr: 0x64
    size_bits: 32
    description: Inner VLAN inclusion register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VLT
      bit_offset: 0
      bit_width: 16
      description: VLT
    - !Field
      name: VLC
      bit_offset: 16
      bit_width: 2
      description: VLC
    - !Field
      name: VLP
      bit_offset: 18
      bit_width: 1
      description: VLP
    - !Field
      name: CSVL
      bit_offset: 19
      bit_width: 1
      description: CSVL
    - !Field
      name: VLTI
      bit_offset: 20
      bit_width: 1
      description: VLTI
  - !Register
    name: MACQTxFCR
    addr: 0x70
    size_bits: 32
    description: Tx Queue flow control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FCB_BPA
      bit_offset: 0
      bit_width: 1
      description: FCB_BPA
    - !Field
      name: TFE
      bit_offset: 1
      bit_width: 1
      description: TFE
    - !Field
      name: PLT
      bit_offset: 4
      bit_width: 3
      description: PLT
    - !Field
      name: DZPQ
      bit_offset: 7
      bit_width: 1
      description: DZPQ
    - !Field
      name: PT
      bit_offset: 16
      bit_width: 16
      description: PT
  - !Register
    name: MACRxFCR
    addr: 0x90
    size_bits: 32
    description: Rx flow control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFE
      bit_offset: 0
      bit_width: 1
      description: RFE
    - !Field
      name: UP
      bit_offset: 1
      bit_width: 1
      description: UP
  - !Register
    name: MACISR
    addr: 0xb0
    size_bits: 32
    description: Interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PHYIS
      bit_offset: 3
      bit_width: 1
      description: PHYIS
    - !Field
      name: PMTIS
      bit_offset: 4
      bit_width: 1
      description: PMTIS
    - !Field
      name: LPIIS
      bit_offset: 5
      bit_width: 1
      description: LPIIS
    - !Field
      name: MMCIS
      bit_offset: 8
      bit_width: 1
      description: MMCIS
    - !Field
      name: MMCRXIS
      bit_offset: 9
      bit_width: 1
      description: MMCRXIS
    - !Field
      name: MMCTXIS
      bit_offset: 10
      bit_width: 1
      description: MMCTXIS
    - !Field
      name: TSIS
      bit_offset: 12
      bit_width: 1
      description: TSIS
    - !Field
      name: TXSTSIS
      bit_offset: 13
      bit_width: 1
      description: TXSTSIS
    - !Field
      name: RXSTSIS
      bit_offset: 14
      bit_width: 1
      description: RXSTSIS
  - !Register
    name: MACIER
    addr: 0xb4
    size_bits: 32
    description: Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PHYIE
      bit_offset: 3
      bit_width: 1
      description: PHYIE
    - !Field
      name: PMTIE
      bit_offset: 4
      bit_width: 1
      description: PMTIE
    - !Field
      name: LPIIE
      bit_offset: 5
      bit_width: 1
      description: LPIIE
    - !Field
      name: TSIE
      bit_offset: 12
      bit_width: 1
      description: TSIE
    - !Field
      name: TXSTSIE
      bit_offset: 13
      bit_width: 1
      description: TXSTSIE
    - !Field
      name: RXSTSIE
      bit_offset: 14
      bit_width: 1
      description: RXSTSIE
  - !Register
    name: MACRxTxSR
    addr: 0xb8
    size_bits: 32
    description: Rx Tx status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TJT
      bit_offset: 0
      bit_width: 1
      description: TJT
    - !Field
      name: NCARR
      bit_offset: 1
      bit_width: 1
      description: NCARR
    - !Field
      name: LCARR
      bit_offset: 2
      bit_width: 1
      description: LCARR
    - !Field
      name: EXDEF
      bit_offset: 3
      bit_width: 1
      description: EXDEF
    - !Field
      name: LCOL
      bit_offset: 4
      bit_width: 1
      description: LCOL
    - !Field
      name: EXCOL
      bit_offset: 5
      bit_width: 1
      description: LCOL
    - !Field
      name: RWT
      bit_offset: 8
      bit_width: 1
      description: RWT
  - !Register
    name: MACPCSR
    addr: 0xc0
    size_bits: 32
    description: PMT control status register
    fields:
    - !Field
      name: PWRDWN
      bit_offset: 0
      bit_width: 1
      description: PWRDWN
      read_allowed: true
      write_allowed: true
    - !Field
      name: MGKPKTEN
      bit_offset: 1
      bit_width: 1
      description: MGKPKTEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RWKPKTEN
      bit_offset: 2
      bit_width: 1
      description: RWKPKTEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: MGKPRCVD
      bit_offset: 5
      bit_width: 1
      description: MGKPRCVD
      read_allowed: true
      write_allowed: false
    - !Field
      name: RWKPRCVD
      bit_offset: 6
      bit_width: 1
      description: RWKPRCVD
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLBLUCAST
      bit_offset: 9
      bit_width: 1
      description: GLBLUCAST
      read_allowed: true
      write_allowed: true
    - !Field
      name: RWKPFE
      bit_offset: 10
      bit_width: 1
      description: RWKPFE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RWKPTR
      bit_offset: 24
      bit_width: 5
      description: RWKPTR
      read_allowed: true
      write_allowed: true
    - !Field
      name: RWKFILTRST
      bit_offset: 31
      bit_width: 1
      description: RWKFILTRST
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACRWKPFR
    addr: 0xc4
    size_bits: 32
    description: "Remove wakeup packet filter\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WKUPFRMFTR
      bit_offset: 0
      bit_width: 32
      description: WKUPFRMFTR
  - !Register
    name: MACLCSR
    addr: 0xd0
    size_bits: 32
    description: LPI control status register
    fields:
    - !Field
      name: TLPIEN
      bit_offset: 0
      bit_width: 1
      description: TLPIEN
      read_allowed: true
      write_allowed: false
    - !Field
      name: TLPIEX
      bit_offset: 1
      bit_width: 1
      description: TLPIEX
      read_allowed: true
      write_allowed: false
    - !Field
      name: RLPIEN
      bit_offset: 2
      bit_width: 1
      description: RLPIEN
      read_allowed: true
      write_allowed: false
    - !Field
      name: RLPIEX
      bit_offset: 3
      bit_width: 1
      description: RLPIEX
      read_allowed: true
      write_allowed: false
    - !Field
      name: TLPIST
      bit_offset: 8
      bit_width: 1
      description: TLPIST
      read_allowed: true
      write_allowed: false
    - !Field
      name: RLPIST
      bit_offset: 9
      bit_width: 1
      description: RLPIST
      read_allowed: true
      write_allowed: false
    - !Field
      name: LPIEN
      bit_offset: 16
      bit_width: 1
      description: LPIEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLS
      bit_offset: 17
      bit_width: 1
      description: PLS
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLSEN
      bit_offset: 18
      bit_width: 1
      description: PLSEN
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPITXA
      bit_offset: 19
      bit_width: 1
      description: LPITXA
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPITE
      bit_offset: 20
      bit_width: 1
      description: LPITE
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPITCSE
      bit_offset: 21
      bit_width: 1
      description: LPITCSE
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLTCR
    addr: 0xd4
    size_bits: 32
    description: LPI timers control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3e80000
    fields:
    - !Field
      name: TWT
      bit_offset: 0
      bit_width: 16
      description: TWT
    - !Field
      name: LST
      bit_offset: 16
      bit_width: 10
      description: LST
  - !Register
    name: MACLETR
    addr: 0xd8
    size_bits: 32
    description: LPI entry timer register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPIET
      bit_offset: 0
      bit_width: 17
      description: LPIET
  - !Register
    name: MAC1USTCR
    addr: 0xdc
    size_bits: 32
    description: "1-microsecond-tick counter\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIC_1US_CNTR
      bit_offset: 0
      bit_width: 12
      description: TIC_1US_CNTR
  - !Register
    name: MACVR
    addr: 0x110
    size_bits: 32
    description: Version register
    read_allowed: true
    write_allowed: false
    reset_value: 0x3041
    fields:
    - !Field
      name: SNPSVER
      bit_offset: 0
      bit_width: 8
      description: SNPSVER
    - !Field
      name: USERVER
      bit_offset: 8
      bit_width: 8
      description: USERVER
  - !Register
    name: MACHWF1R
    addr: 0x120
    size_bits: 32
    description: HW feature 1 register
    read_allowed: true
    write_allowed: false
    reset_value: 0x11841904
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 5
      description: RXFIFOSIZE
    - !Field
      name: TXFIFOSIZE
      bit_offset: 6
      bit_width: 5
      description: TXFIFOSIZE
    - !Field
      name: OSTEN
      bit_offset: 11
      bit_width: 1
      description: OSTEN
    - !Field
      name: PTOEN
      bit_offset: 12
      bit_width: 1
      description: PTOEN
    - !Field
      name: ADVTHWORD
      bit_offset: 13
      bit_width: 1
      description: ADVTHWORD
    - !Field
      name: DCBEN
      bit_offset: 16
      bit_width: 1
      description: DCBEN
    - !Field
      name: SPHEN
      bit_offset: 17
      bit_width: 1
      description: SPHEN
    - !Field
      name: TSOEN
      bit_offset: 18
      bit_width: 1
      description: TSOEN
    - !Field
      name: DBGMEMA
      bit_offset: 19
      bit_width: 1
      description: DBGMEMA
    - !Field
      name: AVSEL
      bit_offset: 20
      bit_width: 1
      description: AVSEL
    - !Field
      name: HASHTBLSZ
      bit_offset: 24
      bit_width: 2
      description: HASHTBLSZ
    - !Field
      name: L3L4FNUM
      bit_offset: 27
      bit_width: 4
      description: L3L4FNUM
  - !Register
    name: MACHWF2R
    addr: 0x124
    size_bits: 32
    description: HW feature 2 register
    read_allowed: true
    write_allowed: false
    reset_value: 0x41000000
    fields:
    - !Field
      name: RXQCNT
      bit_offset: 0
      bit_width: 4
      description: RXQCNT
    - !Field
      name: TXQCNT
      bit_offset: 6
      bit_width: 4
      description: TXQCNT
    - !Field
      name: RXCHCNT
      bit_offset: 12
      bit_width: 4
      description: RXCHCNT
    - !Field
      name: TXCHCNT
      bit_offset: 18
      bit_width: 4
      description: TXCHCNT
    - !Field
      name: PPSOUTNUM
      bit_offset: 24
      bit_width: 3
      description: PPSOUTNUM
    - !Field
      name: AUXSNAPNUM
      bit_offset: 28
      bit_width: 3
      description: AUXSNAPNUM
  - !Register
    name: MACMDIOAR
    addr: 0x200
    size_bits: 32
    description: MDIO address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 1
      description: MB
    - !Field
      name: C45E
      bit_offset: 1
      bit_width: 1
      description: C45E
    - !Field
      name: GOC
      bit_offset: 2
      bit_width: 2
      description: GOC
    - !Field
      name: SKAP
      bit_offset: 4
      bit_width: 1
      description: SKAP
    - !Field
      name: CR
      bit_offset: 8
      bit_width: 4
      description: CR
    - !Field
      name: NTC
      bit_offset: 12
      bit_width: 3
      description: NTC
    - !Field
      name: RDA
      bit_offset: 16
      bit_width: 5
      description: RDA
    - !Field
      name: PA
      bit_offset: 21
      bit_width: 5
      description: PA
    - !Field
      name: BTB
      bit_offset: 26
      bit_width: 1
      description: BTB
    - !Field
      name: PSE
      bit_offset: 27
      bit_width: 1
      description: PSE
  - !Register
    name: MACMDIODR
    addr: 0x204
    size_bits: 32
    description: MDIO data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MD
      bit_offset: 0
      bit_width: 16
      description: MD
    - !Field
      name: RA
      bit_offset: 16
      bit_width: 16
      description: RA
  - !Register
    name: MACARPAR
    addr: 0xae0
    size_bits: 32
    description: ARP address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARPPA
      bit_offset: 0
      bit_width: 32
      description: ARPPA
  - !Register
    name: MACA0HR
    addr: 0x300
    size_bits: 32
    description: Address 0 high register
    reset_value: 0x8000ffff
    fields:
    - !Field
      name: ADDRHI
      bit_offset: 0
      bit_width: 16
      description: ADDRHI
      read_allowed: true
      write_allowed: true
    - !Field
      name: AE
      bit_offset: 31
      bit_width: 1
      description: AE
      read_allowed: true
      write_allowed: false
  - !Register
    name: MACA0LR
    addr: 0x304
    size_bits: 32
    description: Address 0 low register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDRLO
      bit_offset: 0
      bit_width: 32
      description: ADDRLO
  - !Register
    name: MACA1LR
    addr: 0x30c
    size_bits: 32
    description: Address 1 low register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDRLO
      bit_offset: 0
      bit_width: 32
      description: ADDRLO
  - !Register
    name: MACA2LR
    addr: 0x314
    size_bits: 32
    description: Address 2 low register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDRLO
      bit_offset: 0
      bit_width: 32
      description: ADDRLO
  - !Register
    name: MACA3LR
    addr: 0x31c
    size_bits: 32
    description: Address 3 low register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDRLO
      bit_offset: 0
      bit_width: 32
      description: ADDRLO
  - !Register
    name: MACA1HR
    addr: 0x308
    size_bits: 32
    description: Address 1 high register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ADDRHI
      bit_offset: 0
      bit_width: 16
      description: ADDRHI
    - !Field
      name: MBC
      bit_offset: 24
      bit_width: 6
      description: MBC
    - !Field
      name: SA
      bit_offset: 30
      bit_width: 1
      description: SA
    - !Field
      name: AE
      bit_offset: 31
      bit_width: 1
      description: AE
  - !Register
    name: MACA2HR
    addr: 0x310
    size_bits: 32
    description: Address 2 high register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ADDRHI
      bit_offset: 0
      bit_width: 16
      description: ADDRHI
    - !Field
      name: MBC
      bit_offset: 24
      bit_width: 6
      description: MBC
    - !Field
      name: SA
      bit_offset: 30
      bit_width: 1
      description: SA
    - !Field
      name: AE
      bit_offset: 31
      bit_width: 1
      description: AE
  - !Register
    name: MACA3HR
    addr: 0x318
    size_bits: 32
    description: Address 3 high register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: ADDRHI
      bit_offset: 0
      bit_width: 16
      description: ADDRHI
    - !Field
      name: MBC
      bit_offset: 24
      bit_width: 6
      description: MBC
    - !Field
      name: SA
      bit_offset: 30
      bit_width: 1
      description: SA
    - !Field
      name: AE
      bit_offset: 31
      bit_width: 1
      description: AE
  - !Register
    name: MMC_CONTROL
    addr: 0x700
    size_bits: 32
    description: MMC control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTRST
      bit_offset: 0
      bit_width: 1
      description: CNTRST
    - !Field
      name: CNTSTOPRO
      bit_offset: 1
      bit_width: 1
      description: CNTSTOPRO
    - !Field
      name: RSTONRD
      bit_offset: 2
      bit_width: 1
      description: RSTONRD
    - !Field
      name: CNTFREEZ
      bit_offset: 3
      bit_width: 1
      description: CNTFREEZ
    - !Field
      name: CNTPRST
      bit_offset: 4
      bit_width: 1
      description: CNTPRST
    - !Field
      name: CNTPRSTLVL
      bit_offset: 5
      bit_width: 1
      description: CNTPRSTLVL
    - !Field
      name: UCDBC
      bit_offset: 8
      bit_width: 1
      description: UCDBC
  - !Register
    name: MMC_RX_INTERRUPT
    addr: 0x704
    size_bits: 32
    description: MMC Rx interrupt register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCRCERPIS
      bit_offset: 5
      bit_width: 1
      description: RXCRCERPIS
    - !Field
      name: RXALGNERPIS
      bit_offset: 6
      bit_width: 1
      description: RXALGNERPIS
    - !Field
      name: RXUCGPIS
      bit_offset: 17
      bit_width: 1
      description: RXUCGPIS
    - !Field
      name: RXLPIUSCIS
      bit_offset: 26
      bit_width: 1
      description: RXLPIUSCIS
    - !Field
      name: RXLPITRCIS
      bit_offset: 27
      bit_width: 1
      description: RXLPITRCIS
  - !Register
    name: MMC_TX_INTERRUPT
    addr: 0x708
    size_bits: 32
    description: MMC Tx interrupt register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXSCOLGPIS
      bit_offset: 14
      bit_width: 1
      description: TXSCOLGPIS
    - !Field
      name: TXMCOLGPIS
      bit_offset: 15
      bit_width: 1
      description: TXMCOLGPIS
    - !Field
      name: TXGPKTIS
      bit_offset: 21
      bit_width: 1
      description: TXGPKTIS
    - !Field
      name: TXLPIUSCIS
      bit_offset: 26
      bit_width: 1
      description: TXLPIUSCIS
    - !Field
      name: TXLPITRCIS
      bit_offset: 27
      bit_width: 1
      description: TXLPITRCIS
  - !Register
    name: MMC_RX_INTERRUPT_MASK
    addr: 0x70c
    size_bits: 32
    description: MMC Rx interrupt mask register
    fields:
    - !Field
      name: RXCRCERPIM
      bit_offset: 5
      bit_width: 1
      description: RXCRCERPIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXALGNERPIM
      bit_offset: 6
      bit_width: 1
      description: RXALGNERPIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXUCGPIM
      bit_offset: 17
      bit_width: 1
      description: RXUCGPIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXLPIUSCIM
      bit_offset: 26
      bit_width: 1
      description: RXLPIUSCIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXLPITRCIM
      bit_offset: 27
      bit_width: 1
      description: RXLPITRCIM
      read_allowed: true
      write_allowed: false
  - !Register
    name: MMC_TX_INTERRUPT_MASK
    addr: 0x710
    size_bits: 32
    description: MMC Tx interrupt mask register
    fields:
    - !Field
      name: TXSCOLGPIM
      bit_offset: 14
      bit_width: 1
      description: TXSCOLGPIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXMCOLGPIM
      bit_offset: 15
      bit_width: 1
      description: TXMCOLGPIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXGPKTIM
      bit_offset: 21
      bit_width: 1
      description: TXGPKTIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXLPIUSCIM
      bit_offset: 26
      bit_width: 1
      description: TXLPIUSCIM
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXLPITRCIM
      bit_offset: 27
      bit_width: 1
      description: TXLPITRCIM
      read_allowed: true
      write_allowed: false
  - !Register
    name: TX_SINGLE_COLLISION_GOOD_PACKETS
    addr: 0x74c
    size_bits: 32
    description: "Tx single collision good packets\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXSNGLCOLG
      bit_offset: 0
      bit_width: 32
      description: TXSNGLCOLG
  - !Register
    name: TX_MULTIPLE_COLLISION_GOOD_PACKETS
    addr: 0x750
    size_bits: 32
    description: "Tx multiple collision good packets\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXMULTCOLG
      bit_offset: 0
      bit_width: 32
      description: TXMULTCOLG
  - !Register
    name: TX_PACKET_COUNT_GOOD
    addr: 0x768
    size_bits: 32
    description: Tx packet count good register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXPKTG
      bit_offset: 0
      bit_width: 32
      description: TXPKTG
  - !Register
    name: RX_CRC_ERROR_PACKETS
    addr: 0x794
    size_bits: 32
    description: Rx CRC error packets register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCRCERR
      bit_offset: 0
      bit_width: 32
      description: RXCRCERR
  - !Register
    name: RX_ALIGNMENT_ERROR_PACKETS
    addr: 0x798
    size_bits: 32
    description: "Rx alignment error packets\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXALGNERR
      bit_offset: 0
      bit_width: 32
      description: RXALGNERR
  - !Register
    name: RX_UNICAST_PACKETS_GOOD
    addr: 0x7c4
    size_bits: 32
    description: "Rx unicast packets good\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXUCASTG
      bit_offset: 0
      bit_width: 32
      description: RXUCASTG
  - !Register
    name: TX_LPI_USEC_CNTR
    addr: 0x7ec
    size_bits: 32
    description: "Tx LPI microsecond timer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXLPIUSC
      bit_offset: 0
      bit_width: 32
      description: TXLPIUSC
  - !Register
    name: TX_LPI_TRAN_CNTR
    addr: 0x7f0
    size_bits: 32
    description: "Tx LPI transition counter\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXLPITRC
      bit_offset: 0
      bit_width: 32
      description: TXLPITRC
  - !Register
    name: RX_LPI_USEC_CNTR
    addr: 0x7f4
    size_bits: 32
    description: "Rx LPI microsecond counter\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXLPIUSC
      bit_offset: 0
      bit_width: 32
      description: RXLPIUSC
  - !Register
    name: RX_LPI_TRAN_CNTR
    addr: 0x7f8
    size_bits: 32
    description: "Rx LPI transition counter\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXLPITRC
      bit_offset: 0
      bit_width: 32
      description: RXLPITRC
  - !Register
    name: MACL3L4C0R
    addr: 0x900
    size_bits: 32
    description: L3 and L4 control 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3PEN0
      bit_offset: 0
      bit_width: 1
      description: L3PEN0
    - !Field
      name: L3SAM0
      bit_offset: 2
      bit_width: 1
      description: L3SAM0
    - !Field
      name: L3SAIM0
      bit_offset: 3
      bit_width: 1
      description: L3SAIM0
    - !Field
      name: L3DAM0
      bit_offset: 4
      bit_width: 1
      description: L3DAM0
    - !Field
      name: L3DAIM0
      bit_offset: 5
      bit_width: 1
      description: L3DAIM0
    - !Field
      name: L3HSBM0
      bit_offset: 6
      bit_width: 5
      description: L3HSBM0
    - !Field
      name: L3HDBM0
      bit_offset: 11
      bit_width: 5
      description: L3HDBM0
    - !Field
      name: L4PEN0
      bit_offset: 16
      bit_width: 1
      description: L4PEN0
    - !Field
      name: L4SPM0
      bit_offset: 18
      bit_width: 1
      description: L4SPM0
    - !Field
      name: L4SPIM0
      bit_offset: 19
      bit_width: 1
      description: L4SPIM0
    - !Field
      name: L4DPM0
      bit_offset: 20
      bit_width: 1
      description: L4DPM0
    - !Field
      name: L4DPIM0
      bit_offset: 21
      bit_width: 1
      description: L4DPIM0
  - !Register
    name: MACL4A0R
    addr: 0x904
    size_bits: 32
    description: "Layer4 address filter 0\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L4SP0
      bit_offset: 0
      bit_width: 16
      description: L4SP0
    - !Field
      name: L4DP0
      bit_offset: 16
      bit_width: 16
      description: L4DP0
  - !Register
    name: MACDR
    addr: 0x114
    size_bits: 32
    description: Debug register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RPESTS
      bit_offset: 0
      bit_width: 1
      description: RPESTS
    - !Field
      name: RFCFCSTS
      bit_offset: 1
      bit_width: 2
      description: RFCFCSTS
    - !Field
      name: TPESTS
      bit_offset: 16
      bit_width: 1
      description: TPESTS
    - !Field
      name: TFCSTS
      bit_offset: 17
      bit_width: 2
      description: TFCSTS
  - !Register
    name: MACL3A00R
    addr: 0x910
    size_bits: 32
    description: MACL3A00R
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A00
      bit_offset: 0
      bit_width: 32
      description: L3A00
  - !Register
    name: MACL3A10R
    addr: 0x914
    size_bits: 32
    description: "Layer3 address 1 filter 0\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A10
      bit_offset: 0
      bit_width: 32
      description: L3A10
  - !Register
    name: MACL3A20
    addr: 0x918
    size_bits: 32
    description: "Layer3 Address 2 filter 0\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A20
      bit_offset: 0
      bit_width: 32
      description: L3A20
  - !Register
    name: MACL3A30
    addr: 0x91c
    size_bits: 32
    description: "Layer3 Address 3 filter 0\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A30
      bit_offset: 0
      bit_width: 32
      description: L3A30
  - !Register
    name: MACL3L4C1R
    addr: 0x930
    size_bits: 32
    description: L3 and L4 control 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3PEN1
      bit_offset: 0
      bit_width: 1
      description: L3PEN1
    - !Field
      name: L3SAM1
      bit_offset: 2
      bit_width: 1
      description: L3SAM1
    - !Field
      name: L3SAIM1
      bit_offset: 3
      bit_width: 1
      description: L3SAIM1
    - !Field
      name: L3DAM1
      bit_offset: 4
      bit_width: 1
      description: L3DAM1
    - !Field
      name: L3DAIM1
      bit_offset: 5
      bit_width: 1
      description: L3DAIM1
    - !Field
      name: L3HSBM1
      bit_offset: 6
      bit_width: 5
      description: L3HSBM1
    - !Field
      name: L3HDBM1
      bit_offset: 11
      bit_width: 5
      description: L3HDBM1
    - !Field
      name: L4PEN1
      bit_offset: 16
      bit_width: 1
      description: L4PEN1
    - !Field
      name: L4SPM1
      bit_offset: 18
      bit_width: 1
      description: L4SPM1
    - !Field
      name: L4SPIM1
      bit_offset: 19
      bit_width: 1
      description: L4SPIM1
    - !Field
      name: L4DPM1
      bit_offset: 20
      bit_width: 1
      description: L4DPM1
    - !Field
      name: L4DPIM1
      bit_offset: 21
      bit_width: 1
      description: L4DPIM1
  - !Register
    name: MACL4A1R
    addr: 0x934
    size_bits: 32
    description: "Layer 4 address filter 1\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L4SP1
      bit_offset: 0
      bit_width: 16
      description: L4SP1
    - !Field
      name: L4DP1
      bit_offset: 16
      bit_width: 16
      description: L4DP1
  - !Register
    name: MACL3A01R
    addr: 0x940
    size_bits: 32
    description: "Layer3 address 0 filter 1\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A01
      bit_offset: 0
      bit_width: 32
      description: L3A01
  - !Register
    name: MACL3A11R
    addr: 0x944
    size_bits: 32
    description: "Layer3 address 1 filter 1\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A11
      bit_offset: 0
      bit_width: 32
      description: L3A11
  - !Register
    name: MACL3A21R
    addr: 0x948
    size_bits: 32
    description: "Layer3 address 2 filter 1\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A21
      bit_offset: 0
      bit_width: 32
      description: L3A21
  - !Register
    name: MACL3A31R
    addr: 0x94c
    size_bits: 32
    description: "Layer3 address 3 filter 1\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: L3A31
      bit_offset: 0
      bit_width: 32
      description: L3A31
  - !Register
    name: MACTSCR
    addr: 0xb00
    size_bits: 32
    description: Timestamp control Register
    reset_value: 0x200
    fields:
    - !Field
      name: TSENA
      bit_offset: 0
      bit_width: 1
      description: TSENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCFUPDT
      bit_offset: 1
      bit_width: 1
      description: TSCFUPDT
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSINIT
      bit_offset: 2
      bit_width: 1
      description: TSINIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSUPDT
      bit_offset: 3
      bit_width: 1
      description: TSUPDT
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSADDREG
      bit_offset: 5
      bit_width: 1
      description: TSADDREG
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENALL
      bit_offset: 8
      bit_width: 1
      description: TSENALL
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCTRLSSR
      bit_offset: 9
      bit_width: 1
      description: TSCTRLSSR
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSVER2ENA
      bit_offset: 10
      bit_width: 1
      description: TSVER2ENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSIPENA
      bit_offset: 11
      bit_width: 1
      description: TSIPENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSIPV6ENA
      bit_offset: 12
      bit_width: 1
      description: TSIPV6ENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSIPV4ENA
      bit_offset: 13
      bit_width: 1
      description: TSIPV4ENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSEVNTENA
      bit_offset: 14
      bit_width: 1
      description: TSEVNTENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSMSTRENA
      bit_offset: 15
      bit_width: 1
      description: TSMSTRENA
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNAPTYPSEL
      bit_offset: 16
      bit_width: 2
      description: SNAPTYPSEL
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENMACADDR
      bit_offset: 18
      bit_width: 1
      description: TSENMACADDR
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSC
      bit_offset: 19
      bit_width: 1
      description: CSC
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXTSSTSM
      bit_offset: 24
      bit_width: 1
      description: TXTSSTSM
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACSSIR
    addr: 0xb04
    size_bits: 32
    description: Sub-second increment register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SNSINC
      bit_offset: 8
      bit_width: 8
      description: SNSINC
    - !Field
      name: SSINC
      bit_offset: 16
      bit_width: 8
      description: SSINC
  - !Register
    name: MACSTSR
    addr: 0xb08
    size_bits: 32
    description: System time seconds register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 32
      description: TSS
  - !Register
    name: MACSTNR
    addr: 0xb0c
    size_bits: 32
    description: "System time nanoseconds\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSSS
      bit_offset: 0
      bit_width: 31
      description: TSSS
  - !Register
    name: MACSTSUR
    addr: 0xb10
    size_bits: 32
    description: "System time seconds update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 32
      description: TSS
  - !Register
    name: MACSTNUR
    addr: 0xb14
    size_bits: 32
    description: "System time nanoseconds update\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSSS
      bit_offset: 0
      bit_width: 31
      description: TSSS
    - !Field
      name: ADDSUB
      bit_offset: 31
      bit_width: 1
      description: ADDSUB
  - !Register
    name: MACTSAR
    addr: 0xb18
    size_bits: 32
    description: Timestamp addend register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSAR
      bit_offset: 0
      bit_width: 32
      description: TSAR
  - !Register
    name: MACTSSR
    addr: 0xb20
    size_bits: 32
    description: Timestamp status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TSSOVF
      bit_offset: 0
      bit_width: 1
      description: TSSOVF
    - !Field
      name: TSTARGT0
      bit_offset: 1
      bit_width: 1
      description: TSTARGT0
    - !Field
      name: AUXTSTRIG
      bit_offset: 2
      bit_width: 1
      description: AUXTSTRIG
    - !Field
      name: TSTRGTERR0
      bit_offset: 3
      bit_width: 1
      description: TSTRGTERR0
    - !Field
      name: TXTSSIS
      bit_offset: 15
      bit_width: 1
      description: TXTSSIS
    - !Field
      name: ATSSTN
      bit_offset: 16
      bit_width: 4
      description: ATSSTN
    - !Field
      name: ATSSTM
      bit_offset: 24
      bit_width: 1
      description: ATSSTM
    - !Field
      name: ATSNS
      bit_offset: 25
      bit_width: 5
      description: ATSNS
  - !Register
    name: MACTxTSSNR
    addr: 0xb30
    size_bits: 32
    description: "Tx timestamp status nanoseconds\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXTSSLO
      bit_offset: 0
      bit_width: 31
      description: TXTSSLO
    - !Field
      name: TXTSSMIS
      bit_offset: 31
      bit_width: 1
      description: TXTSSMIS
  - !Register
    name: MACTxTSSSR
    addr: 0xb34
    size_bits: 32
    description: "Tx timestamp status seconds\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXTSSHI
      bit_offset: 0
      bit_width: 32
      description: TXTSSHI
  - !Register
    name: MACACR
    addr: 0xb40
    size_bits: 32
    description: Auxiliary control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATSFC
      bit_offset: 0
      bit_width: 1
      description: ATSFC
    - !Field
      name: ATSEN0
      bit_offset: 4
      bit_width: 1
      description: ATSEN0
    - !Field
      name: ATSEN1
      bit_offset: 5
      bit_width: 1
      description: ATSEN1
    - !Field
      name: ATSEN2
      bit_offset: 6
      bit_width: 1
      description: ATSEN2
    - !Field
      name: ATSEN3
      bit_offset: 7
      bit_width: 1
      description: ATSEN3
  - !Register
    name: MACATSNR
    addr: 0xb48
    size_bits: 32
    description: "Auxiliary timestamp nanoseconds\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AUXTSLO
      bit_offset: 0
      bit_width: 31
      description: AUXTSLO
  - !Register
    name: MACATSSR
    addr: 0xb4c
    size_bits: 32
    description: "Auxiliary timestamp seconds\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AUXTSHI
      bit_offset: 0
      bit_width: 32
      description: AUXTSHI
  - !Register
    name: MACTSIACR
    addr: 0xb50
    size_bits: 32
    description: "Timestamp Ingress asymmetric correction\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSTIAC
      bit_offset: 0
      bit_width: 32
      description: OSTIAC
  - !Register
    name: MACTSEACR
    addr: 0xb54
    size_bits: 32
    description: "Timestamp Egress asymmetric correction\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSTEAC
      bit_offset: 0
      bit_width: 32
      description: OSTEAC
  - !Register
    name: MACTSICNR
    addr: 0xb58
    size_bits: 32
    description: "Timestamp Ingress correction nanosecond\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSIC
      bit_offset: 0
      bit_width: 32
      description: TSIC
  - !Register
    name: MACTSECNR
    addr: 0xb5c
    size_bits: 32
    description: "Timestamp Egress correction nanosecond\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSEC
      bit_offset: 0
      bit_width: 32
      description: TSEC
  - !Register
    name: MACPPSCR
    addr: 0xb70
    size_bits: 32
    description: PPS control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PPSCTRL
      bit_offset: 0
      bit_width: 4
      description: PPSCTRL
    - !Field
      name: PPSEN0
      bit_offset: 4
      bit_width: 1
      description: PPSEN0
    - !Field
      name: TRGTMODSEL0
      bit_offset: 5
      bit_width: 2
      description: TRGTMODSEL0
  - !Register
    name: MACPPSTTSR
    addr: 0xb80
    size_bits: 32
    description: "PPS target time seconds\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSTRH0
      bit_offset: 0
      bit_width: 31
      description: TSTRH0
  - !Register
    name: MACPPSTTNR
    addr: 0xb84
    size_bits: 32
    description: "PPS target time nanoseconds\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TTSL0
      bit_offset: 0
      bit_width: 31
      description: TTSL0
    - !Field
      name: TRGTBUSY0
      bit_offset: 31
      bit_width: 1
      description: TRGTBUSY0
  - !Register
    name: MACPPSIR
    addr: 0xb88
    size_bits: 32
    description: PPS interval register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PPSINT0
      bit_offset: 0
      bit_width: 32
      description: PPSINT0
  - !Register
    name: MACPPSWR
    addr: 0xb8c
    size_bits: 32
    description: PPS width register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PPSWIDTH0
      bit_offset: 0
      bit_width: 32
      description: PPSWIDTH0
  - !Register
    name: MACPOCR
    addr: 0xbc0
    size_bits: 32
    description: PTP Offload control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTOEN
      bit_offset: 0
      bit_width: 1
      description: PTOEN
    - !Field
      name: ASYNCEN
      bit_offset: 1
      bit_width: 1
      description: ASYNCEN
    - !Field
      name: APDREQEN
      bit_offset: 2
      bit_width: 1
      description: APDREQEN
    - !Field
      name: ASYNCTRIG
      bit_offset: 4
      bit_width: 1
      description: ASYNCTRIG
    - !Field
      name: APDREQTRIG
      bit_offset: 5
      bit_width: 1
      description: APDREQTRIG
    - !Field
      name: DRRDIS
      bit_offset: 6
      bit_width: 1
      description: DRRDIS
    - !Field
      name: DN
      bit_offset: 8
      bit_width: 8
      description: DN
  - !Register
    name: MACSPI0R
    addr: 0xbc4
    size_bits: 32
    description: "PTP Source Port Identity 0\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI0
      bit_offset: 0
      bit_width: 32
      description: SPI0
  - !Register
    name: MACSPI1R
    addr: 0xbc8
    size_bits: 32
    description: "PTP Source port identity 1\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI1
      bit_offset: 0
      bit_width: 32
      description: SPI1
  - !Register
    name: MACSPI2R
    addr: 0xbcc
    size_bits: 32
    description: "PTP Source port identity 2\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI2
      bit_offset: 0
      bit_width: 16
      description: SPI2
  - !Register
    name: MACLMIR
    addr: 0xbd0
    size_bits: 32
    description: Log message interval register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSI
      bit_offset: 0
      bit_width: 8
      description: LSI
    - !Field
      name: DRSYNCR
      bit_offset: 8
      bit_width: 3
      description: DRSYNCR
    - !Field
      name: LMPDRI
      bit_offset: 24
      bit_width: 8
      description: LMPDRI
- !Module
  name: DMA1
  description: DMA controller
  base_addr: 0x40020000
  size: 0x400
  registers:
  - !Register
    name: LISR
    addr: 0x0
    size_bits: 32
    description: low interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TCIF3
      bit_offset: 27
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF3
      bit_offset: 26
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF3
      bit_offset: 25
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF3
      bit_offset: 24
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF3
      bit_offset: 22
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
    - !Field
      name: TCIF2
      bit_offset: 21
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF2
      bit_offset: 20
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF2
      bit_offset: 19
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF2
      bit_offset: 18
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF2
      bit_offset: 16
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
    - !Field
      name: TCIF1
      bit_offset: 11
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF1
      bit_offset: 10
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF1
      bit_offset: 9
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF1
      bit_offset: 8
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF1
      bit_offset: 6
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
    - !Field
      name: TCIF0
      bit_offset: 5
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF0
      bit_offset: 4
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF0
      bit_offset: 3
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF0
      bit_offset: 2
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF0
      bit_offset: 0
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
  - !Register
    name: HISR
    addr: 0x4
    size_bits: 32
    description: high interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TCIF7
      bit_offset: 27
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF7
      bit_offset: 25
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF7
      bit_offset: 24
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF7
      bit_offset: 22
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF6
      bit_offset: 20
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF6
      bit_offset: 19
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF6
      bit_offset: 18
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF6
      bit_offset: 16
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
    - !Field
      name: TCIF5
      bit_offset: 11
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF5
      bit_offset: 10
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF5
      bit_offset: 9
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF5
      bit_offset: 8
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF5
      bit_offset: 6
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
    - !Field
      name: TCIF4
      bit_offset: 5
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF4
      bit_offset: 4
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF4
      bit_offset: 3
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF4
      bit_offset: 2
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF4
      bit_offset: 0
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
  - !Register
    name: LIFCR
    addr: 0x8
    size_bits: 32
    description: "low interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTCIF3
      bit_offset: 27
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF3
      bit_offset: 26
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF3
      bit_offset: 25
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF3
      bit_offset: 24
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF3
      bit_offset: 22
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
    - !Field
      name: CTCIF2
      bit_offset: 21
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF2
      bit_offset: 20
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF2
      bit_offset: 19
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF2
      bit_offset: 18
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF2
      bit_offset: 16
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
    - !Field
      name: CTCIF1
      bit_offset: 11
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF1
      bit_offset: 10
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF1
      bit_offset: 9
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF1
      bit_offset: 8
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF1
      bit_offset: 6
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
    - !Field
      name: CTCIF0
      bit_offset: 5
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF0
      bit_offset: 4
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF0
      bit_offset: 3
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF0
      bit_offset: 2
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF0
      bit_offset: 0
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
  - !Register
    name: HIFCR
    addr: 0xc
    size_bits: 32
    description: "high interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTCIF7
      bit_offset: 27
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF7
      bit_offset: 26
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF7
      bit_offset: 25
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF7
      bit_offset: 24
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF7
      bit_offset: 22
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
    - !Field
      name: CTCIF6
      bit_offset: 21
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF6
      bit_offset: 20
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF6
      bit_offset: 19
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF6
      bit_offset: 18
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF6
      bit_offset: 16
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
    - !Field
      name: CTCIF5
      bit_offset: 11
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF5
      bit_offset: 10
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF5
      bit_offset: 9
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF5
      bit_offset: 8
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF5
      bit_offset: 6
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
    - !Field
      name: CTCIF4
      bit_offset: 5
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF4
      bit_offset: 4
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF4
      bit_offset: 3
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF4
      bit_offset: 2
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF4
      bit_offset: 0
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
  - !Register
    name: S0CR
    addr: 0x10
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S0NDTR
    addr: 0x14
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S0PAR
    addr: 0x18
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S0M0AR
    addr: 0x1c
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S0M1AR
    addr: 0x20
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S0FCR
    addr: 0x24
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S1CR
    addr: 0x28
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S1NDTR
    addr: 0x2c
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S1PAR
    addr: 0x30
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S1M0AR
    addr: 0x34
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S1M1AR
    addr: 0x38
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S1FCR
    addr: 0x3c
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2CR
    addr: 0x40
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S2NDTR
    addr: 0x44
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S2PAR
    addr: 0x48
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S2M0AR
    addr: 0x4c
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S2M1AR
    addr: 0x50
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S2FCR
    addr: 0x54
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S3CR
    addr: 0x58
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S3NDTR
    addr: 0x5c
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S3PAR
    addr: 0x60
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S3M0AR
    addr: 0x64
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S3M1AR
    addr: 0x68
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S3FCR
    addr: 0x6c
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S4CR
    addr: 0x70
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S4NDTR
    addr: 0x74
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S4PAR
    addr: 0x78
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S4M0AR
    addr: 0x7c
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S4M1AR
    addr: 0x80
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S4FCR
    addr: 0x84
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S5CR
    addr: 0x88
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S5NDTR
    addr: 0x8c
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S5PAR
    addr: 0x90
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S5M0AR
    addr: 0x94
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S5M1AR
    addr: 0x98
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S5FCR
    addr: 0x9c
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S6CR
    addr: 0xa0
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S6NDTR
    addr: 0xa4
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S6PAR
    addr: 0xa8
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S6M0AR
    addr: 0xac
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S6M1AR
    addr: 0xb0
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S6FCR
    addr: 0xb4
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S7CR
    addr: 0xb8
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S7NDTR
    addr: 0xbc
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S7PAR
    addr: 0xc0
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S7M0AR
    addr: 0xc4
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S7M1AR
    addr: 0xc8
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S7FCR
    addr: 0xcc
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
- !Module
  name: DMA2
  description: DMA controller
  base_addr: 0x40020400
  size: 0x400
  registers:
  - !Register
    name: LISR
    addr: 0x0
    size_bits: 32
    description: low interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TCIF3
      bit_offset: 27
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF3
      bit_offset: 26
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF3
      bit_offset: 25
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF3
      bit_offset: 24
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF3
      bit_offset: 22
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
    - !Field
      name: TCIF2
      bit_offset: 21
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF2
      bit_offset: 20
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF2
      bit_offset: 19
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF2
      bit_offset: 18
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF2
      bit_offset: 16
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
    - !Field
      name: TCIF1
      bit_offset: 11
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF1
      bit_offset: 10
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF1
      bit_offset: 9
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF1
      bit_offset: 8
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF1
      bit_offset: 6
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
    - !Field
      name: TCIF0
      bit_offset: 5
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x =\
        \ 3..0)"
    - !Field
      name: HTIF0
      bit_offset: 4
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=3..0)"
    - !Field
      name: TEIF0
      bit_offset: 3
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=3..0)"
    - !Field
      name: DMEIF0
      bit_offset: 2
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=3..0)"
    - !Field
      name: FEIF0
      bit_offset: 0
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=3..0)"
  - !Register
    name: HISR
    addr: 0x4
    size_bits: 32
    description: high interrupt status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TCIF7
      bit_offset: 27
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF7
      bit_offset: 26
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF7
      bit_offset: 25
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF7
      bit_offset: 24
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF7
      bit_offset: 22
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
    - !Field
      name: TCIF6
      bit_offset: 21
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF6
      bit_offset: 20
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF6
      bit_offset: 19
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF6
      bit_offset: 18
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF6
      bit_offset: 16
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
    - !Field
      name: TCIF5
      bit_offset: 11
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF5
      bit_offset: 10
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF5
      bit_offset: 9
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF5
      bit_offset: 8
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF5
      bit_offset: 6
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
    - !Field
      name: TCIF4
      bit_offset: 5
      bit_width: 1
      description: "Stream x transfer complete interrupt\n              flag (x=7..4)"
    - !Field
      name: HTIF4
      bit_offset: 4
      bit_width: 1
      description: "Stream x half transfer interrupt flag\n              (x=7..4)"
    - !Field
      name: TEIF4
      bit_offset: 3
      bit_width: 1
      description: "Stream x transfer error interrupt flag\n              (x=7..4)"
    - !Field
      name: DMEIF4
      bit_offset: 2
      bit_width: 1
      description: "Stream x direct mode error interrupt\n              flag (x=7..4)"
    - !Field
      name: FEIF4
      bit_offset: 0
      bit_width: 1
      description: "Stream x FIFO error interrupt flag\n              (x=7..4)"
  - !Register
    name: LIFCR
    addr: 0x8
    size_bits: 32
    description: "low interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTCIF3
      bit_offset: 27
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF3
      bit_offset: 26
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF3
      bit_offset: 25
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF3
      bit_offset: 24
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF3
      bit_offset: 22
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
    - !Field
      name: CTCIF2
      bit_offset: 21
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF2
      bit_offset: 20
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF2
      bit_offset: 19
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF2
      bit_offset: 18
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF2
      bit_offset: 16
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
    - !Field
      name: CTCIF1
      bit_offset: 11
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF1
      bit_offset: 10
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF1
      bit_offset: 9
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF1
      bit_offset: 8
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF1
      bit_offset: 6
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
    - !Field
      name: CTCIF0
      bit_offset: 5
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CHTIF0
      bit_offset: 4
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CTEIF0
      bit_offset: 3
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 3..0)"
    - !Field
      name: CDMEIF0
      bit_offset: 2
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 3..0)"
    - !Field
      name: CFEIF0
      bit_offset: 0
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
  - !Register
    name: HIFCR
    addr: 0xc
    size_bits: 32
    description: "high interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTCIF7
      bit_offset: 27
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF7
      bit_offset: 26
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF7
      bit_offset: 25
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF7
      bit_offset: 24
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF7
      bit_offset: 22
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
    - !Field
      name: CTCIF6
      bit_offset: 21
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF6
      bit_offset: 20
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF6
      bit_offset: 19
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF6
      bit_offset: 18
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF6
      bit_offset: 16
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
    - !Field
      name: CTCIF5
      bit_offset: 11
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF5
      bit_offset: 10
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF5
      bit_offset: 9
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF5
      bit_offset: 8
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF5
      bit_offset: 6
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
    - !Field
      name: CTCIF4
      bit_offset: 5
      bit_width: 1
      description: "Stream x clear transfer complete\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CHTIF4
      bit_offset: 4
      bit_width: 1
      description: "Stream x clear half transfer interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CTEIF4
      bit_offset: 3
      bit_width: 1
      description: "Stream x clear transfer error interrupt\n              flag (x\
        \ = 7..4)"
    - !Field
      name: CDMEIF4
      bit_offset: 2
      bit_width: 1
      description: "Stream x clear direct mode error\n              interrupt flag\
        \ (x = 7..4)"
    - !Field
      name: CFEIF4
      bit_offset: 0
      bit_width: 1
      description: "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
  - !Register
    name: S0CR
    addr: 0x10
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S0NDTR
    addr: 0x14
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S0PAR
    addr: 0x18
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S0M0AR
    addr: 0x1c
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S0M1AR
    addr: 0x20
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S0FCR
    addr: 0x24
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S1CR
    addr: 0x28
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S1NDTR
    addr: 0x2c
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S1PAR
    addr: 0x30
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S1M0AR
    addr: 0x34
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S1M1AR
    addr: 0x38
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S1FCR
    addr: 0x3c
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2CR
    addr: 0x40
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S2NDTR
    addr: 0x44
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S2PAR
    addr: 0x48
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S2M0AR
    addr: 0x4c
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S2M1AR
    addr: 0x50
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S2FCR
    addr: 0x54
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S3CR
    addr: 0x58
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S3NDTR
    addr: 0x5c
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S3PAR
    addr: 0x60
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S3M0AR
    addr: 0x64
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S3M1AR
    addr: 0x68
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S3FCR
    addr: 0x6c
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S4CR
    addr: 0x70
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S4NDTR
    addr: 0x74
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S4PAR
    addr: 0x78
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S4M0AR
    addr: 0x7c
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S4M1AR
    addr: 0x80
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S4FCR
    addr: 0x84
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S5CR
    addr: 0x88
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S5NDTR
    addr: 0x8c
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S5PAR
    addr: 0x90
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S5M0AR
    addr: 0x94
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S5M1AR
    addr: 0x98
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S5FCR
    addr: 0x9c
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S6CR
    addr: 0xa0
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S6NDTR
    addr: 0xa4
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S6PAR
    addr: 0xa8
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S6M0AR
    addr: 0xac
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S6M1AR
    addr: 0xb0
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S6FCR
    addr: 0xb4
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
  - !Register
    name: S7CR
    addr: 0xb8
    size_bits: 32
    description: "stream x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MBURST
      bit_offset: 23
      bit_width: 2
      description: "Memory burst transfer\n              configuration"
    - !Field
      name: PBURST
      bit_offset: 21
      bit_width: 2
      description: "Peripheral burst transfer\n              configuration"
    - !Field
      name: ACK
      bit_offset: 20
      bit_width: 1
      description: ACK
    - !Field
      name: CT
      bit_offset: 19
      bit_width: 1
      description: "Current target (only in double buffer\n              mode)"
    - !Field
      name: DBM
      bit_offset: 18
      bit_width: 1
      description: Double buffer mode
    - !Field
      name: PL
      bit_offset: 16
      bit_width: 2
      description: Priority level
    - !Field
      name: PINCOS
      bit_offset: 15
      bit_width: 1
      description: "Peripheral increment offset\n              size"
    - !Field
      name: MSIZE
      bit_offset: 13
      bit_width: 2
      description: Memory data size
    - !Field
      name: PSIZE
      bit_offset: 11
      bit_width: 2
      description: Peripheral data size
    - !Field
      name: MINC
      bit_offset: 10
      bit_width: 1
      description: Memory increment mode
    - !Field
      name: PINC
      bit_offset: 9
      bit_width: 1
      description: Peripheral increment mode
    - !Field
      name: CIRC
      bit_offset: 8
      bit_width: 1
      description: Circular mode
    - !Field
      name: DIR
      bit_offset: 6
      bit_width: 2
      description: Data transfer direction
    - !Field
      name: PFCTRL
      bit_offset: 5
      bit_width: 1
      description: Peripheral flow controller
    - !Field
      name: TCIE
      bit_offset: 4
      bit_width: 1
      description: "Transfer complete interrupt\n              enable"
    - !Field
      name: HTIE
      bit_offset: 3
      bit_width: 1
      description: "Half transfer interrupt\n              enable"
    - !Field
      name: TEIE
      bit_offset: 2
      bit_width: 1
      description: "Transfer error interrupt\n              enable"
    - !Field
      name: DMEIE
      bit_offset: 1
      bit_width: 1
      description: "Direct mode error interrupt\n              enable"
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: "Stream enable / flag stream ready when\n              read low"
  - !Register
    name: S7NDTR
    addr: 0xbc
    size_bits: 32
    description: "stream x number of data\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NDT
      bit_offset: 0
      bit_width: 16
      description: "Number of data items to\n              transfer"
  - !Register
    name: S7PAR
    addr: 0xc0
    size_bits: 32
    description: "stream x peripheral address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA
      bit_offset: 0
      bit_width: 32
      description: Peripheral address
  - !Register
    name: S7M0AR
    addr: 0xc4
    size_bits: 32
    description: "stream x memory 0 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M0A
      bit_offset: 0
      bit_width: 32
      description: Memory 0 address
  - !Register
    name: S7M1AR
    addr: 0xc8
    size_bits: 32
    description: "stream x memory 1 address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: M1A
      bit_offset: 0
      bit_width: 32
      description: "Memory 1 address (used in case of Double\n              buffer\
        \ mode)"
  - !Register
    name: S7FCR
    addr: 0xcc
    size_bits: 32
    description: stream x FIFO control register
    reset_value: 0x21
    fields:
    - !Field
      name: FEIE
      bit_offset: 7
      bit_width: 1
      description: "FIFO error interrupt\n              enable"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FS
      bit_offset: 3
      bit_width: 3
      description: FIFO status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMDIS
      bit_offset: 2
      bit_width: 1
      description: Direct mode disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTH
      bit_offset: 0
      bit_width: 2
      description: FIFO threshold selection
      read_allowed: true
      write_allowed: true
- !Module
  name: HRTIM_Master
  description: "High Resolution Timer: Master\n      Timers"
  base_addr: 0x40017400
  size: 0x80
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: Master Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRSTDMA
      bit_offset: 30
      bit_width: 2
      description: Burst DMA Update
    - !Field
      name: MREPU
      bit_offset: 29
      bit_width: 1
      description: "Master Timer Repetition\n              update"
    - !Field
      name: PREEN
      bit_offset: 27
      bit_width: 1
      description: Preload enable
    - !Field
      name: DACSYNC
      bit_offset: 25
      bit_width: 2
      description: AC Synchronization
    - !Field
      name: TECEN
      bit_offset: 21
      bit_width: 1
      description: Timer E counter enable
    - !Field
      name: TDCEN
      bit_offset: 20
      bit_width: 1
      description: Timer D counter enable
    - !Field
      name: TCCEN
      bit_offset: 19
      bit_width: 1
      description: Timer C counter enable
    - !Field
      name: TBCEN
      bit_offset: 18
      bit_width: 1
      description: Timer B counter enable
    - !Field
      name: TACEN
      bit_offset: 17
      bit_width: 1
      description: Timer A counter enable
    - !Field
      name: MCEN
      bit_offset: 16
      bit_width: 1
      description: Master Counter enable
    - !Field
      name: SYNC_SRC
      bit_offset: 14
      bit_width: 2
      description: Synchronization source
    - !Field
      name: SYNC_OUT
      bit_offset: 12
      bit_width: 2
      description: Synchronization output
    - !Field
      name: SYNCSTRTM
      bit_offset: 11
      bit_width: 1
      description: "Synchronization Starts\n              Master"
    - !Field
      name: SYNCRSTM
      bit_offset: 10
      bit_width: 1
      description: "Synchronization Resets\n              Master"
    - !Field
      name: SYNC_IN
      bit_offset: 8
      bit_width: 2
      description: ynchronization input
    - !Field
      name: HALF
      bit_offset: 5
      bit_width: 1
      description: Half mode enable
    - !Field
      name: RETRIG
      bit_offset: 4
      bit_width: 1
      description: Master Re-triggerable mode
    - !Field
      name: CONT
      bit_offset: 3
      bit_width: 1
      description: Master Continuous mode
    - !Field
      name: CK_PSC
      bit_offset: 0
      bit_width: 3
      description: "HRTIM Master Clock\n              prescaler"
  - !Register
    name: MISR
    addr: 0x4
    size_bits: 32
    description: "Master Timer Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MUPD
      bit_offset: 6
      bit_width: 1
      description: "Master Update Interrupt\n              Flag"
    - !Field
      name: SYNC
      bit_offset: 5
      bit_width: 1
      description: Sync Input Interrupt Flag
    - !Field
      name: MREP
      bit_offset: 4
      bit_width: 1
      description: "Master Repetition Interrupt\n              Flag"
    - !Field
      name: MCMP4
      bit_offset: 3
      bit_width: 1
      description: "Master Compare 4 Interrupt\n              Flag"
    - !Field
      name: MCMP3
      bit_offset: 2
      bit_width: 1
      description: "Master Compare 3 Interrupt\n              Flag"
    - !Field
      name: MCMP2
      bit_offset: 1
      bit_width: 1
      description: "Master Compare 2 Interrupt\n              Flag"
    - !Field
      name: MCMP1
      bit_offset: 0
      bit_width: 1
      description: "Master Compare 1 Interrupt\n              Flag"
  - !Register
    name: MICR
    addr: 0x8
    size_bits: 32
    description: "Master Timer Interrupt Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: MUPDC
      bit_offset: 6
      bit_width: 1
      description: "Master update Interrupt flag\n              clear"
    - !Field
      name: SYNCC
      bit_offset: 5
      bit_width: 1
      description: "Sync Input Interrupt flag\n              clear"
    - !Field
      name: MREPC
      bit_offset: 4
      bit_width: 1
      description: "Repetition Interrupt flag\n              clear"
    - !Field
      name: MCMP4C
      bit_offset: 3
      bit_width: 1
      description: "Master Compare 4 Interrupt flag\n              clear"
    - !Field
      name: MCMP3C
      bit_offset: 2
      bit_width: 1
      description: "Master Compare 3 Interrupt flag\n              clear"
    - !Field
      name: MCMP2C
      bit_offset: 1
      bit_width: 1
      description: "Master Compare 2 Interrupt flag\n              clear"
    - !Field
      name: MCMP1C
      bit_offset: 0
      bit_width: 1
      description: "Master Compare 1 Interrupt flag\n              clear"
  - !Register
    name: MDIER4
    addr: 0xc
    size_bits: 32
    description: MDIER4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUPDDE
      bit_offset: 22
      bit_width: 1
      description: MUPDDE
    - !Field
      name: SYNCDE
      bit_offset: 21
      bit_width: 1
      description: SYNCDE
    - !Field
      name: MREPDE
      bit_offset: 20
      bit_width: 1
      description: MREPDE
    - !Field
      name: MCMP4DE
      bit_offset: 19
      bit_width: 1
      description: MCMP4DE
    - !Field
      name: MCMP3DE
      bit_offset: 18
      bit_width: 1
      description: MCMP3DE
    - !Field
      name: MCMP2DE
      bit_offset: 17
      bit_width: 1
      description: MCMP2DE
    - !Field
      name: MCMP1DE
      bit_offset: 16
      bit_width: 1
      description: MCMP1DE
    - !Field
      name: MUPDIE
      bit_offset: 6
      bit_width: 1
      description: MUPDIE
    - !Field
      name: SYNCIE
      bit_offset: 5
      bit_width: 1
      description: SYNCIE
    - !Field
      name: MREPIE
      bit_offset: 4
      bit_width: 1
      description: MREPIE
    - !Field
      name: MCMP4IE
      bit_offset: 3
      bit_width: 1
      description: MCMP4IE
    - !Field
      name: MCMP3IE
      bit_offset: 2
      bit_width: 1
      description: MCMP3IE
    - !Field
      name: MCMP2IE
      bit_offset: 1
      bit_width: 1
      description: MCMP2IE
    - !Field
      name: MCMP1IE
      bit_offset: 0
      bit_width: 1
      description: MCMP1IE
  - !Register
    name: MCNTR
    addr: 0x10
    size_bits: 32
    description: Master Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
  - !Register
    name: MPER
    addr: 0x14
    size_bits: 32
    description: Master Timer Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MPER
      bit_offset: 0
      bit_width: 16
      description: Master Timer Period value
  - !Register
    name: MREP
    addr: 0x18
    size_bits: 32
    description: "Master Timer Repetition\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MREP
      bit_offset: 0
      bit_width: 8
      description: "Master Timer Repetition counter\n              value"
  - !Register
    name: MCMP1R
    addr: 0x1c
    size_bits: 32
    description: "Master Timer Compare 1\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCMP1
      bit_offset: 0
      bit_width: 16
      description: "Master Timer Compare 1\n              value"
  - !Register
    name: MCMP2R
    addr: 0x24
    size_bits: 32
    description: "Master Timer Compare 2\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCMP2
      bit_offset: 0
      bit_width: 16
      description: "Master Timer Compare 2\n              value"
  - !Register
    name: MCMP3R
    addr: 0x28
    size_bits: 32
    description: "Master Timer Compare 3\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCMP3
      bit_offset: 0
      bit_width: 16
      description: "Master Timer Compare 3\n              value"
  - !Register
    name: MCMP4R
    addr: 0x2c
    size_bits: 32
    description: "Master Timer Compare 4\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCMP4
      bit_offset: 0
      bit_width: 16
      description: "Master Timer Compare 4\n              value"
- !Module
  name: HRTIM_TIMA
  description: 'High Resolution Timer: TIMA'
  base_addr: 0x40017480
  size: 0x80
  registers:
  - !Register
    name: TIMACR
    addr: 0x0
    size_bits: 32
    description: Timerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDGAT
      bit_offset: 28
      bit_width: 4
      description: Update Gating
    - !Field
      name: PREEN
      bit_offset: 27
      bit_width: 1
      description: Preload enable
    - !Field
      name: DACSYNC
      bit_offset: 25
      bit_width: 2
      description: AC Synchronization
    - !Field
      name: MSTU
      bit_offset: 24
      bit_width: 1
      description: Master Timer update
    - !Field
      name: TEU
      bit_offset: 23
      bit_width: 1
      description: TEU
    - !Field
      name: TDU
      bit_offset: 22
      bit_width: 1
      description: TDU
    - !Field
      name: TCU
      bit_offset: 21
      bit_width: 1
      description: TCU
    - !Field
      name: TBU
      bit_offset: 20
      bit_width: 1
      description: TBU
    - !Field
      name: TxRSTU
      bit_offset: 18
      bit_width: 1
      description: Timerx reset update
    - !Field
      name: TxREPU
      bit_offset: 17
      bit_width: 1
      description: Timer x Repetition update
    - !Field
      name: DELCMP4
      bit_offset: 14
      bit_width: 2
      description: Delayed CMP4 mode
    - !Field
      name: DELCMP2
      bit_offset: 12
      bit_width: 2
      description: Delayed CMP2 mode
    - !Field
      name: SYNCSTRTx
      bit_offset: 11
      bit_width: 1
      description: "Synchronization Starts Timer\n              x"
    - !Field
      name: SYNCRSTx
      bit_offset: 10
      bit_width: 1
      description: "Synchronization Resets Timer\n              x"
    - !Field
      name: PSHPLL
      bit_offset: 6
      bit_width: 1
      description: Push-Pull mode enable
    - !Field
      name: HALF
      bit_offset: 5
      bit_width: 1
      description: Half mode enable
    - !Field
      name: RETRIG
      bit_offset: 4
      bit_width: 1
      description: Re-triggerable mode
    - !Field
      name: CONT
      bit_offset: 3
      bit_width: 1
      description: Continuous mode
    - !Field
      name: CK_PSCx
      bit_offset: 0
      bit_width: 3
      description: "HRTIM Timer x Clock\n              prescaler"
  - !Register
    name: TIMAISR
    addr: 0x4
    size_bits: 32
    description: "Timerx Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: O2STAT
      bit_offset: 19
      bit_width: 1
      description: Output 2 State
    - !Field
      name: O1STAT
      bit_offset: 18
      bit_width: 1
      description: Output 1 State
    - !Field
      name: IPPSTAT
      bit_offset: 17
      bit_width: 1
      description: Idle Push Pull Status
    - !Field
      name: CPPSTAT
      bit_offset: 16
      bit_width: 1
      description: Current Push Pull Status
    - !Field
      name: DLYPRT
      bit_offset: 14
      bit_width: 1
      description: Delayed Protection Flag
    - !Field
      name: RST
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt Flag
    - !Field
      name: RSTx2
      bit_offset: 12
      bit_width: 1
      description: "Output 2 Reset Interrupt\n              Flag"
    - !Field
      name: SETx2
      bit_offset: 11
      bit_width: 1
      description: "Output 2 Set Interrupt\n              Flag"
    - !Field
      name: RSTx1
      bit_offset: 10
      bit_width: 1
      description: "Output 1 Reset Interrupt\n              Flag"
    - !Field
      name: SETx1
      bit_offset: 9
      bit_width: 1
      description: "Output 1 Set Interrupt\n              Flag"
    - !Field
      name: CPT2
      bit_offset: 8
      bit_width: 1
      description: Capture2 Interrupt Flag
    - !Field
      name: CPT1
      bit_offset: 7
      bit_width: 1
      description: Capture1 Interrupt Flag
    - !Field
      name: UPD
      bit_offset: 6
      bit_width: 1
      description: Update Interrupt Flag
    - !Field
      name: REP
      bit_offset: 4
      bit_width: 1
      description: Repetition Interrupt Flag
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Compare 4 Interrupt Flag
    - !Field
      name: CMP3
      bit_offset: 2
      bit_width: 1
      description: Compare 3 Interrupt Flag
    - !Field
      name: CMP2
      bit_offset: 1
      bit_width: 1
      description: Compare 2 Interrupt Flag
    - !Field
      name: CMP1
      bit_offset: 0
      bit_width: 1
      description: Compare 1 Interrupt Flag
  - !Register
    name: TIMAICR
    addr: 0x8
    size_bits: 32
    description: "Timerx Interrupt Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTC
      bit_offset: 14
      bit_width: 1
      description: "Delayed Protection Flag\n              Clear"
    - !Field
      name: RSTC
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt flag Clear
    - !Field
      name: RSTx2C
      bit_offset: 12
      bit_width: 1
      description: Output 2 Reset flag Clear
    - !Field
      name: SET2xC
      bit_offset: 11
      bit_width: 1
      description: Output 2 Set flag Clear
    - !Field
      name: RSTx1C
      bit_offset: 10
      bit_width: 1
      description: Output 1 Reset flag Clear
    - !Field
      name: SET1xC
      bit_offset: 9
      bit_width: 1
      description: Output 1 Set flag Clear
    - !Field
      name: CPT2C
      bit_offset: 8
      bit_width: 1
      description: "Capture2 Interrupt flag\n              Clear"
    - !Field
      name: CPT1C
      bit_offset: 7
      bit_width: 1
      description: "Capture1 Interrupt flag\n              Clear"
    - !Field
      name: UPDC
      bit_offset: 6
      bit_width: 1
      description: "Update Interrupt flag\n              Clear"
    - !Field
      name: REPC
      bit_offset: 4
      bit_width: 1
      description: "Repetition Interrupt flag\n              Clear"
    - !Field
      name: CMP4C
      bit_offset: 3
      bit_width: 1
      description: "Compare 4 Interrupt flag\n              Clear"
    - !Field
      name: CMP3C
      bit_offset: 2
      bit_width: 1
      description: "Compare 3 Interrupt flag\n              Clear"
    - !Field
      name: CMP2C
      bit_offset: 1
      bit_width: 1
      description: "Compare 2 Interrupt flag\n              Clear"
    - !Field
      name: CMP1C
      bit_offset: 0
      bit_width: 1
      description: "Compare 1 Interrupt flag\n              Clear"
  - !Register
    name: TIMADIER5
    addr: 0xc
    size_bits: 32
    description: TIMxDIER5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTDE
      bit_offset: 30
      bit_width: 1
      description: DLYPRTDE
    - !Field
      name: RSTDE
      bit_offset: 29
      bit_width: 1
      description: RSTDE
    - !Field
      name: RSTx2DE
      bit_offset: 28
      bit_width: 1
      description: RSTx2DE
    - !Field
      name: SETx2DE
      bit_offset: 27
      bit_width: 1
      description: SETx2DE
    - !Field
      name: RSTx1DE
      bit_offset: 26
      bit_width: 1
      description: RSTx1DE
    - !Field
      name: SET1xDE
      bit_offset: 25
      bit_width: 1
      description: SET1xDE
    - !Field
      name: CPT2DE
      bit_offset: 24
      bit_width: 1
      description: CPT2DE
    - !Field
      name: CPT1DE
      bit_offset: 23
      bit_width: 1
      description: CPT1DE
    - !Field
      name: UPDDE
      bit_offset: 22
      bit_width: 1
      description: UPDDE
    - !Field
      name: REPDE
      bit_offset: 20
      bit_width: 1
      description: REPDE
    - !Field
      name: CMP4DE
      bit_offset: 19
      bit_width: 1
      description: CMP4DE
    - !Field
      name: CMP3DE
      bit_offset: 18
      bit_width: 1
      description: CMP3DE
    - !Field
      name: CMP2DE
      bit_offset: 17
      bit_width: 1
      description: CMP2DE
    - !Field
      name: CMP1DE
      bit_offset: 16
      bit_width: 1
      description: CMP1DE
    - !Field
      name: DLYPRTIE
      bit_offset: 14
      bit_width: 1
      description: DLYPRTIE
    - !Field
      name: RSTIE
      bit_offset: 13
      bit_width: 1
      description: RSTIE
    - !Field
      name: RSTx2IE
      bit_offset: 12
      bit_width: 1
      description: RSTx2IE
    - !Field
      name: SETx2IE
      bit_offset: 11
      bit_width: 1
      description: SETx2IE
    - !Field
      name: RSTx1IE
      bit_offset: 10
      bit_width: 1
      description: RSTx1IE
    - !Field
      name: SET1xIE
      bit_offset: 9
      bit_width: 1
      description: SET1xIE
    - !Field
      name: CPT2IE
      bit_offset: 8
      bit_width: 1
      description: CPT2IE
    - !Field
      name: CPT1IE
      bit_offset: 7
      bit_width: 1
      description: CPT1IE
    - !Field
      name: UPDIE
      bit_offset: 6
      bit_width: 1
      description: UPDIE
    - !Field
      name: REPIE
      bit_offset: 4
      bit_width: 1
      description: REPIE
    - !Field
      name: CMP4IE
      bit_offset: 3
      bit_width: 1
      description: CMP4IE
    - !Field
      name: CMP3IE
      bit_offset: 2
      bit_width: 1
      description: CMP3IE
    - !Field
      name: CMP2IE
      bit_offset: 1
      bit_width: 1
      description: CMP2IE
    - !Field
      name: CMP1IE
      bit_offset: 0
      bit_width: 1
      description: CMP1IE
  - !Register
    name: CNTAR
    addr: 0x10
    size_bits: 32
    description: Timerx Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTx
      bit_offset: 0
      bit_width: 16
      description: Timerx Counter value
  - !Register
    name: PERAR
    addr: 0x14
    size_bits: 32
    description: Timerx Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: PERx
      bit_offset: 0
      bit_width: 16
      description: Timerx Period value
  - !Register
    name: REPAR
    addr: 0x18
    size_bits: 32
    description: Timerx Repetition Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 0
      bit_width: 8
      description: "Timerx Repetition counter\n              value"
  - !Register
    name: CMP1AR
    addr: 0x1c
    size_bits: 32
    description: Timerx Compare 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP1CAR
    addr: 0x20
    size_bits: 32
    description: "Timerx Compare 1 Compound\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 16
      bit_width: 8
      description: "Timerx Repetition value (aliased from\n              HRTIM_REPx\
        \ register)"
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP2AR
    addr: 0x24
    size_bits: 32
    description: Timerx Compare 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 2 value
  - !Register
    name: CMP3AR
    addr: 0x28
    size_bits: 32
    description: Timerx Compare 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP3x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 3 value
  - !Register
    name: CMP4AR
    addr: 0x2c
    size_bits: 32
    description: Timerx Compare 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP4x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 4 value
  - !Register
    name: CPT1AR
    addr: 0x30
    size_bits: 32
    description: Timerx Capture 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 1 value
  - !Register
    name: CPT2AR
    addr: 0x34
    size_bits: 32
    description: Timerx Capture 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 2 value
  - !Register
    name: DTAR
    addr: 0x38
    size_bits: 32
    description: Timerx Deadtime Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTFLKx
      bit_offset: 31
      bit_width: 1
      description: Deadtime Falling Lock
    - !Field
      name: DTFSLKx
      bit_offset: 30
      bit_width: 1
      description: Deadtime Falling Sign Lock
    - !Field
      name: SDTFx
      bit_offset: 25
      bit_width: 1
      description: "Sign Deadtime Falling\n              value"
    - !Field
      name: DTFx
      bit_offset: 16
      bit_width: 9
      description: Deadtime Falling value
    - !Field
      name: DTRLKx
      bit_offset: 15
      bit_width: 1
      description: Deadtime Rising Lock
    - !Field
      name: DTRSLKx
      bit_offset: 14
      bit_width: 1
      description: Deadtime Rising Sign Lock
    - !Field
      name: DTPRSC
      bit_offset: 10
      bit_width: 3
      description: Deadtime Prescaler
    - !Field
      name: SDTRx
      bit_offset: 9
      bit_width: 1
      description: Sign Deadtime Rising value
    - !Field
      name: DTRx
      bit_offset: 0
      bit_width: 9
      description: Deadtime Rising value
  - !Register
    name: SETA1R
    addr: 0x3c
    size_bits: 32
    description: Timerx Output1 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: "Registers update (transfer preload to\n              active)"
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: External Event 1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: Timer Event 9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: Timer Event 8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: Timer Event 7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: Timer Event 6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: Timer Event 5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: Timer Event 4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: Timer Event 3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: Timer Event 2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: Timer Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: Master Compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: Master Compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: Master Compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: Master Compare 1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: Master Period
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: Timer A compare 4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: Timer A compare 3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: Timer A compare 2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: Timer A Period
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: Timer A resynchronizaton
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: Software Set trigger
  - !Register
    name: RSTA1R
    addr: 0x40
    size_bits: 32
    description: Timerx Output1 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: SETA2R
    addr: 0x44
    size_bits: 32
    description: Timerx Output2 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: SST
  - !Register
    name: RSTA2R
    addr: 0x48
    size_bits: 32
    description: Timerx Output2 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: EEFAR1
    addr: 0x4c
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE5FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 5 filter
    - !Field
      name: EE5LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 5 latch
    - !Field
      name: EE4FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 4 filter
    - !Field
      name: EE4LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 4 latch
    - !Field
      name: EE3FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 3 filter
    - !Field
      name: EE3LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 3 latch
    - !Field
      name: EE2FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 2 filter
    - !Field
      name: EE2LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 2 latch
    - !Field
      name: EE1FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 1 filter
    - !Field
      name: EE1LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 1 latch
  - !Register
    name: EEFAR2
    addr: 0x50
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 10 filter
    - !Field
      name: EE10LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 10 latch
    - !Field
      name: EE9FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 9 filter
    - !Field
      name: EE9LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 9 latch
    - !Field
      name: EE8FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 8 filter
    - !Field
      name: EE8LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 8 latch
    - !Field
      name: EE7FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 7 filter
    - !Field
      name: EE7LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 7 latch
    - !Field
      name: EE6FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 6 filter
    - !Field
      name: EE6LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 6 latch
  - !Register
    name: RSTAR
    addr: 0x54
    size_bits: 32
    description: TimerA Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMECMP4
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 4
    - !Field
      name: TIMECMP2
      bit_offset: 29
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TIMECMP1
      bit_offset: 28
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TIMDCMP4
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 4
    - !Field
      name: TIMDCMP2
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TIMDCMP1
      bit_offset: 25
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TIMCCMP4
      bit_offset: 24
      bit_width: 1
      description: Timer C Compare 4
    - !Field
      name: TIMCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TIMCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TIMBCMP4
      bit_offset: 21
      bit_width: 1
      description: Timer B Compare 4
    - !Field
      name: TIMBCMP2
      bit_offset: 20
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TIMBCMP1
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: EXTEVNT10
      bit_offset: 18
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 17
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 16
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 15
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 14
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 13
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 12
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 11
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 10
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 9
      bit_width: 1
      description: External Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 8
      bit_width: 1
      description: Master compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 7
      bit_width: 1
      description: Master compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 6
      bit_width: 1
      description: Master compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 5
      bit_width: 1
      description: Master compare 1
    - !Field
      name: MSTPER
      bit_offset: 4
      bit_width: 1
      description: Master timer Period
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 4 reset
    - !Field
      name: CMP2
      bit_offset: 2
      bit_width: 1
      description: Timer A compare 2 reset
    - !Field
      name: UPDT
      bit_offset: 1
      bit_width: 1
      description: Timer A Update reset
  - !Register
    name: CHPAR
    addr: 0x58
    size_bits: 32
    description: Timerx Chopper Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRTPW
      bit_offset: 7
      bit_width: 4
      description: STRTPW
    - !Field
      name: CHPDTY
      bit_offset: 4
      bit_width: 3
      description: "Timerx chopper duty cycle\n              value"
    - !Field
      name: CHPFRQ
      bit_offset: 0
      bit_width: 4
      description: "Timerx carrier frequency\n              value"
  - !Register
    name: CPT1ACR
    addr: 0x5c
    size_bits: 32
    description: "Timerx Capture 2 Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: CPT2ACR
    addr: 0x60
    size_bits: 32
    description: CPT2xCR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: OUTAR
    addr: 0x64
    size_bits: 32
    description: Timerx Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIDL2
      bit_offset: 23
      bit_width: 1
      description: "Output 2 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP2
      bit_offset: 22
      bit_width: 1
      description: Output 2 Chopper enable
    - !Field
      name: FAULT2
      bit_offset: 20
      bit_width: 2
      description: Output 2 Fault state
    - !Field
      name: IDLES2
      bit_offset: 19
      bit_width: 1
      description: Output 2 Idle State
    - !Field
      name: IDLEM2
      bit_offset: 18
      bit_width: 1
      description: Output 2 Idle mode
    - !Field
      name: POL2
      bit_offset: 17
      bit_width: 1
      description: Output 2 polarity
    - !Field
      name: DLYPRT
      bit_offset: 10
      bit_width: 3
      description: Delayed Protection
    - !Field
      name: DLYPRTEN
      bit_offset: 9
      bit_width: 1
      description: Delayed Protection Enable
    - !Field
      name: DTEN
      bit_offset: 8
      bit_width: 1
      description: Deadtime enable
    - !Field
      name: DIDL1
      bit_offset: 7
      bit_width: 1
      description: "Output 1 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP1
      bit_offset: 6
      bit_width: 1
      description: Output 1 Chopper enable
    - !Field
      name: FAULT1
      bit_offset: 4
      bit_width: 2
      description: Output 1 Fault state
    - !Field
      name: IDLES1
      bit_offset: 3
      bit_width: 1
      description: Output 1 Idle State
    - !Field
      name: IDLEM1
      bit_offset: 2
      bit_width: 1
      description: Output 1 Idle mode
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Output 1 polarity
  - !Register
    name: FLTAR
    addr: 0x68
    size_bits: 32
    description: Timerx Fault Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLTLCK
      bit_offset: 31
      bit_width: 1
      description: Fault sources Lock
    - !Field
      name: FLT5EN
      bit_offset: 4
      bit_width: 1
      description: Fault 5 enable
    - !Field
      name: FLT4EN
      bit_offset: 3
      bit_width: 1
      description: Fault 4 enable
    - !Field
      name: FLT3EN
      bit_offset: 2
      bit_width: 1
      description: Fault 3 enable
    - !Field
      name: FLT2EN
      bit_offset: 1
      bit_width: 1
      description: Fault 2 enable
    - !Field
      name: FLT1EN
      bit_offset: 0
      bit_width: 1
      description: Fault 1 enable
- !Module
  name: HRTIM_TIMB
  description: 'High Resolution Timer: TIMB'
  base_addr: 0x40017500
  size: 0x80
  registers:
  - !Register
    name: TIMBCR
    addr: 0x0
    size_bits: 32
    description: Timerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDGAT
      bit_offset: 28
      bit_width: 4
      description: Update Gating
    - !Field
      name: PREEN
      bit_offset: 27
      bit_width: 1
      description: Preload enable
    - !Field
      name: DACSYNC
      bit_offset: 25
      bit_width: 2
      description: AC Synchronization
    - !Field
      name: MSTU
      bit_offset: 24
      bit_width: 1
      description: Master Timer update
    - !Field
      name: TEU
      bit_offset: 23
      bit_width: 1
      description: TEU
    - !Field
      name: TDU
      bit_offset: 22
      bit_width: 1
      description: TDU
    - !Field
      name: TCU
      bit_offset: 21
      bit_width: 1
      description: TCU
    - !Field
      name: TBU
      bit_offset: 20
      bit_width: 1
      description: TBU
    - !Field
      name: TxRSTU
      bit_offset: 18
      bit_width: 1
      description: Timerx reset update
    - !Field
      name: TxREPU
      bit_offset: 17
      bit_width: 1
      description: Timer x Repetition update
    - !Field
      name: DELCMP4
      bit_offset: 14
      bit_width: 2
      description: Delayed CMP4 mode
    - !Field
      name: DELCMP2
      bit_offset: 12
      bit_width: 2
      description: Delayed CMP2 mode
    - !Field
      name: SYNCSTRTx
      bit_offset: 11
      bit_width: 1
      description: "Synchronization Starts Timer\n              x"
    - !Field
      name: SYNCRSTx
      bit_offset: 10
      bit_width: 1
      description: "Synchronization Resets Timer\n              x"
    - !Field
      name: PSHPLL
      bit_offset: 6
      bit_width: 1
      description: Push-Pull mode enable
    - !Field
      name: HALF
      bit_offset: 5
      bit_width: 1
      description: Half mode enable
    - !Field
      name: RETRIG
      bit_offset: 4
      bit_width: 1
      description: Re-triggerable mode
    - !Field
      name: CONT
      bit_offset: 3
      bit_width: 1
      description: Continuous mode
    - !Field
      name: CK_PSCx
      bit_offset: 0
      bit_width: 3
      description: "HRTIM Timer x Clock\n              prescaler"
  - !Register
    name: TIMBISR
    addr: 0x4
    size_bits: 32
    description: "Timerx Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: O2STAT
      bit_offset: 19
      bit_width: 1
      description: Output 2 State
    - !Field
      name: O1STAT
      bit_offset: 18
      bit_width: 1
      description: Output 1 State
    - !Field
      name: IPPSTAT
      bit_offset: 17
      bit_width: 1
      description: Idle Push Pull Status
    - !Field
      name: CPPSTAT
      bit_offset: 16
      bit_width: 1
      description: Current Push Pull Status
    - !Field
      name: DLYPRT
      bit_offset: 14
      bit_width: 1
      description: Delayed Protection Flag
    - !Field
      name: RST
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt Flag
    - !Field
      name: RSTx2
      bit_offset: 12
      bit_width: 1
      description: "Output 2 Reset Interrupt\n              Flag"
    - !Field
      name: SETx2
      bit_offset: 11
      bit_width: 1
      description: "Output 2 Set Interrupt\n              Flag"
    - !Field
      name: RSTx1
      bit_offset: 10
      bit_width: 1
      description: "Output 1 Reset Interrupt\n              Flag"
    - !Field
      name: SETx1
      bit_offset: 9
      bit_width: 1
      description: "Output 1 Set Interrupt\n              Flag"
    - !Field
      name: CPT2
      bit_offset: 8
      bit_width: 1
      description: Capture2 Interrupt Flag
    - !Field
      name: CPT1
      bit_offset: 7
      bit_width: 1
      description: Capture1 Interrupt Flag
    - !Field
      name: UPD
      bit_offset: 6
      bit_width: 1
      description: Update Interrupt Flag
    - !Field
      name: REP
      bit_offset: 4
      bit_width: 1
      description: Repetition Interrupt Flag
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Compare 4 Interrupt Flag
    - !Field
      name: CMP3
      bit_offset: 2
      bit_width: 1
      description: Compare 3 Interrupt Flag
    - !Field
      name: CMP2
      bit_offset: 1
      bit_width: 1
      description: Compare 2 Interrupt Flag
    - !Field
      name: CMP1
      bit_offset: 0
      bit_width: 1
      description: Compare 1 Interrupt Flag
  - !Register
    name: TIMBICR
    addr: 0x8
    size_bits: 32
    description: "Timerx Interrupt Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTC
      bit_offset: 14
      bit_width: 1
      description: "Delayed Protection Flag\n              Clear"
    - !Field
      name: RSTC
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt flag Clear
    - !Field
      name: RSTx2C
      bit_offset: 12
      bit_width: 1
      description: Output 2 Reset flag Clear
    - !Field
      name: SET2xC
      bit_offset: 11
      bit_width: 1
      description: Output 2 Set flag Clear
    - !Field
      name: RSTx1C
      bit_offset: 10
      bit_width: 1
      description: Output 1 Reset flag Clear
    - !Field
      name: SET1xC
      bit_offset: 9
      bit_width: 1
      description: Output 1 Set flag Clear
    - !Field
      name: CPT2C
      bit_offset: 8
      bit_width: 1
      description: "Capture2 Interrupt flag\n              Clear"
    - !Field
      name: CPT1C
      bit_offset: 7
      bit_width: 1
      description: "Capture1 Interrupt flag\n              Clear"
    - !Field
      name: UPDC
      bit_offset: 6
      bit_width: 1
      description: "Update Interrupt flag\n              Clear"
    - !Field
      name: REPC
      bit_offset: 4
      bit_width: 1
      description: "Repetition Interrupt flag\n              Clear"
    - !Field
      name: CMP4C
      bit_offset: 3
      bit_width: 1
      description: "Compare 4 Interrupt flag\n              Clear"
    - !Field
      name: CMP3C
      bit_offset: 2
      bit_width: 1
      description: "Compare 3 Interrupt flag\n              Clear"
    - !Field
      name: CMP2C
      bit_offset: 1
      bit_width: 1
      description: "Compare 2 Interrupt flag\n              Clear"
    - !Field
      name: CMP1C
      bit_offset: 0
      bit_width: 1
      description: "Compare 1 Interrupt flag\n              Clear"
  - !Register
    name: TIMBDIER5
    addr: 0xc
    size_bits: 32
    description: TIMxDIER5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTDE
      bit_offset: 30
      bit_width: 1
      description: DLYPRTDE
    - !Field
      name: RSTDE
      bit_offset: 29
      bit_width: 1
      description: RSTDE
    - !Field
      name: RSTx2DE
      bit_offset: 28
      bit_width: 1
      description: RSTx2DE
    - !Field
      name: SETx2DE
      bit_offset: 27
      bit_width: 1
      description: SETx2DE
    - !Field
      name: RSTx1DE
      bit_offset: 26
      bit_width: 1
      description: RSTx1DE
    - !Field
      name: SET1xDE
      bit_offset: 25
      bit_width: 1
      description: SET1xDE
    - !Field
      name: CPT2DE
      bit_offset: 24
      bit_width: 1
      description: CPT2DE
    - !Field
      name: CPT1DE
      bit_offset: 23
      bit_width: 1
      description: CPT1DE
    - !Field
      name: UPDDE
      bit_offset: 22
      bit_width: 1
      description: UPDDE
    - !Field
      name: REPDE
      bit_offset: 20
      bit_width: 1
      description: REPDE
    - !Field
      name: CMP4DE
      bit_offset: 19
      bit_width: 1
      description: CMP4DE
    - !Field
      name: CMP3DE
      bit_offset: 18
      bit_width: 1
      description: CMP3DE
    - !Field
      name: CMP2DE
      bit_offset: 17
      bit_width: 1
      description: CMP2DE
    - !Field
      name: CMP1DE
      bit_offset: 16
      bit_width: 1
      description: CMP1DE
    - !Field
      name: DLYPRTIE
      bit_offset: 14
      bit_width: 1
      description: DLYPRTIE
    - !Field
      name: RSTIE
      bit_offset: 13
      bit_width: 1
      description: RSTIE
    - !Field
      name: RSTx2IE
      bit_offset: 12
      bit_width: 1
      description: RSTx2IE
    - !Field
      name: SETx2IE
      bit_offset: 11
      bit_width: 1
      description: SETx2IE
    - !Field
      name: RSTx1IE
      bit_offset: 10
      bit_width: 1
      description: RSTx1IE
    - !Field
      name: SET1xIE
      bit_offset: 9
      bit_width: 1
      description: SET1xIE
    - !Field
      name: CPT2IE
      bit_offset: 8
      bit_width: 1
      description: CPT2IE
    - !Field
      name: CPT1IE
      bit_offset: 7
      bit_width: 1
      description: CPT1IE
    - !Field
      name: UPDIE
      bit_offset: 6
      bit_width: 1
      description: UPDIE
    - !Field
      name: REPIE
      bit_offset: 4
      bit_width: 1
      description: REPIE
    - !Field
      name: CMP4IE
      bit_offset: 3
      bit_width: 1
      description: CMP4IE
    - !Field
      name: CMP3IE
      bit_offset: 2
      bit_width: 1
      description: CMP3IE
    - !Field
      name: CMP2IE
      bit_offset: 1
      bit_width: 1
      description: CMP2IE
    - !Field
      name: CMP1IE
      bit_offset: 0
      bit_width: 1
      description: CMP1IE
  - !Register
    name: CNTR
    addr: 0x10
    size_bits: 32
    description: Timerx Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTx
      bit_offset: 0
      bit_width: 16
      description: Timerx Counter value
  - !Register
    name: PERBR
    addr: 0x14
    size_bits: 32
    description: Timerx Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: PERx
      bit_offset: 0
      bit_width: 16
      description: Timerx Period value
  - !Register
    name: REPBR
    addr: 0x18
    size_bits: 32
    description: Timerx Repetition Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 0
      bit_width: 8
      description: "Timerx Repetition counter\n              value"
  - !Register
    name: CMP1BR
    addr: 0x1c
    size_bits: 32
    description: Timerx Compare 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP1CBR
    addr: 0x20
    size_bits: 32
    description: "Timerx Compare 1 Compound\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 16
      bit_width: 8
      description: "Timerx Repetition value (aliased from\n              HRTIM_REPx\
        \ register)"
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP2BR
    addr: 0x24
    size_bits: 32
    description: Timerx Compare 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 2 value
  - !Register
    name: CMP3BR
    addr: 0x28
    size_bits: 32
    description: Timerx Compare 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP3x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 3 value
  - !Register
    name: CMP4BR
    addr: 0x2c
    size_bits: 32
    description: Timerx Compare 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP4x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 4 value
  - !Register
    name: CPT1BR
    addr: 0x30
    size_bits: 32
    description: Timerx Capture 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 1 value
  - !Register
    name: CPT2BR
    addr: 0x34
    size_bits: 32
    description: Timerx Capture 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 2 value
  - !Register
    name: DTBR
    addr: 0x38
    size_bits: 32
    description: Timerx Deadtime Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTFLKx
      bit_offset: 31
      bit_width: 1
      description: Deadtime Falling Lock
    - !Field
      name: DTFSLKx
      bit_offset: 30
      bit_width: 1
      description: Deadtime Falling Sign Lock
    - !Field
      name: SDTFx
      bit_offset: 25
      bit_width: 1
      description: "Sign Deadtime Falling\n              value"
    - !Field
      name: DTFx
      bit_offset: 16
      bit_width: 9
      description: Deadtime Falling value
    - !Field
      name: DTRLKx
      bit_offset: 15
      bit_width: 1
      description: Deadtime Rising Lock
    - !Field
      name: DTRSLKx
      bit_offset: 14
      bit_width: 1
      description: Deadtime Rising Sign Lock
    - !Field
      name: DTPRSC
      bit_offset: 10
      bit_width: 3
      description: Deadtime Prescaler
    - !Field
      name: SDTRx
      bit_offset: 9
      bit_width: 1
      description: Sign Deadtime Rising value
    - !Field
      name: DTRx
      bit_offset: 0
      bit_width: 9
      description: Deadtime Rising value
  - !Register
    name: SETB1R
    addr: 0x3c
    size_bits: 32
    description: Timerx Output1 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: "Registers update (transfer preload to\n              active)"
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: External Event 1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: Timer Event 9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: Timer Event 8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: Timer Event 7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: Timer Event 6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: Timer Event 5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: Timer Event 4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: Timer Event 3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: Timer Event 2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: Timer Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: Master Compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: Master Compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: Master Compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: Master Compare 1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: Master Period
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: Timer A compare 4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: Timer A compare 3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: Timer A compare 2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: Timer A Period
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: Timer A resynchronizaton
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: Software Set trigger
  - !Register
    name: RSTB1R
    addr: 0x40
    size_bits: 32
    description: Timerx Output1 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: SETB2R
    addr: 0x44
    size_bits: 32
    description: Timerx Output2 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: SST
  - !Register
    name: RSTB2R
    addr: 0x48
    size_bits: 32
    description: Timerx Output2 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: EEFBR1
    addr: 0x4c
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE5FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 5 filter
    - !Field
      name: EE5LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 5 latch
    - !Field
      name: EE4FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 4 filter
    - !Field
      name: EE4LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 4 latch
    - !Field
      name: EE3FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 3 filter
    - !Field
      name: EE3LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 3 latch
    - !Field
      name: EE2FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 2 filter
    - !Field
      name: EE2LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 2 latch
    - !Field
      name: EE1FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 1 filter
    - !Field
      name: EE1LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 1 latch
  - !Register
    name: EEFBR2
    addr: 0x50
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 10 filter
    - !Field
      name: EE10LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 10 latch
    - !Field
      name: EE9FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 9 filter
    - !Field
      name: EE9LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 9 latch
    - !Field
      name: EE8FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 8 filter
    - !Field
      name: EE8LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 8 latch
    - !Field
      name: EE7FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 7 filter
    - !Field
      name: EE7LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 7 latch
    - !Field
      name: EE6FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 6 filter
    - !Field
      name: EE6LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 6 latch
  - !Register
    name: RSTBR
    addr: 0x54
    size_bits: 32
    description: TimerA Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMECMP4
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 4
    - !Field
      name: TIMECMP2
      bit_offset: 29
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TIMECMP1
      bit_offset: 28
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TIMDCMP4
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 4
    - !Field
      name: TIMDCMP2
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TIMDCMP1
      bit_offset: 25
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TIMCCMP4
      bit_offset: 24
      bit_width: 1
      description: Timer C Compare 4
    - !Field
      name: TIMCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TIMCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TIMACMP4
      bit_offset: 21
      bit_width: 1
      description: Timer A Compare 4
    - !Field
      name: TIMACMP2
      bit_offset: 20
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TIMACMP1
      bit_offset: 19
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: EXTEVNT10
      bit_offset: 18
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 17
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 16
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 15
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 14
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 13
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 12
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 11
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 10
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 9
      bit_width: 1
      description: External Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 8
      bit_width: 1
      description: Master compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 7
      bit_width: 1
      description: Master compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 6
      bit_width: 1
      description: Master compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 5
      bit_width: 1
      description: Master compare 1
    - !Field
      name: MSTPER
      bit_offset: 4
      bit_width: 1
      description: Master timer Period
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 4 reset
    - !Field
      name: CMP2
      bit_offset: 2
      bit_width: 1
      description: Timer A compare 2 reset
    - !Field
      name: UPDT
      bit_offset: 1
      bit_width: 1
      description: Timer A Update reset
  - !Register
    name: CHPBR
    addr: 0x58
    size_bits: 32
    description: Timerx Chopper Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRTPW
      bit_offset: 7
      bit_width: 4
      description: STRTPW
    - !Field
      name: CHPDTY
      bit_offset: 4
      bit_width: 3
      description: "Timerx chopper duty cycle\n              value"
    - !Field
      name: CHPFRQ
      bit_offset: 0
      bit_width: 4
      description: "Timerx carrier frequency\n              value"
  - !Register
    name: CPT1BCR
    addr: 0x5c
    size_bits: 32
    description: "Timerx Capture 2 Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: CPT2BCR
    addr: 0x60
    size_bits: 32
    description: CPT2xCR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: OUTBR
    addr: 0x64
    size_bits: 32
    description: Timerx Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIDL2
      bit_offset: 23
      bit_width: 1
      description: "Output 2 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP2
      bit_offset: 22
      bit_width: 1
      description: Output 2 Chopper enable
    - !Field
      name: FAULT2
      bit_offset: 20
      bit_width: 2
      description: Output 2 Fault state
    - !Field
      name: IDLES2
      bit_offset: 19
      bit_width: 1
      description: Output 2 Idle State
    - !Field
      name: IDLEM2
      bit_offset: 18
      bit_width: 1
      description: Output 2 Idle mode
    - !Field
      name: POL2
      bit_offset: 17
      bit_width: 1
      description: Output 2 polarity
    - !Field
      name: DLYPRT
      bit_offset: 10
      bit_width: 3
      description: Delayed Protection
    - !Field
      name: DLYPRTEN
      bit_offset: 9
      bit_width: 1
      description: Delayed Protection Enable
    - !Field
      name: DTEN
      bit_offset: 8
      bit_width: 1
      description: Deadtime enable
    - !Field
      name: DIDL1
      bit_offset: 7
      bit_width: 1
      description: "Output 1 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP1
      bit_offset: 6
      bit_width: 1
      description: Output 1 Chopper enable
    - !Field
      name: FAULT1
      bit_offset: 4
      bit_width: 2
      description: Output 1 Fault state
    - !Field
      name: IDLES1
      bit_offset: 3
      bit_width: 1
      description: Output 1 Idle State
    - !Field
      name: IDLEM1
      bit_offset: 2
      bit_width: 1
      description: Output 1 Idle mode
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Output 1 polarity
  - !Register
    name: FLTBR
    addr: 0x68
    size_bits: 32
    description: Timerx Fault Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLTLCK
      bit_offset: 31
      bit_width: 1
      description: Fault sources Lock
    - !Field
      name: FLT5EN
      bit_offset: 4
      bit_width: 1
      description: Fault 5 enable
    - !Field
      name: FLT4EN
      bit_offset: 3
      bit_width: 1
      description: Fault 4 enable
    - !Field
      name: FLT3EN
      bit_offset: 2
      bit_width: 1
      description: Fault 3 enable
    - !Field
      name: FLT2EN
      bit_offset: 1
      bit_width: 1
      description: Fault 2 enable
    - !Field
      name: FLT1EN
      bit_offset: 0
      bit_width: 1
      description: Fault 1 enable
- !Module
  name: HRTIM_TIMC
  description: 'High Resolution Timer: TIMC'
  base_addr: 0x40017580
  size: 0x80
  registers:
  - !Register
    name: TIMCCR
    addr: 0x0
    size_bits: 32
    description: Timerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDGAT
      bit_offset: 28
      bit_width: 4
      description: Update Gating
    - !Field
      name: PREEN
      bit_offset: 27
      bit_width: 1
      description: Preload enable
    - !Field
      name: DACSYNC
      bit_offset: 25
      bit_width: 2
      description: AC Synchronization
    - !Field
      name: MSTU
      bit_offset: 24
      bit_width: 1
      description: Master Timer update
    - !Field
      name: TEU
      bit_offset: 23
      bit_width: 1
      description: TEU
    - !Field
      name: TDU
      bit_offset: 22
      bit_width: 1
      description: TDU
    - !Field
      name: TCU
      bit_offset: 21
      bit_width: 1
      description: TCU
    - !Field
      name: TBU
      bit_offset: 20
      bit_width: 1
      description: TBU
    - !Field
      name: TxRSTU
      bit_offset: 18
      bit_width: 1
      description: Timerx reset update
    - !Field
      name: TxREPU
      bit_offset: 17
      bit_width: 1
      description: Timer x Repetition update
    - !Field
      name: DELCMP4
      bit_offset: 14
      bit_width: 2
      description: Delayed CMP4 mode
    - !Field
      name: DELCMP2
      bit_offset: 12
      bit_width: 2
      description: Delayed CMP2 mode
    - !Field
      name: SYNCSTRTx
      bit_offset: 11
      bit_width: 1
      description: "Synchronization Starts Timer\n              x"
    - !Field
      name: SYNCRSTx
      bit_offset: 10
      bit_width: 1
      description: "Synchronization Resets Timer\n              x"
    - !Field
      name: PSHPLL
      bit_offset: 6
      bit_width: 1
      description: Push-Pull mode enable
    - !Field
      name: HALF
      bit_offset: 5
      bit_width: 1
      description: Half mode enable
    - !Field
      name: RETRIG
      bit_offset: 4
      bit_width: 1
      description: Re-triggerable mode
    - !Field
      name: CONT
      bit_offset: 3
      bit_width: 1
      description: Continuous mode
    - !Field
      name: CK_PSCx
      bit_offset: 0
      bit_width: 3
      description: "HRTIM Timer x Clock\n              prescaler"
  - !Register
    name: TIMCISR
    addr: 0x4
    size_bits: 32
    description: "Timerx Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: O2STAT
      bit_offset: 19
      bit_width: 1
      description: Output 2 State
    - !Field
      name: O1STAT
      bit_offset: 18
      bit_width: 1
      description: Output 1 State
    - !Field
      name: IPPSTAT
      bit_offset: 17
      bit_width: 1
      description: Idle Push Pull Status
    - !Field
      name: CPPSTAT
      bit_offset: 16
      bit_width: 1
      description: Current Push Pull Status
    - !Field
      name: DLYPRT
      bit_offset: 14
      bit_width: 1
      description: Delayed Protection Flag
    - !Field
      name: RST
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt Flag
    - !Field
      name: RSTx2
      bit_offset: 12
      bit_width: 1
      description: "Output 2 Reset Interrupt\n              Flag"
    - !Field
      name: SETx2
      bit_offset: 11
      bit_width: 1
      description: "Output 2 Set Interrupt\n              Flag"
    - !Field
      name: RSTx1
      bit_offset: 10
      bit_width: 1
      description: "Output 1 Reset Interrupt\n              Flag"
    - !Field
      name: SETx1
      bit_offset: 9
      bit_width: 1
      description: "Output 1 Set Interrupt\n              Flag"
    - !Field
      name: CPT2
      bit_offset: 8
      bit_width: 1
      description: Capture2 Interrupt Flag
    - !Field
      name: CPT1
      bit_offset: 7
      bit_width: 1
      description: Capture1 Interrupt Flag
    - !Field
      name: UPD
      bit_offset: 6
      bit_width: 1
      description: Update Interrupt Flag
    - !Field
      name: REP
      bit_offset: 4
      bit_width: 1
      description: Repetition Interrupt Flag
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Compare 4 Interrupt Flag
    - !Field
      name: CMP3
      bit_offset: 2
      bit_width: 1
      description: Compare 3 Interrupt Flag
    - !Field
      name: CMP2
      bit_offset: 1
      bit_width: 1
      description: Compare 2 Interrupt Flag
    - !Field
      name: CMP1
      bit_offset: 0
      bit_width: 1
      description: Compare 1 Interrupt Flag
  - !Register
    name: TIMCICR
    addr: 0x8
    size_bits: 32
    description: "Timerx Interrupt Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTC
      bit_offset: 14
      bit_width: 1
      description: "Delayed Protection Flag\n              Clear"
    - !Field
      name: RSTC
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt flag Clear
    - !Field
      name: RSTx2C
      bit_offset: 12
      bit_width: 1
      description: Output 2 Reset flag Clear
    - !Field
      name: SET2xC
      bit_offset: 11
      bit_width: 1
      description: Output 2 Set flag Clear
    - !Field
      name: RSTx1C
      bit_offset: 10
      bit_width: 1
      description: Output 1 Reset flag Clear
    - !Field
      name: SET1xC
      bit_offset: 9
      bit_width: 1
      description: Output 1 Set flag Clear
    - !Field
      name: CPT2C
      bit_offset: 8
      bit_width: 1
      description: "Capture2 Interrupt flag\n              Clear"
    - !Field
      name: CPT1C
      bit_offset: 7
      bit_width: 1
      description: "Capture1 Interrupt flag\n              Clear"
    - !Field
      name: UPDC
      bit_offset: 6
      bit_width: 1
      description: "Update Interrupt flag\n              Clear"
    - !Field
      name: REPC
      bit_offset: 4
      bit_width: 1
      description: "Repetition Interrupt flag\n              Clear"
    - !Field
      name: CMP4C
      bit_offset: 3
      bit_width: 1
      description: "Compare 4 Interrupt flag\n              Clear"
    - !Field
      name: CMP3C
      bit_offset: 2
      bit_width: 1
      description: "Compare 3 Interrupt flag\n              Clear"
    - !Field
      name: CMP2C
      bit_offset: 1
      bit_width: 1
      description: "Compare 2 Interrupt flag\n              Clear"
    - !Field
      name: CMP1C
      bit_offset: 0
      bit_width: 1
      description: "Compare 1 Interrupt flag\n              Clear"
  - !Register
    name: TIMCDIER5
    addr: 0xc
    size_bits: 32
    description: TIMxDIER5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTDE
      bit_offset: 30
      bit_width: 1
      description: DLYPRTDE
    - !Field
      name: RSTDE
      bit_offset: 29
      bit_width: 1
      description: RSTDE
    - !Field
      name: RSTx2DE
      bit_offset: 28
      bit_width: 1
      description: RSTx2DE
    - !Field
      name: SETx2DE
      bit_offset: 27
      bit_width: 1
      description: SETx2DE
    - !Field
      name: RSTx1DE
      bit_offset: 26
      bit_width: 1
      description: RSTx1DE
    - !Field
      name: SET1xDE
      bit_offset: 25
      bit_width: 1
      description: SET1xDE
    - !Field
      name: CPT2DE
      bit_offset: 24
      bit_width: 1
      description: CPT2DE
    - !Field
      name: CPT1DE
      bit_offset: 23
      bit_width: 1
      description: CPT1DE
    - !Field
      name: UPDDE
      bit_offset: 22
      bit_width: 1
      description: UPDDE
    - !Field
      name: REPDE
      bit_offset: 20
      bit_width: 1
      description: REPDE
    - !Field
      name: CMP4DE
      bit_offset: 19
      bit_width: 1
      description: CMP4DE
    - !Field
      name: CMP3DE
      bit_offset: 18
      bit_width: 1
      description: CMP3DE
    - !Field
      name: CMP2DE
      bit_offset: 17
      bit_width: 1
      description: CMP2DE
    - !Field
      name: CMP1DE
      bit_offset: 16
      bit_width: 1
      description: CMP1DE
    - !Field
      name: DLYPRTIE
      bit_offset: 14
      bit_width: 1
      description: DLYPRTIE
    - !Field
      name: RSTIE
      bit_offset: 13
      bit_width: 1
      description: RSTIE
    - !Field
      name: RSTx2IE
      bit_offset: 12
      bit_width: 1
      description: RSTx2IE
    - !Field
      name: SETx2IE
      bit_offset: 11
      bit_width: 1
      description: SETx2IE
    - !Field
      name: RSTx1IE
      bit_offset: 10
      bit_width: 1
      description: RSTx1IE
    - !Field
      name: SET1xIE
      bit_offset: 9
      bit_width: 1
      description: SET1xIE
    - !Field
      name: CPT2IE
      bit_offset: 8
      bit_width: 1
      description: CPT2IE
    - !Field
      name: CPT1IE
      bit_offset: 7
      bit_width: 1
      description: CPT1IE
    - !Field
      name: UPDIE
      bit_offset: 6
      bit_width: 1
      description: UPDIE
    - !Field
      name: REPIE
      bit_offset: 4
      bit_width: 1
      description: REPIE
    - !Field
      name: CMP4IE
      bit_offset: 3
      bit_width: 1
      description: CMP4IE
    - !Field
      name: CMP3IE
      bit_offset: 2
      bit_width: 1
      description: CMP3IE
    - !Field
      name: CMP2IE
      bit_offset: 1
      bit_width: 1
      description: CMP2IE
    - !Field
      name: CMP1IE
      bit_offset: 0
      bit_width: 1
      description: CMP1IE
  - !Register
    name: CNTCR
    addr: 0x10
    size_bits: 32
    description: Timerx Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTx
      bit_offset: 0
      bit_width: 16
      description: Timerx Counter value
  - !Register
    name: PERCR
    addr: 0x14
    size_bits: 32
    description: Timerx Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: PERx
      bit_offset: 0
      bit_width: 16
      description: Timerx Period value
  - !Register
    name: REPCR
    addr: 0x18
    size_bits: 32
    description: Timerx Repetition Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 0
      bit_width: 8
      description: "Timerx Repetition counter\n              value"
  - !Register
    name: CMP1CR
    addr: 0x1c
    size_bits: 32
    description: Timerx Compare 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP1CCR
    addr: 0x20
    size_bits: 32
    description: "Timerx Compare 1 Compound\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 16
      bit_width: 8
      description: "Timerx Repetition value (aliased from\n              HRTIM_REPx\
        \ register)"
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP2CR
    addr: 0x24
    size_bits: 32
    description: Timerx Compare 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 2 value
  - !Register
    name: CMP3CR
    addr: 0x28
    size_bits: 32
    description: Timerx Compare 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP3x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 3 value
  - !Register
    name: CMP4CR
    addr: 0x2c
    size_bits: 32
    description: Timerx Compare 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP4x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 4 value
  - !Register
    name: CPT1CR
    addr: 0x30
    size_bits: 32
    description: Timerx Capture 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 1 value
  - !Register
    name: CPT2CR
    addr: 0x34
    size_bits: 32
    description: Timerx Capture 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 2 value
  - !Register
    name: DTCR
    addr: 0x38
    size_bits: 32
    description: Timerx Deadtime Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTFLKx
      bit_offset: 31
      bit_width: 1
      description: Deadtime Falling Lock
    - !Field
      name: DTFSLKx
      bit_offset: 30
      bit_width: 1
      description: Deadtime Falling Sign Lock
    - !Field
      name: SDTFx
      bit_offset: 25
      bit_width: 1
      description: "Sign Deadtime Falling\n              value"
    - !Field
      name: DTFx
      bit_offset: 16
      bit_width: 9
      description: Deadtime Falling value
    - !Field
      name: DTRLKx
      bit_offset: 15
      bit_width: 1
      description: Deadtime Rising Lock
    - !Field
      name: DTRSLKx
      bit_offset: 14
      bit_width: 1
      description: Deadtime Rising Sign Lock
    - !Field
      name: DTPRSC
      bit_offset: 10
      bit_width: 3
      description: Deadtime Prescaler
    - !Field
      name: SDTRx
      bit_offset: 9
      bit_width: 1
      description: Sign Deadtime Rising value
    - !Field
      name: DTRx
      bit_offset: 0
      bit_width: 9
      description: Deadtime Rising value
  - !Register
    name: SETC1R
    addr: 0x3c
    size_bits: 32
    description: Timerx Output1 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: "Registers update (transfer preload to\n              active)"
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: External Event 1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: Timer Event 9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: Timer Event 8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: Timer Event 7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: Timer Event 6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: Timer Event 5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: Timer Event 4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: Timer Event 3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: Timer Event 2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: Timer Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: Master Compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: Master Compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: Master Compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: Master Compare 1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: Master Period
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: Timer A compare 4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: Timer A compare 3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: Timer A compare 2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: Timer A Period
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: Timer A resynchronizaton
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: Software Set trigger
  - !Register
    name: RSTC1R
    addr: 0x40
    size_bits: 32
    description: Timerx Output1 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: SETC2R
    addr: 0x44
    size_bits: 32
    description: Timerx Output2 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: SST
  - !Register
    name: RSTC2R
    addr: 0x48
    size_bits: 32
    description: Timerx Output2 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: EEFCR1
    addr: 0x4c
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE5FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 5 filter
    - !Field
      name: EE5LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 5 latch
    - !Field
      name: EE4FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 4 filter
    - !Field
      name: EE4LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 4 latch
    - !Field
      name: EE3FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 3 filter
    - !Field
      name: EE3LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 3 latch
    - !Field
      name: EE2FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 2 filter
    - !Field
      name: EE2LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 2 latch
    - !Field
      name: EE1FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 1 filter
    - !Field
      name: EE1LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 1 latch
  - !Register
    name: EEFCR2
    addr: 0x50
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 10 filter
    - !Field
      name: EE10LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 10 latch
    - !Field
      name: EE9FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 9 filter
    - !Field
      name: EE9LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 9 latch
    - !Field
      name: EE8FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 8 filter
    - !Field
      name: EE8LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 8 latch
    - !Field
      name: EE7FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 7 filter
    - !Field
      name: EE7LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 7 latch
    - !Field
      name: EE6FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 6 filter
    - !Field
      name: EE6LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 6 latch
  - !Register
    name: RSTCR
    addr: 0x54
    size_bits: 32
    description: TimerA Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMECMP4
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 4
    - !Field
      name: TIMECMP2
      bit_offset: 29
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TIMECMP1
      bit_offset: 28
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TIMDCMP4
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 4
    - !Field
      name: TIMDCMP2
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TIMDCMP1
      bit_offset: 25
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TIMBCMP4
      bit_offset: 24
      bit_width: 1
      description: Timer B Compare 4
    - !Field
      name: TIMBCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TIMBCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TIMACMP4
      bit_offset: 21
      bit_width: 1
      description: Timer A Compare 4
    - !Field
      name: TIMACMP2
      bit_offset: 20
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TIMACMP1
      bit_offset: 19
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: EXTEVNT10
      bit_offset: 18
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 17
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 16
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 15
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 14
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 13
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 12
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 11
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 10
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 9
      bit_width: 1
      description: External Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 8
      bit_width: 1
      description: Master compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 7
      bit_width: 1
      description: Master compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 6
      bit_width: 1
      description: Master compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 5
      bit_width: 1
      description: Master compare 1
    - !Field
      name: MSTPER
      bit_offset: 4
      bit_width: 1
      description: Master timer Period
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 4 reset
    - !Field
      name: CMP2
      bit_offset: 2
      bit_width: 1
      description: Timer A compare 2 reset
    - !Field
      name: UPDT
      bit_offset: 1
      bit_width: 1
      description: Timer A Update reset
  - !Register
    name: CHPCR
    addr: 0x58
    size_bits: 32
    description: Timerx Chopper Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRTPW
      bit_offset: 7
      bit_width: 4
      description: STRTPW
    - !Field
      name: CHPDTY
      bit_offset: 4
      bit_width: 3
      description: "Timerx chopper duty cycle\n              value"
    - !Field
      name: CHPFRQ
      bit_offset: 0
      bit_width: 4
      description: "Timerx carrier frequency\n              value"
  - !Register
    name: CPT1CCR
    addr: 0x5c
    size_bits: 32
    description: "Timerx Capture 2 Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: CPT2CCR
    addr: 0x60
    size_bits: 32
    description: CPT2xCR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: OUTCR
    addr: 0x64
    size_bits: 32
    description: Timerx Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIDL2
      bit_offset: 23
      bit_width: 1
      description: "Output 2 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP2
      bit_offset: 22
      bit_width: 1
      description: Output 2 Chopper enable
    - !Field
      name: FAULT2
      bit_offset: 20
      bit_width: 2
      description: Output 2 Fault state
    - !Field
      name: IDLES2
      bit_offset: 19
      bit_width: 1
      description: Output 2 Idle State
    - !Field
      name: IDLEM2
      bit_offset: 18
      bit_width: 1
      description: Output 2 Idle mode
    - !Field
      name: POL2
      bit_offset: 17
      bit_width: 1
      description: Output 2 polarity
    - !Field
      name: DLYPRT
      bit_offset: 10
      bit_width: 3
      description: Delayed Protection
    - !Field
      name: DLYPRTEN
      bit_offset: 9
      bit_width: 1
      description: Delayed Protection Enable
    - !Field
      name: DTEN
      bit_offset: 8
      bit_width: 1
      description: Deadtime enable
    - !Field
      name: DIDL1
      bit_offset: 7
      bit_width: 1
      description: "Output 1 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP1
      bit_offset: 6
      bit_width: 1
      description: Output 1 Chopper enable
    - !Field
      name: FAULT1
      bit_offset: 4
      bit_width: 2
      description: Output 1 Fault state
    - !Field
      name: IDLES1
      bit_offset: 3
      bit_width: 1
      description: Output 1 Idle State
    - !Field
      name: IDLEM1
      bit_offset: 2
      bit_width: 1
      description: Output 1 Idle mode
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Output 1 polarity
  - !Register
    name: FLTCR
    addr: 0x68
    size_bits: 32
    description: Timerx Fault Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLTLCK
      bit_offset: 31
      bit_width: 1
      description: Fault sources Lock
    - !Field
      name: FLT5EN
      bit_offset: 4
      bit_width: 1
      description: Fault 5 enable
    - !Field
      name: FLT4EN
      bit_offset: 3
      bit_width: 1
      description: Fault 4 enable
    - !Field
      name: FLT3EN
      bit_offset: 2
      bit_width: 1
      description: Fault 3 enable
    - !Field
      name: FLT2EN
      bit_offset: 1
      bit_width: 1
      description: Fault 2 enable
    - !Field
      name: FLT1EN
      bit_offset: 0
      bit_width: 1
      description: Fault 1 enable
- !Module
  name: HRTIM_TIMD
  description: 'High Resolution Timer: TIMD'
  base_addr: 0x40017600
  size: 0x80
  registers:
  - !Register
    name: TIMDCR
    addr: 0x0
    size_bits: 32
    description: Timerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDGAT
      bit_offset: 28
      bit_width: 4
      description: Update Gating
    - !Field
      name: PREEN
      bit_offset: 27
      bit_width: 1
      description: Preload enable
    - !Field
      name: DACSYNC
      bit_offset: 25
      bit_width: 2
      description: AC Synchronization
    - !Field
      name: MSTU
      bit_offset: 24
      bit_width: 1
      description: Master Timer update
    - !Field
      name: TEU
      bit_offset: 23
      bit_width: 1
      description: TEU
    - !Field
      name: TDU
      bit_offset: 22
      bit_width: 1
      description: TDU
    - !Field
      name: TCU
      bit_offset: 21
      bit_width: 1
      description: TCU
    - !Field
      name: TBU
      bit_offset: 20
      bit_width: 1
      description: TBU
    - !Field
      name: TxRSTU
      bit_offset: 18
      bit_width: 1
      description: Timerx reset update
    - !Field
      name: TxREPU
      bit_offset: 17
      bit_width: 1
      description: Timer x Repetition update
    - !Field
      name: DELCMP4
      bit_offset: 14
      bit_width: 2
      description: Delayed CMP4 mode
    - !Field
      name: DELCMP2
      bit_offset: 12
      bit_width: 2
      description: Delayed CMP2 mode
    - !Field
      name: SYNCSTRTx
      bit_offset: 11
      bit_width: 1
      description: "Synchronization Starts Timer\n              x"
    - !Field
      name: SYNCRSTx
      bit_offset: 10
      bit_width: 1
      description: "Synchronization Resets Timer\n              x"
    - !Field
      name: PSHPLL
      bit_offset: 6
      bit_width: 1
      description: Push-Pull mode enable
    - !Field
      name: HALF
      bit_offset: 5
      bit_width: 1
      description: Half mode enable
    - !Field
      name: RETRIG
      bit_offset: 4
      bit_width: 1
      description: Re-triggerable mode
    - !Field
      name: CONT
      bit_offset: 3
      bit_width: 1
      description: Continuous mode
    - !Field
      name: CK_PSCx
      bit_offset: 0
      bit_width: 3
      description: "HRTIM Timer x Clock\n              prescaler"
  - !Register
    name: TIMDISR
    addr: 0x4
    size_bits: 32
    description: "Timerx Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: O2STAT
      bit_offset: 19
      bit_width: 1
      description: Output 2 State
    - !Field
      name: O1STAT
      bit_offset: 18
      bit_width: 1
      description: Output 1 State
    - !Field
      name: IPPSTAT
      bit_offset: 17
      bit_width: 1
      description: Idle Push Pull Status
    - !Field
      name: CPPSTAT
      bit_offset: 16
      bit_width: 1
      description: Current Push Pull Status
    - !Field
      name: DLYPRT
      bit_offset: 14
      bit_width: 1
      description: Delayed Protection Flag
    - !Field
      name: RST
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt Flag
    - !Field
      name: RSTx2
      bit_offset: 12
      bit_width: 1
      description: "Output 2 Reset Interrupt\n              Flag"
    - !Field
      name: SETx2
      bit_offset: 11
      bit_width: 1
      description: "Output 2 Set Interrupt\n              Flag"
    - !Field
      name: RSTx1
      bit_offset: 10
      bit_width: 1
      description: "Output 1 Reset Interrupt\n              Flag"
    - !Field
      name: SETx1
      bit_offset: 9
      bit_width: 1
      description: "Output 1 Set Interrupt\n              Flag"
    - !Field
      name: CPT2
      bit_offset: 8
      bit_width: 1
      description: Capture2 Interrupt Flag
    - !Field
      name: CPT1
      bit_offset: 7
      bit_width: 1
      description: Capture1 Interrupt Flag
    - !Field
      name: UPD
      bit_offset: 6
      bit_width: 1
      description: Update Interrupt Flag
    - !Field
      name: REP
      bit_offset: 4
      bit_width: 1
      description: Repetition Interrupt Flag
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Compare 4 Interrupt Flag
    - !Field
      name: CMP3
      bit_offset: 2
      bit_width: 1
      description: Compare 3 Interrupt Flag
    - !Field
      name: CMP2
      bit_offset: 1
      bit_width: 1
      description: Compare 2 Interrupt Flag
    - !Field
      name: CMP1
      bit_offset: 0
      bit_width: 1
      description: Compare 1 Interrupt Flag
  - !Register
    name: TIMDICR
    addr: 0x8
    size_bits: 32
    description: "Timerx Interrupt Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTC
      bit_offset: 14
      bit_width: 1
      description: "Delayed Protection Flag\n              Clear"
    - !Field
      name: RSTC
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt flag Clear
    - !Field
      name: RSTx2C
      bit_offset: 12
      bit_width: 1
      description: Output 2 Reset flag Clear
    - !Field
      name: SET2xC
      bit_offset: 11
      bit_width: 1
      description: Output 2 Set flag Clear
    - !Field
      name: RSTx1C
      bit_offset: 10
      bit_width: 1
      description: Output 1 Reset flag Clear
    - !Field
      name: SET1xC
      bit_offset: 9
      bit_width: 1
      description: Output 1 Set flag Clear
    - !Field
      name: CPT2C
      bit_offset: 8
      bit_width: 1
      description: "Capture2 Interrupt flag\n              Clear"
    - !Field
      name: CPT1C
      bit_offset: 7
      bit_width: 1
      description: "Capture1 Interrupt flag\n              Clear"
    - !Field
      name: UPDC
      bit_offset: 6
      bit_width: 1
      description: "Update Interrupt flag\n              Clear"
    - !Field
      name: REPC
      bit_offset: 4
      bit_width: 1
      description: "Repetition Interrupt flag\n              Clear"
    - !Field
      name: CMP4C
      bit_offset: 3
      bit_width: 1
      description: "Compare 4 Interrupt flag\n              Clear"
    - !Field
      name: CMP3C
      bit_offset: 2
      bit_width: 1
      description: "Compare 3 Interrupt flag\n              Clear"
    - !Field
      name: CMP2C
      bit_offset: 1
      bit_width: 1
      description: "Compare 2 Interrupt flag\n              Clear"
    - !Field
      name: CMP1C
      bit_offset: 0
      bit_width: 1
      description: "Compare 1 Interrupt flag\n              Clear"
  - !Register
    name: TIMDDIER5
    addr: 0xc
    size_bits: 32
    description: TIMxDIER5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTDE
      bit_offset: 30
      bit_width: 1
      description: DLYPRTDE
    - !Field
      name: RSTDE
      bit_offset: 29
      bit_width: 1
      description: RSTDE
    - !Field
      name: RSTx2DE
      bit_offset: 28
      bit_width: 1
      description: RSTx2DE
    - !Field
      name: SETx2DE
      bit_offset: 27
      bit_width: 1
      description: SETx2DE
    - !Field
      name: RSTx1DE
      bit_offset: 26
      bit_width: 1
      description: RSTx1DE
    - !Field
      name: SET1xDE
      bit_offset: 25
      bit_width: 1
      description: SET1xDE
    - !Field
      name: CPT2DE
      bit_offset: 24
      bit_width: 1
      description: CPT2DE
    - !Field
      name: CPT1DE
      bit_offset: 23
      bit_width: 1
      description: CPT1DE
    - !Field
      name: UPDDE
      bit_offset: 22
      bit_width: 1
      description: UPDDE
    - !Field
      name: REPDE
      bit_offset: 20
      bit_width: 1
      description: REPDE
    - !Field
      name: CMP4DE
      bit_offset: 19
      bit_width: 1
      description: CMP4DE
    - !Field
      name: CMP3DE
      bit_offset: 18
      bit_width: 1
      description: CMP3DE
    - !Field
      name: CMP2DE
      bit_offset: 17
      bit_width: 1
      description: CMP2DE
    - !Field
      name: CMP1DE
      bit_offset: 16
      bit_width: 1
      description: CMP1DE
    - !Field
      name: DLYPRTIE
      bit_offset: 14
      bit_width: 1
      description: DLYPRTIE
    - !Field
      name: RSTIE
      bit_offset: 13
      bit_width: 1
      description: RSTIE
    - !Field
      name: RSTx2IE
      bit_offset: 12
      bit_width: 1
      description: RSTx2IE
    - !Field
      name: SETx2IE
      bit_offset: 11
      bit_width: 1
      description: SETx2IE
    - !Field
      name: RSTx1IE
      bit_offset: 10
      bit_width: 1
      description: RSTx1IE
    - !Field
      name: SET1xIE
      bit_offset: 9
      bit_width: 1
      description: SET1xIE
    - !Field
      name: CPT2IE
      bit_offset: 8
      bit_width: 1
      description: CPT2IE
    - !Field
      name: CPT1IE
      bit_offset: 7
      bit_width: 1
      description: CPT1IE
    - !Field
      name: UPDIE
      bit_offset: 6
      bit_width: 1
      description: UPDIE
    - !Field
      name: REPIE
      bit_offset: 4
      bit_width: 1
      description: REPIE
    - !Field
      name: CMP4IE
      bit_offset: 3
      bit_width: 1
      description: CMP4IE
    - !Field
      name: CMP3IE
      bit_offset: 2
      bit_width: 1
      description: CMP3IE
    - !Field
      name: CMP2IE
      bit_offset: 1
      bit_width: 1
      description: CMP2IE
    - !Field
      name: CMP1IE
      bit_offset: 0
      bit_width: 1
      description: CMP1IE
  - !Register
    name: CNTDR
    addr: 0x10
    size_bits: 32
    description: Timerx Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTx
      bit_offset: 0
      bit_width: 16
      description: Timerx Counter value
  - !Register
    name: PERDR
    addr: 0x14
    size_bits: 32
    description: Timerx Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: PERx
      bit_offset: 0
      bit_width: 16
      description: Timerx Period value
  - !Register
    name: REPDR
    addr: 0x18
    size_bits: 32
    description: Timerx Repetition Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 0
      bit_width: 8
      description: "Timerx Repetition counter\n              value"
  - !Register
    name: CMP1DR
    addr: 0x1c
    size_bits: 32
    description: Timerx Compare 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP1CDR
    addr: 0x20
    size_bits: 32
    description: "Timerx Compare 1 Compound\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 16
      bit_width: 8
      description: "Timerx Repetition value (aliased from\n              HRTIM_REPx\
        \ register)"
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP2DR
    addr: 0x24
    size_bits: 32
    description: Timerx Compare 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 2 value
  - !Register
    name: CMP3DR
    addr: 0x28
    size_bits: 32
    description: Timerx Compare 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP3x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 3 value
  - !Register
    name: CMP4DR
    addr: 0x2c
    size_bits: 32
    description: Timerx Compare 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP4x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 4 value
  - !Register
    name: CPT1DR
    addr: 0x30
    size_bits: 32
    description: Timerx Capture 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 1 value
  - !Register
    name: CPT2DR
    addr: 0x34
    size_bits: 32
    description: Timerx Capture 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 2 value
  - !Register
    name: DTDR
    addr: 0x38
    size_bits: 32
    description: Timerx Deadtime Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTFLKx
      bit_offset: 31
      bit_width: 1
      description: Deadtime Falling Lock
    - !Field
      name: DTFSLKx
      bit_offset: 30
      bit_width: 1
      description: Deadtime Falling Sign Lock
    - !Field
      name: SDTFx
      bit_offset: 25
      bit_width: 1
      description: "Sign Deadtime Falling\n              value"
    - !Field
      name: DTFx
      bit_offset: 16
      bit_width: 9
      description: Deadtime Falling value
    - !Field
      name: DTRLKx
      bit_offset: 15
      bit_width: 1
      description: Deadtime Rising Lock
    - !Field
      name: DTRSLKx
      bit_offset: 14
      bit_width: 1
      description: Deadtime Rising Sign Lock
    - !Field
      name: DTPRSC
      bit_offset: 10
      bit_width: 3
      description: Deadtime Prescaler
    - !Field
      name: SDTRx
      bit_offset: 9
      bit_width: 1
      description: Sign Deadtime Rising value
    - !Field
      name: DTRx
      bit_offset: 0
      bit_width: 9
      description: Deadtime Rising value
  - !Register
    name: SETD1R
    addr: 0x3c
    size_bits: 32
    description: Timerx Output1 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: "Registers update (transfer preload to\n              active)"
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: External Event 1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: Timer Event 9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: Timer Event 8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: Timer Event 7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: Timer Event 6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: Timer Event 5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: Timer Event 4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: Timer Event 3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: Timer Event 2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: Timer Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: Master Compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: Master Compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: Master Compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: Master Compare 1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: Master Period
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: Timer A compare 4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: Timer A compare 3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: Timer A compare 2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: Timer A Period
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: Timer A resynchronizaton
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: Software Set trigger
  - !Register
    name: RSTD1R
    addr: 0x40
    size_bits: 32
    description: Timerx Output1 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: SETD2R
    addr: 0x44
    size_bits: 32
    description: Timerx Output2 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: SST
  - !Register
    name: RSTD2R
    addr: 0x48
    size_bits: 32
    description: Timerx Output2 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: EEFDR1
    addr: 0x4c
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE5FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 5 filter
    - !Field
      name: EE5LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 5 latch
    - !Field
      name: EE4FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 4 filter
    - !Field
      name: EE4LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 4 latch
    - !Field
      name: EE3FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 3 filter
    - !Field
      name: EE3LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 3 latch
    - !Field
      name: EE2FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 2 filter
    - !Field
      name: EE2LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 2 latch
    - !Field
      name: EE1FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 1 filter
    - !Field
      name: EE1LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 1 latch
  - !Register
    name: EEFDR2
    addr: 0x50
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 10 filter
    - !Field
      name: EE10LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 10 latch
    - !Field
      name: EE9FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 9 filter
    - !Field
      name: EE9LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 9 latch
    - !Field
      name: EE8FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 8 filter
    - !Field
      name: EE8LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 8 latch
    - !Field
      name: EE7FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 7 filter
    - !Field
      name: EE7LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 7 latch
    - !Field
      name: EE6FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 6 filter
    - !Field
      name: EE6LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 6 latch
  - !Register
    name: RSTDR
    addr: 0x54
    size_bits: 32
    description: TimerA Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMECMP4
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 4
    - !Field
      name: TIMECMP2
      bit_offset: 29
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TIMECMP1
      bit_offset: 28
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TIMCCMP4
      bit_offset: 27
      bit_width: 1
      description: Timer C Compare 4
    - !Field
      name: TIMCCMP2
      bit_offset: 26
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TIMCCMP1
      bit_offset: 25
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TIMBCMP4
      bit_offset: 24
      bit_width: 1
      description: Timer B Compare 4
    - !Field
      name: TIMBCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TIMBCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TIMACMP4
      bit_offset: 21
      bit_width: 1
      description: Timer A Compare 4
    - !Field
      name: TIMACMP2
      bit_offset: 20
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TIMACMP1
      bit_offset: 19
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: EXTEVNT10
      bit_offset: 18
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 17
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 16
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 15
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 14
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 13
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 12
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 11
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 10
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 9
      bit_width: 1
      description: External Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 8
      bit_width: 1
      description: Master compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 7
      bit_width: 1
      description: Master compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 6
      bit_width: 1
      description: Master compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 5
      bit_width: 1
      description: Master compare 1
    - !Field
      name: MSTPER
      bit_offset: 4
      bit_width: 1
      description: Master timer Period
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 4 reset
    - !Field
      name: CMP2
      bit_offset: 2
      bit_width: 1
      description: Timer A compare 2 reset
    - !Field
      name: UPDT
      bit_offset: 1
      bit_width: 1
      description: Timer A Update reset
  - !Register
    name: CHPDR
    addr: 0x58
    size_bits: 32
    description: Timerx Chopper Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRTPW
      bit_offset: 7
      bit_width: 4
      description: STRTPW
    - !Field
      name: CHPDTY
      bit_offset: 4
      bit_width: 3
      description: "Timerx chopper duty cycle\n              value"
    - !Field
      name: CHPFRQ
      bit_offset: 0
      bit_width: 4
      description: "Timerx carrier frequency\n              value"
  - !Register
    name: CPT1DCR
    addr: 0x5c
    size_bits: 32
    description: "Timerx Capture 2 Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: CPT2DCR
    addr: 0x60
    size_bits: 32
    description: CPT2xCR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TECMP2
      bit_offset: 31
      bit_width: 1
      description: Timer E Compare 2
    - !Field
      name: TECMP1
      bit_offset: 30
      bit_width: 1
      description: Timer E Compare 1
    - !Field
      name: TE1RST
      bit_offset: 29
      bit_width: 1
      description: Timer E output 1 Reset
    - !Field
      name: TE1SET
      bit_offset: 28
      bit_width: 1
      description: Timer E output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: OUTDR
    addr: 0x64
    size_bits: 32
    description: Timerx Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIDL2
      bit_offset: 23
      bit_width: 1
      description: "Output 2 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP2
      bit_offset: 22
      bit_width: 1
      description: Output 2 Chopper enable
    - !Field
      name: FAULT2
      bit_offset: 20
      bit_width: 2
      description: Output 2 Fault state
    - !Field
      name: IDLES2
      bit_offset: 19
      bit_width: 1
      description: Output 2 Idle State
    - !Field
      name: IDLEM2
      bit_offset: 18
      bit_width: 1
      description: Output 2 Idle mode
    - !Field
      name: POL2
      bit_offset: 17
      bit_width: 1
      description: Output 2 polarity
    - !Field
      name: DLYPRT
      bit_offset: 10
      bit_width: 3
      description: Delayed Protection
    - !Field
      name: DLYPRTEN
      bit_offset: 9
      bit_width: 1
      description: Delayed Protection Enable
    - !Field
      name: DTEN
      bit_offset: 8
      bit_width: 1
      description: Deadtime enable
    - !Field
      name: DIDL1
      bit_offset: 7
      bit_width: 1
      description: "Output 1 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP1
      bit_offset: 6
      bit_width: 1
      description: Output 1 Chopper enable
    - !Field
      name: FAULT1
      bit_offset: 4
      bit_width: 2
      description: Output 1 Fault state
    - !Field
      name: IDLES1
      bit_offset: 3
      bit_width: 1
      description: Output 1 Idle State
    - !Field
      name: IDLEM1
      bit_offset: 2
      bit_width: 1
      description: Output 1 Idle mode
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Output 1 polarity
  - !Register
    name: FLTDR
    addr: 0x68
    size_bits: 32
    description: Timerx Fault Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLTLCK
      bit_offset: 31
      bit_width: 1
      description: Fault sources Lock
    - !Field
      name: FLT5EN
      bit_offset: 4
      bit_width: 1
      description: Fault 5 enable
    - !Field
      name: FLT4EN
      bit_offset: 3
      bit_width: 1
      description: Fault 4 enable
    - !Field
      name: FLT3EN
      bit_offset: 2
      bit_width: 1
      description: Fault 3 enable
    - !Field
      name: FLT2EN
      bit_offset: 1
      bit_width: 1
      description: Fault 2 enable
    - !Field
      name: FLT1EN
      bit_offset: 0
      bit_width: 1
      description: Fault 1 enable
- !Module
  name: HRTIM_TIME
  description: 'High Resolution Timer: TIME'
  base_addr: 0x40017680
  size: 0x80
  registers:
  - !Register
    name: TIMECR
    addr: 0x0
    size_bits: 32
    description: Timerx Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDGAT
      bit_offset: 28
      bit_width: 4
      description: Update Gating
    - !Field
      name: PREEN
      bit_offset: 27
      bit_width: 1
      description: Preload enable
    - !Field
      name: DACSYNC
      bit_offset: 25
      bit_width: 2
      description: AC Synchronization
    - !Field
      name: MSTU
      bit_offset: 24
      bit_width: 1
      description: Master Timer update
    - !Field
      name: TEU
      bit_offset: 23
      bit_width: 1
      description: TEU
    - !Field
      name: TDU
      bit_offset: 22
      bit_width: 1
      description: TDU
    - !Field
      name: TCU
      bit_offset: 21
      bit_width: 1
      description: TCU
    - !Field
      name: TBU
      bit_offset: 20
      bit_width: 1
      description: TBU
    - !Field
      name: TxRSTU
      bit_offset: 18
      bit_width: 1
      description: Timerx reset update
    - !Field
      name: TxREPU
      bit_offset: 17
      bit_width: 1
      description: Timer x Repetition update
    - !Field
      name: DELCMP4
      bit_offset: 14
      bit_width: 2
      description: Delayed CMP4 mode
    - !Field
      name: DELCMP2
      bit_offset: 12
      bit_width: 2
      description: Delayed CMP2 mode
    - !Field
      name: SYNCSTRTx
      bit_offset: 11
      bit_width: 1
      description: "Synchronization Starts Timer\n              x"
    - !Field
      name: SYNCRSTx
      bit_offset: 10
      bit_width: 1
      description: "Synchronization Resets Timer\n              x"
    - !Field
      name: PSHPLL
      bit_offset: 6
      bit_width: 1
      description: Push-Pull mode enable
    - !Field
      name: HALF
      bit_offset: 5
      bit_width: 1
      description: Half mode enable
    - !Field
      name: RETRIG
      bit_offset: 4
      bit_width: 1
      description: Re-triggerable mode
    - !Field
      name: CONT
      bit_offset: 3
      bit_width: 1
      description: Continuous mode
    - !Field
      name: CK_PSCx
      bit_offset: 0
      bit_width: 3
      description: "HRTIM Timer x Clock\n              prescaler"
  - !Register
    name: TIMEISR
    addr: 0x4
    size_bits: 32
    description: "Timerx Interrupt Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: O2STAT
      bit_offset: 19
      bit_width: 1
      description: Output 2 State
    - !Field
      name: O1STAT
      bit_offset: 18
      bit_width: 1
      description: Output 1 State
    - !Field
      name: IPPSTAT
      bit_offset: 17
      bit_width: 1
      description: Idle Push Pull Status
    - !Field
      name: CPPSTAT
      bit_offset: 16
      bit_width: 1
      description: Current Push Pull Status
    - !Field
      name: DLYPRT
      bit_offset: 14
      bit_width: 1
      description: Delayed Protection Flag
    - !Field
      name: RST
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt Flag
    - !Field
      name: RSTx2
      bit_offset: 12
      bit_width: 1
      description: "Output 2 Reset Interrupt\n              Flag"
    - !Field
      name: SETx2
      bit_offset: 11
      bit_width: 1
      description: "Output 2 Set Interrupt\n              Flag"
    - !Field
      name: RSTx1
      bit_offset: 10
      bit_width: 1
      description: "Output 1 Reset Interrupt\n              Flag"
    - !Field
      name: SETx1
      bit_offset: 9
      bit_width: 1
      description: "Output 1 Set Interrupt\n              Flag"
    - !Field
      name: CPT2
      bit_offset: 8
      bit_width: 1
      description: Capture2 Interrupt Flag
    - !Field
      name: CPT1
      bit_offset: 7
      bit_width: 1
      description: Capture1 Interrupt Flag
    - !Field
      name: UPD
      bit_offset: 6
      bit_width: 1
      description: Update Interrupt Flag
    - !Field
      name: REP
      bit_offset: 4
      bit_width: 1
      description: Repetition Interrupt Flag
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Compare 4 Interrupt Flag
    - !Field
      name: CMP3
      bit_offset: 2
      bit_width: 1
      description: Compare 3 Interrupt Flag
    - !Field
      name: CMP2
      bit_offset: 1
      bit_width: 1
      description: Compare 2 Interrupt Flag
    - !Field
      name: CMP1
      bit_offset: 0
      bit_width: 1
      description: Compare 1 Interrupt Flag
  - !Register
    name: TIMEICR
    addr: 0x8
    size_bits: 32
    description: "Timerx Interrupt Clear\n          Register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTC
      bit_offset: 14
      bit_width: 1
      description: "Delayed Protection Flag\n              Clear"
    - !Field
      name: RSTC
      bit_offset: 13
      bit_width: 1
      description: Reset Interrupt flag Clear
    - !Field
      name: RSTx2C
      bit_offset: 12
      bit_width: 1
      description: Output 2 Reset flag Clear
    - !Field
      name: SET2xC
      bit_offset: 11
      bit_width: 1
      description: Output 2 Set flag Clear
    - !Field
      name: RSTx1C
      bit_offset: 10
      bit_width: 1
      description: Output 1 Reset flag Clear
    - !Field
      name: SET1xC
      bit_offset: 9
      bit_width: 1
      description: Output 1 Set flag Clear
    - !Field
      name: CPT2C
      bit_offset: 8
      bit_width: 1
      description: "Capture2 Interrupt flag\n              Clear"
    - !Field
      name: CPT1C
      bit_offset: 7
      bit_width: 1
      description: "Capture1 Interrupt flag\n              Clear"
    - !Field
      name: UPDC
      bit_offset: 6
      bit_width: 1
      description: "Update Interrupt flag\n              Clear"
    - !Field
      name: REPC
      bit_offset: 4
      bit_width: 1
      description: "Repetition Interrupt flag\n              Clear"
    - !Field
      name: CMP4C
      bit_offset: 3
      bit_width: 1
      description: "Compare 4 Interrupt flag\n              Clear"
    - !Field
      name: CMP3C
      bit_offset: 2
      bit_width: 1
      description: "Compare 3 Interrupt flag\n              Clear"
    - !Field
      name: CMP2C
      bit_offset: 1
      bit_width: 1
      description: "Compare 2 Interrupt flag\n              Clear"
    - !Field
      name: CMP1C
      bit_offset: 0
      bit_width: 1
      description: "Compare 1 Interrupt flag\n              Clear"
  - !Register
    name: TIMEDIER5
    addr: 0xc
    size_bits: 32
    description: TIMxDIER5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLYPRTDE
      bit_offset: 30
      bit_width: 1
      description: DLYPRTDE
    - !Field
      name: RSTDE
      bit_offset: 29
      bit_width: 1
      description: RSTDE
    - !Field
      name: RSTx2DE
      bit_offset: 28
      bit_width: 1
      description: RSTx2DE
    - !Field
      name: SETx2DE
      bit_offset: 27
      bit_width: 1
      description: SETx2DE
    - !Field
      name: RSTx1DE
      bit_offset: 26
      bit_width: 1
      description: RSTx1DE
    - !Field
      name: SET1xDE
      bit_offset: 25
      bit_width: 1
      description: SET1xDE
    - !Field
      name: CPT2DE
      bit_offset: 24
      bit_width: 1
      description: CPT2DE
    - !Field
      name: CPT1DE
      bit_offset: 23
      bit_width: 1
      description: CPT1DE
    - !Field
      name: UPDDE
      bit_offset: 22
      bit_width: 1
      description: UPDDE
    - !Field
      name: REPDE
      bit_offset: 20
      bit_width: 1
      description: REPDE
    - !Field
      name: CMP4DE
      bit_offset: 19
      bit_width: 1
      description: CMP4DE
    - !Field
      name: CMP3DE
      bit_offset: 18
      bit_width: 1
      description: CMP3DE
    - !Field
      name: CMP2DE
      bit_offset: 17
      bit_width: 1
      description: CMP2DE
    - !Field
      name: CMP1DE
      bit_offset: 16
      bit_width: 1
      description: CMP1DE
    - !Field
      name: DLYPRTIE
      bit_offset: 14
      bit_width: 1
      description: DLYPRTIE
    - !Field
      name: RSTIE
      bit_offset: 13
      bit_width: 1
      description: RSTIE
    - !Field
      name: RSTx2IE
      bit_offset: 12
      bit_width: 1
      description: RSTx2IE
    - !Field
      name: SETx2IE
      bit_offset: 11
      bit_width: 1
      description: SETx2IE
    - !Field
      name: RSTx1IE
      bit_offset: 10
      bit_width: 1
      description: RSTx1IE
    - !Field
      name: SET1xIE
      bit_offset: 9
      bit_width: 1
      description: SET1xIE
    - !Field
      name: CPT2IE
      bit_offset: 8
      bit_width: 1
      description: CPT2IE
    - !Field
      name: CPT1IE
      bit_offset: 7
      bit_width: 1
      description: CPT1IE
    - !Field
      name: UPDIE
      bit_offset: 6
      bit_width: 1
      description: UPDIE
    - !Field
      name: REPIE
      bit_offset: 4
      bit_width: 1
      description: REPIE
    - !Field
      name: CMP4IE
      bit_offset: 3
      bit_width: 1
      description: CMP4IE
    - !Field
      name: CMP3IE
      bit_offset: 2
      bit_width: 1
      description: CMP3IE
    - !Field
      name: CMP2IE
      bit_offset: 1
      bit_width: 1
      description: CMP2IE
    - !Field
      name: CMP1IE
      bit_offset: 0
      bit_width: 1
      description: CMP1IE
  - !Register
    name: CNTER
    addr: 0x10
    size_bits: 32
    description: Timerx Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNTx
      bit_offset: 0
      bit_width: 16
      description: Timerx Counter value
  - !Register
    name: PERER
    addr: 0x14
    size_bits: 32
    description: Timerx Period Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: PERx
      bit_offset: 0
      bit_width: 16
      description: Timerx Period value
  - !Register
    name: REPER
    addr: 0x18
    size_bits: 32
    description: Timerx Repetition Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 0
      bit_width: 8
      description: "Timerx Repetition counter\n              value"
  - !Register
    name: CMP1ER
    addr: 0x1c
    size_bits: 32
    description: Timerx Compare 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP1CER
    addr: 0x20
    size_bits: 32
    description: "Timerx Compare 1 Compound\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REPx
      bit_offset: 16
      bit_width: 8
      description: "Timerx Repetition value (aliased from\n              HRTIM_REPx\
        \ register)"
    - !Field
      name: CMP1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 1 value
  - !Register
    name: CMP2ER
    addr: 0x24
    size_bits: 32
    description: Timerx Compare 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 2 value
  - !Register
    name: CMP3ER
    addr: 0x28
    size_bits: 32
    description: Timerx Compare 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP3x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 3 value
  - !Register
    name: CMP4ER
    addr: 0x2c
    size_bits: 32
    description: Timerx Compare 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMP4x
      bit_offset: 0
      bit_width: 16
      description: Timerx Compare 4 value
  - !Register
    name: CPT1ER
    addr: 0x30
    size_bits: 32
    description: Timerx Capture 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT1x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 1 value
  - !Register
    name: CPT2ER
    addr: 0x34
    size_bits: 32
    description: Timerx Capture 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPT2x
      bit_offset: 0
      bit_width: 16
      description: Timerx Capture 2 value
  - !Register
    name: DTER
    addr: 0x38
    size_bits: 32
    description: Timerx Deadtime Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTFLKx
      bit_offset: 31
      bit_width: 1
      description: Deadtime Falling Lock
    - !Field
      name: DTFSLKx
      bit_offset: 30
      bit_width: 1
      description: Deadtime Falling Sign Lock
    - !Field
      name: SDTFx
      bit_offset: 25
      bit_width: 1
      description: "Sign Deadtime Falling\n              value"
    - !Field
      name: DTFx
      bit_offset: 16
      bit_width: 9
      description: Deadtime Falling value
    - !Field
      name: DTRLKx
      bit_offset: 15
      bit_width: 1
      description: Deadtime Rising Lock
    - !Field
      name: DTRSLKx
      bit_offset: 14
      bit_width: 1
      description: Deadtime Rising Sign Lock
    - !Field
      name: DTPRSC
      bit_offset: 10
      bit_width: 3
      description: Deadtime Prescaler
    - !Field
      name: SDTRx
      bit_offset: 9
      bit_width: 1
      description: Sign Deadtime Rising value
    - !Field
      name: DTRx
      bit_offset: 0
      bit_width: 9
      description: Deadtime Rising value
  - !Register
    name: SETE1R
    addr: 0x3c
    size_bits: 32
    description: Timerx Output1 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: "Registers update (transfer preload to\n              active)"
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: External Event 1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: Timer Event 9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: Timer Event 8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: Timer Event 7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: Timer Event 6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: Timer Event 5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: Timer Event 4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: Timer Event 3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: Timer Event 2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: Timer Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: Master Compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: Master Compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: Master Compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: Master Compare 1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: Master Period
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: Timer A compare 4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: Timer A compare 3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: Timer A compare 2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: Timer A Period
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: Timer A resynchronizaton
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: Software Set trigger
  - !Register
    name: RSTE1R
    addr: 0x40
    size_bits: 32
    description: Timerx Output1 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: SETE2R
    addr: 0x44
    size_bits: 32
    description: Timerx Output2 Set Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SST
      bit_offset: 0
      bit_width: 1
      description: SST
  - !Register
    name: RSTE2R
    addr: 0x48
    size_bits: 32
    description: Timerx Output2 Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPDATE
      bit_offset: 31
      bit_width: 1
      description: UPDATE
    - !Field
      name: EXTEVNT10
      bit_offset: 30
      bit_width: 1
      description: EXTEVNT10
    - !Field
      name: EXTEVNT9
      bit_offset: 29
      bit_width: 1
      description: EXTEVNT9
    - !Field
      name: EXTEVNT8
      bit_offset: 28
      bit_width: 1
      description: EXTEVNT8
    - !Field
      name: EXTEVNT7
      bit_offset: 27
      bit_width: 1
      description: EXTEVNT7
    - !Field
      name: EXTEVNT6
      bit_offset: 26
      bit_width: 1
      description: EXTEVNT6
    - !Field
      name: EXTEVNT5
      bit_offset: 25
      bit_width: 1
      description: EXTEVNT5
    - !Field
      name: EXTEVNT4
      bit_offset: 24
      bit_width: 1
      description: EXTEVNT4
    - !Field
      name: EXTEVNT3
      bit_offset: 23
      bit_width: 1
      description: EXTEVNT3
    - !Field
      name: EXTEVNT2
      bit_offset: 22
      bit_width: 1
      description: EXTEVNT2
    - !Field
      name: EXTEVNT1
      bit_offset: 21
      bit_width: 1
      description: EXTEVNT1
    - !Field
      name: TIMEVNT9
      bit_offset: 20
      bit_width: 1
      description: TIMEVNT9
    - !Field
      name: TIMEVNT8
      bit_offset: 19
      bit_width: 1
      description: TIMEVNT8
    - !Field
      name: TIMEVNT7
      bit_offset: 18
      bit_width: 1
      description: TIMEVNT7
    - !Field
      name: TIMEVNT6
      bit_offset: 17
      bit_width: 1
      description: TIMEVNT6
    - !Field
      name: TIMEVNT5
      bit_offset: 16
      bit_width: 1
      description: TIMEVNT5
    - !Field
      name: TIMEVNT4
      bit_offset: 15
      bit_width: 1
      description: TIMEVNT4
    - !Field
      name: TIMEVNT3
      bit_offset: 14
      bit_width: 1
      description: TIMEVNT3
    - !Field
      name: TIMEVNT2
      bit_offset: 13
      bit_width: 1
      description: TIMEVNT2
    - !Field
      name: TIMEVNT1
      bit_offset: 12
      bit_width: 1
      description: TIMEVNT1
    - !Field
      name: MSTCMP4
      bit_offset: 11
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 10
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 9
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 8
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTPER
      bit_offset: 7
      bit_width: 1
      description: MSTPER
    - !Field
      name: CMP4
      bit_offset: 6
      bit_width: 1
      description: CMP4
    - !Field
      name: CMP3
      bit_offset: 5
      bit_width: 1
      description: CMP3
    - !Field
      name: CMP2
      bit_offset: 4
      bit_width: 1
      description: CMP2
    - !Field
      name: CMP1
      bit_offset: 3
      bit_width: 1
      description: CMP1
    - !Field
      name: PER
      bit_offset: 2
      bit_width: 1
      description: PER
    - !Field
      name: RESYNC
      bit_offset: 1
      bit_width: 1
      description: RESYNC
    - !Field
      name: SRT
      bit_offset: 0
      bit_width: 1
      description: SRT
  - !Register
    name: EEFER1
    addr: 0x4c
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE5FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 5 filter
    - !Field
      name: EE5LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 5 latch
    - !Field
      name: EE4FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 4 filter
    - !Field
      name: EE4LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 4 latch
    - !Field
      name: EE3FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 3 filter
    - !Field
      name: EE3LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 3 latch
    - !Field
      name: EE2FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 2 filter
    - !Field
      name: EE2LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 2 latch
    - !Field
      name: EE1FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 1 filter
    - !Field
      name: EE1LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 1 latch
  - !Register
    name: EEFER2
    addr: 0x50
    size_bits: 32
    description: "Timerx External Event Filtering Register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10FLTR
      bit_offset: 25
      bit_width: 4
      description: External Event 10 filter
    - !Field
      name: EE10LTCH
      bit_offset: 24
      bit_width: 1
      description: External Event 10 latch
    - !Field
      name: EE9FLTR
      bit_offset: 19
      bit_width: 4
      description: External Event 9 filter
    - !Field
      name: EE9LTCH
      bit_offset: 18
      bit_width: 1
      description: External Event 9 latch
    - !Field
      name: EE8FLTR
      bit_offset: 13
      bit_width: 4
      description: External Event 8 filter
    - !Field
      name: EE8LTCH
      bit_offset: 12
      bit_width: 1
      description: External Event 8 latch
    - !Field
      name: EE7FLTR
      bit_offset: 7
      bit_width: 4
      description: External Event 7 filter
    - !Field
      name: EE7LTCH
      bit_offset: 6
      bit_width: 1
      description: External Event 7 latch
    - !Field
      name: EE6FLTR
      bit_offset: 1
      bit_width: 4
      description: External Event 6 filter
    - !Field
      name: EE6LTCH
      bit_offset: 0
      bit_width: 1
      description: External Event 6 latch
  - !Register
    name: RSTER
    addr: 0x54
    size_bits: 32
    description: TimerA Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMDCMP4
      bit_offset: 30
      bit_width: 1
      description: Timer D Compare 4
    - !Field
      name: TIMDCMP2
      bit_offset: 29
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TIMDCMP1
      bit_offset: 28
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TIMCCMP4
      bit_offset: 27
      bit_width: 1
      description: Timer C Compare 4
    - !Field
      name: TIMCCMP2
      bit_offset: 26
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TIMCCMP1
      bit_offset: 25
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TIMBCMP4
      bit_offset: 24
      bit_width: 1
      description: Timer B Compare 4
    - !Field
      name: TIMBCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TIMBCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TIMACMP4
      bit_offset: 21
      bit_width: 1
      description: Timer A Compare 4
    - !Field
      name: TIMACMP2
      bit_offset: 20
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TIMACMP1
      bit_offset: 19
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: EXTEVNT10
      bit_offset: 18
      bit_width: 1
      description: External Event 10
    - !Field
      name: EXTEVNT9
      bit_offset: 17
      bit_width: 1
      description: External Event 9
    - !Field
      name: EXTEVNT8
      bit_offset: 16
      bit_width: 1
      description: External Event 8
    - !Field
      name: EXTEVNT7
      bit_offset: 15
      bit_width: 1
      description: External Event 7
    - !Field
      name: EXTEVNT6
      bit_offset: 14
      bit_width: 1
      description: External Event 6
    - !Field
      name: EXTEVNT5
      bit_offset: 13
      bit_width: 1
      description: External Event 5
    - !Field
      name: EXTEVNT4
      bit_offset: 12
      bit_width: 1
      description: External Event 4
    - !Field
      name: EXTEVNT3
      bit_offset: 11
      bit_width: 1
      description: External Event 3
    - !Field
      name: EXTEVNT2
      bit_offset: 10
      bit_width: 1
      description: External Event 2
    - !Field
      name: EXTEVNT1
      bit_offset: 9
      bit_width: 1
      description: External Event 1
    - !Field
      name: MSTCMP4
      bit_offset: 8
      bit_width: 1
      description: Master compare 4
    - !Field
      name: MSTCMP3
      bit_offset: 7
      bit_width: 1
      description: Master compare 3
    - !Field
      name: MSTCMP2
      bit_offset: 6
      bit_width: 1
      description: Master compare 2
    - !Field
      name: MSTCMP1
      bit_offset: 5
      bit_width: 1
      description: Master compare 1
    - !Field
      name: MSTPER
      bit_offset: 4
      bit_width: 1
      description: Master timer Period
    - !Field
      name: CMP4
      bit_offset: 3
      bit_width: 1
      description: Timer A compare 4 reset
    - !Field
      name: CMP2
      bit_offset: 2
      bit_width: 1
      description: Timer A compare 2 reset
    - !Field
      name: UPDT
      bit_offset: 1
      bit_width: 1
      description: Timer A Update reset
  - !Register
    name: CHPER
    addr: 0x58
    size_bits: 32
    description: Timerx Chopper Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STRTPW
      bit_offset: 7
      bit_width: 4
      description: STRTPW
    - !Field
      name: CHPDTY
      bit_offset: 4
      bit_width: 3
      description: "Timerx chopper duty cycle\n              value"
    - !Field
      name: CHPFRQ
      bit_offset: 0
      bit_width: 4
      description: "Timerx carrier frequency\n              value"
  - !Register
    name: CPT1ECR
    addr: 0x5c
    size_bits: 32
    description: "Timerx Capture 2 Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: CPT2ECR
    addr: 0x60
    size_bits: 32
    description: CPT2xCR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDCMP2
      bit_offset: 27
      bit_width: 1
      description: Timer D Compare 2
    - !Field
      name: TDCMP1
      bit_offset: 26
      bit_width: 1
      description: Timer D Compare 1
    - !Field
      name: TD1RST
      bit_offset: 25
      bit_width: 1
      description: Timer D output 1 Reset
    - !Field
      name: TD1SET
      bit_offset: 24
      bit_width: 1
      description: Timer D output 1 Set
    - !Field
      name: TCCMP2
      bit_offset: 23
      bit_width: 1
      description: Timer C Compare 2
    - !Field
      name: TCCMP1
      bit_offset: 22
      bit_width: 1
      description: Timer C Compare 1
    - !Field
      name: TC1RST
      bit_offset: 21
      bit_width: 1
      description: Timer C output 1 Reset
    - !Field
      name: TC1SET
      bit_offset: 20
      bit_width: 1
      description: Timer C output 1 Set
    - !Field
      name: TBCMP2
      bit_offset: 19
      bit_width: 1
      description: Timer B Compare 2
    - !Field
      name: TBCMP1
      bit_offset: 18
      bit_width: 1
      description: Timer B Compare 1
    - !Field
      name: TB1RST
      bit_offset: 17
      bit_width: 1
      description: Timer B output 1 Reset
    - !Field
      name: TB1SET
      bit_offset: 16
      bit_width: 1
      description: Timer B output 1 Set
    - !Field
      name: TACMP2
      bit_offset: 15
      bit_width: 1
      description: Timer A Compare 2
    - !Field
      name: TACMP1
      bit_offset: 14
      bit_width: 1
      description: Timer A Compare 1
    - !Field
      name: TA1RST
      bit_offset: 13
      bit_width: 1
      description: Timer A output 1 Reset
    - !Field
      name: TA1SET
      bit_offset: 12
      bit_width: 1
      description: Timer A output 1 Set
    - !Field
      name: EXEV10CPT
      bit_offset: 11
      bit_width: 1
      description: External Event 10 Capture
    - !Field
      name: EXEV9CPT
      bit_offset: 10
      bit_width: 1
      description: External Event 9 Capture
    - !Field
      name: EXEV8CPT
      bit_offset: 9
      bit_width: 1
      description: External Event 8 Capture
    - !Field
      name: EXEV7CPT
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Capture
    - !Field
      name: EXEV6CPT
      bit_offset: 7
      bit_width: 1
      description: External Event 6 Capture
    - !Field
      name: EXEV5CPT
      bit_offset: 6
      bit_width: 1
      description: External Event 5 Capture
    - !Field
      name: EXEV4CPT
      bit_offset: 5
      bit_width: 1
      description: External Event 4 Capture
    - !Field
      name: EXEV3CPT
      bit_offset: 4
      bit_width: 1
      description: External Event 3 Capture
    - !Field
      name: EXEV2CPT
      bit_offset: 3
      bit_width: 1
      description: External Event 2 Capture
    - !Field
      name: EXEV1CPT
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Capture
    - !Field
      name: UDPCPT
      bit_offset: 1
      bit_width: 1
      description: Update Capture
    - !Field
      name: SWCPT
      bit_offset: 0
      bit_width: 1
      description: Software Capture
  - !Register
    name: OUTER
    addr: 0x64
    size_bits: 32
    description: Timerx Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIDL2
      bit_offset: 23
      bit_width: 1
      description: "Output 2 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP2
      bit_offset: 22
      bit_width: 1
      description: Output 2 Chopper enable
    - !Field
      name: FAULT2
      bit_offset: 20
      bit_width: 2
      description: Output 2 Fault state
    - !Field
      name: IDLES2
      bit_offset: 19
      bit_width: 1
      description: Output 2 Idle State
    - !Field
      name: IDLEM2
      bit_offset: 18
      bit_width: 1
      description: Output 2 Idle mode
    - !Field
      name: POL2
      bit_offset: 17
      bit_width: 1
      description: Output 2 polarity
    - !Field
      name: DLYPRT
      bit_offset: 10
      bit_width: 3
      description: Delayed Protection
    - !Field
      name: DLYPRTEN
      bit_offset: 9
      bit_width: 1
      description: Delayed Protection Enable
    - !Field
      name: DTEN
      bit_offset: 8
      bit_width: 1
      description: Deadtime enable
    - !Field
      name: DIDL1
      bit_offset: 7
      bit_width: 1
      description: "Output 1 Deadtime upon burst mode Idle\n              entry"
    - !Field
      name: CHP1
      bit_offset: 6
      bit_width: 1
      description: Output 1 Chopper enable
    - !Field
      name: FAULT1
      bit_offset: 4
      bit_width: 2
      description: Output 1 Fault state
    - !Field
      name: IDLES1
      bit_offset: 3
      bit_width: 1
      description: Output 1 Idle State
    - !Field
      name: IDLEM1
      bit_offset: 2
      bit_width: 1
      description: Output 1 Idle mode
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Output 1 polarity
  - !Register
    name: FLTER
    addr: 0x68
    size_bits: 32
    description: Timerx Fault Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLTLCK
      bit_offset: 31
      bit_width: 1
      description: Fault sources Lock
    - !Field
      name: FLT5EN
      bit_offset: 4
      bit_width: 1
      description: Fault 5 enable
    - !Field
      name: FLT4EN
      bit_offset: 3
      bit_width: 1
      description: Fault 4 enable
    - !Field
      name: FLT3EN
      bit_offset: 2
      bit_width: 1
      description: Fault 3 enable
    - !Field
      name: FLT2EN
      bit_offset: 1
      bit_width: 1
      description: Fault 2 enable
    - !Field
      name: FLT1EN
      bit_offset: 0
      bit_width: 1
      description: Fault 1 enable
- !Module
  name: HRTIM_Common
  description: "High Resolution Timer: Common\n      functions"
  base_addr: 0x40017780
  size: 0x80
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD4USRC
      bit_offset: 25
      bit_width: 3
      description: "ADC Trigger 4 Update\n              Source"
    - !Field
      name: AD3USRC
      bit_offset: 22
      bit_width: 3
      description: "ADC Trigger 3 Update\n              Source"
    - !Field
      name: AD2USRC
      bit_offset: 19
      bit_width: 3
      description: "ADC Trigger 2 Update\n              Source"
    - !Field
      name: AD1USRC
      bit_offset: 16
      bit_width: 3
      description: "ADC Trigger 1 Update\n              Source"
    - !Field
      name: TEUDIS
      bit_offset: 5
      bit_width: 1
      description: Timer E Update Disable
    - !Field
      name: TDUDIS
      bit_offset: 4
      bit_width: 1
      description: Timer D Update Disable
    - !Field
      name: TCUDIS
      bit_offset: 3
      bit_width: 1
      description: Timer C Update Disable
    - !Field
      name: TBUDIS
      bit_offset: 2
      bit_width: 1
      description: Timer B Update Disable
    - !Field
      name: TAUDIS
      bit_offset: 1
      bit_width: 1
      description: Timer A Update Disable
    - !Field
      name: MUDIS
      bit_offset: 0
      bit_width: 1
      description: Master Update Disable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TERST
      bit_offset: 13
      bit_width: 1
      description: "Timer E counter software\n              reset"
    - !Field
      name: TDRST
      bit_offset: 12
      bit_width: 1
      description: "Timer D counter software\n              reset"
    - !Field
      name: TCRST
      bit_offset: 11
      bit_width: 1
      description: "Timer C counter software\n              reset"
    - !Field
      name: TBRST
      bit_offset: 10
      bit_width: 1
      description: "Timer B counter software\n              reset"
    - !Field
      name: TARST
      bit_offset: 9
      bit_width: 1
      description: "Timer A counter software\n              reset"
    - !Field
      name: MRST
      bit_offset: 8
      bit_width: 1
      description: "Master Counter software\n              reset"
    - !Field
      name: TESWU
      bit_offset: 5
      bit_width: 1
      description: Timer E Software Update
    - !Field
      name: TDSWU
      bit_offset: 4
      bit_width: 1
      description: Timer D Software Update
    - !Field
      name: TCSWU
      bit_offset: 3
      bit_width: 1
      description: Timer C Software Update
    - !Field
      name: TBSWU
      bit_offset: 2
      bit_width: 1
      description: Timer B Software Update
    - !Field
      name: TASWU
      bit_offset: 1
      bit_width: 1
      description: Timer A Software update
    - !Field
      name: MSWU
      bit_offset: 0
      bit_width: 1
      description: "Master Timer Software\n              update"
  - !Register
    name: ISR
    addr: 0x8
    size_bits: 32
    description: Interrupt Status Register
    fields:
    - !Field
      name: BMPER
      bit_offset: 17
      bit_width: 1
      description: "Burst mode Period Interrupt\n              Flag"
      read_allowed: true
      write_allowed: false
    - !Field
      name: DLLRDY
      bit_offset: 16
      bit_width: 1
      description: DLL Ready Interrupt Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYSFLT
      bit_offset: 5
      bit_width: 1
      description: "System Fault Interrupt\n              Flag"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLT5
      bit_offset: 4
      bit_width: 1
      description: Fault 5 Interrupt Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLT4
      bit_offset: 3
      bit_width: 1
      description: Fault 4 Interrupt Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLT3
      bit_offset: 2
      bit_width: 1
      description: Fault 3 Interrupt Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLT2
      bit_offset: 1
      bit_width: 1
      description: Fault 2 Interrupt Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLT1
      bit_offset: 0
      bit_width: 1
      description: Fault 1 Interrupt Flag
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICR
    addr: 0xc
    size_bits: 32
    description: Interrupt Clear Register
    fields:
    - !Field
      name: BMPERC
      bit_offset: 17
      bit_width: 1
      description: "Burst mode period flag\n              Clear"
      read_allowed: false
      write_allowed: true
    - !Field
      name: DLLRDYC
      bit_offset: 16
      bit_width: 1
      description: "DLL Ready Interrupt flag\n              Clear"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SYSFLTC
      bit_offset: 5
      bit_width: 1
      description: "System Fault Interrupt Flag\n              Clear"
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLT5C
      bit_offset: 4
      bit_width: 1
      description: "Fault 5 Interrupt Flag\n              Clear"
      read_allowed: false
      write_allowed: true
    - !Field
      name: FLT4C
      bit_offset: 3
      bit_width: 1
      description: "Fault 4 Interrupt Flag\n              Clear"
      read_allowed: false
      write_allowed: true
    - !Field
      name: FLT3C
      bit_offset: 2
      bit_width: 1
      description: "Fault 3 Interrupt Flag\n              Clear"
      read_allowed: false
      write_allowed: true
    - !Field
      name: FLT2C
      bit_offset: 1
      bit_width: 1
      description: "Fault 2 Interrupt Flag\n              Clear"
      read_allowed: false
      write_allowed: true
    - !Field
      name: FLT1C
      bit_offset: 0
      bit_width: 1
      description: "Fault 1 Interrupt Flag\n              Clear"
      read_allowed: false
      write_allowed: true
  - !Register
    name: IER
    addr: 0x10
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BMPERIE
      bit_offset: 17
      bit_width: 1
      description: "Burst mode period Interrupt\n              Enable"
    - !Field
      name: DLLRDYIE
      bit_offset: 16
      bit_width: 1
      description: DLL Ready Interrupt Enable
    - !Field
      name: SYSFLTE
      bit_offset: 5
      bit_width: 1
      description: "System Fault Interrupt\n              Enable"
    - !Field
      name: FLT5IE
      bit_offset: 4
      bit_width: 1
      description: Fault 5 Interrupt Enable
    - !Field
      name: FLT4IE
      bit_offset: 3
      bit_width: 1
      description: Fault 4 Interrupt Enable
    - !Field
      name: FLT3IE
      bit_offset: 2
      bit_width: 1
      description: Fault 3 Interrupt Enable
    - !Field
      name: FLT2IE
      bit_offset: 1
      bit_width: 1
      description: Fault 2 Interrupt Enable
    - !Field
      name: FLT1IE
      bit_offset: 0
      bit_width: 1
      description: Fault 1 Interrupt Enable
  - !Register
    name: OENR
    addr: 0x14
    size_bits: 32
    description: Output Enable Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TE2OEN
      bit_offset: 9
      bit_width: 1
      description: Timer E Output 2 Enable
    - !Field
      name: TE1OEN
      bit_offset: 8
      bit_width: 1
      description: Timer E Output 1 Enable
    - !Field
      name: TD2OEN
      bit_offset: 7
      bit_width: 1
      description: Timer D Output 2 Enable
    - !Field
      name: TD1OEN
      bit_offset: 6
      bit_width: 1
      description: Timer D Output 1 Enable
    - !Field
      name: TC2OEN
      bit_offset: 5
      bit_width: 1
      description: Timer C Output 2 Enable
    - !Field
      name: TC1OEN
      bit_offset: 4
      bit_width: 1
      description: Timer C Output 1 Enable
    - !Field
      name: TB2OEN
      bit_offset: 3
      bit_width: 1
      description: Timer B Output 2 Enable
    - !Field
      name: TB1OEN
      bit_offset: 2
      bit_width: 1
      description: Timer B Output 1 Enable
    - !Field
      name: TA2OEN
      bit_offset: 1
      bit_width: 1
      description: Timer A Output 2 Enable
    - !Field
      name: TA1OEN
      bit_offset: 0
      bit_width: 1
      description: Timer A Output 1 Enable
  - !Register
    name: DISR
    addr: 0x18
    size_bits: 32
    description: DISR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TE2ODIS
      bit_offset: 9
      bit_width: 1
      description: TE2ODIS
    - !Field
      name: TE1ODIS
      bit_offset: 8
      bit_width: 1
      description: TE1ODIS
    - !Field
      name: TD2ODIS
      bit_offset: 7
      bit_width: 1
      description: TD2ODIS
    - !Field
      name: TD1ODIS
      bit_offset: 6
      bit_width: 1
      description: TD1ODIS
    - !Field
      name: TC2ODIS
      bit_offset: 5
      bit_width: 1
      description: TC2ODIS
    - !Field
      name: TC1ODIS
      bit_offset: 4
      bit_width: 1
      description: TC1ODIS
    - !Field
      name: TB2ODIS
      bit_offset: 3
      bit_width: 1
      description: TB2ODIS
    - !Field
      name: TB1ODIS
      bit_offset: 2
      bit_width: 1
      description: TB1ODIS
    - !Field
      name: TA2ODIS
      bit_offset: 1
      bit_width: 1
      description: TA2ODIS
    - !Field
      name: TA1ODIS
      bit_offset: 0
      bit_width: 1
      description: TA1ODIS
  - !Register
    name: ODSR
    addr: 0x1c
    size_bits: 32
    description: Output Disable Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TE2ODS
      bit_offset: 9
      bit_width: 1
      description: "Timer E Output 2 disable\n              status"
    - !Field
      name: TE1ODS
      bit_offset: 8
      bit_width: 1
      description: "Timer E Output 1 disable\n              status"
    - !Field
      name: TD2ODS
      bit_offset: 7
      bit_width: 1
      description: "Timer D Output 2 disable\n              status"
    - !Field
      name: TD1ODS
      bit_offset: 6
      bit_width: 1
      description: "Timer D Output 1 disable\n              status"
    - !Field
      name: TC2ODS
      bit_offset: 5
      bit_width: 1
      description: "Timer C Output 2 disable\n              status"
    - !Field
      name: TC1ODS
      bit_offset: 4
      bit_width: 1
      description: "Timer C Output 1 disable\n              status"
    - !Field
      name: TB2ODS
      bit_offset: 3
      bit_width: 1
      description: "Timer B Output 2 disable\n              status"
    - !Field
      name: TB1ODS
      bit_offset: 2
      bit_width: 1
      description: "Timer B Output 1 disable\n              status"
    - !Field
      name: TA2ODS
      bit_offset: 1
      bit_width: 1
      description: "Timer A Output 2 disable\n              status"
    - !Field
      name: TA1ODS
      bit_offset: 0
      bit_width: 1
      description: "Timer A Output 1 disable\n              status"
  - !Register
    name: BMCR
    addr: 0x20
    size_bits: 32
    description: Burst Mode Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BMSTAT
      bit_offset: 31
      bit_width: 1
      description: Burst Mode Status
    - !Field
      name: TEBM
      bit_offset: 21
      bit_width: 1
      description: Timer E Burst Mode
    - !Field
      name: TDBM
      bit_offset: 20
      bit_width: 1
      description: Timer D Burst Mode
    - !Field
      name: TCBM
      bit_offset: 19
      bit_width: 1
      description: Timer C Burst Mode
    - !Field
      name: TBBM
      bit_offset: 18
      bit_width: 1
      description: Timer B Burst Mode
    - !Field
      name: TABM
      bit_offset: 17
      bit_width: 1
      description: Timer A Burst Mode
    - !Field
      name: MTBM
      bit_offset: 16
      bit_width: 1
      description: Master Timer Burst Mode
    - !Field
      name: BMPREN
      bit_offset: 10
      bit_width: 1
      description: Burst Mode Preload Enable
    - !Field
      name: BMPRSC
      bit_offset: 6
      bit_width: 4
      description: Burst Mode Prescaler
    - !Field
      name: BMCLK
      bit_offset: 2
      bit_width: 4
      description: Burst Mode Clock source
    - !Field
      name: BMOM
      bit_offset: 1
      bit_width: 1
      description: Burst Mode operating mode
    - !Field
      name: BME
      bit_offset: 0
      bit_width: 1
      description: Burst Mode enable
  - !Register
    name: BMTRG
    addr: 0x24
    size_bits: 32
    description: BMTRG
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCHPEV
      bit_offset: 31
      bit_width: 1
      description: OCHPEV
    - !Field
      name: TECMP2
      bit_offset: 26
      bit_width: 1
      description: TECMP2
    - !Field
      name: TECMP1
      bit_offset: 25
      bit_width: 1
      description: TECMP1
    - !Field
      name: TEREP
      bit_offset: 24
      bit_width: 1
      description: TEREP
    - !Field
      name: TERST
      bit_offset: 23
      bit_width: 1
      description: TERST
    - !Field
      name: TDCMP2
      bit_offset: 22
      bit_width: 1
      description: TDCMP2
    - !Field
      name: TDCMP1
      bit_offset: 21
      bit_width: 1
      description: TDCMP1
    - !Field
      name: TDREP
      bit_offset: 20
      bit_width: 1
      description: TDREP
    - !Field
      name: TDRST
      bit_offset: 19
      bit_width: 1
      description: TDRST
    - !Field
      name: TCCMP2
      bit_offset: 18
      bit_width: 1
      description: TCCMP2
    - !Field
      name: TCCMP1
      bit_offset: 17
      bit_width: 1
      description: TCCMP1
    - !Field
      name: TCREP
      bit_offset: 16
      bit_width: 1
      description: TCREP
    - !Field
      name: TCRST
      bit_offset: 15
      bit_width: 1
      description: TCRST
    - !Field
      name: TBCMP2
      bit_offset: 14
      bit_width: 1
      description: TBCMP2
    - !Field
      name: TBCMP1
      bit_offset: 13
      bit_width: 1
      description: TBCMP1
    - !Field
      name: TBREP
      bit_offset: 12
      bit_width: 1
      description: TBREP
    - !Field
      name: TBRST
      bit_offset: 11
      bit_width: 1
      description: TBRST
    - !Field
      name: TACMP2
      bit_offset: 10
      bit_width: 1
      description: TACMP2
    - !Field
      name: TACMP1
      bit_offset: 9
      bit_width: 1
      description: TACMP1
    - !Field
      name: TAREP
      bit_offset: 8
      bit_width: 1
      description: TAREP
    - !Field
      name: TARST
      bit_offset: 7
      bit_width: 1
      description: TARST
    - !Field
      name: MSTCMP4
      bit_offset: 6
      bit_width: 1
      description: MSTCMP4
    - !Field
      name: MSTCMP3
      bit_offset: 5
      bit_width: 1
      description: MSTCMP3
    - !Field
      name: MSTCMP2
      bit_offset: 4
      bit_width: 1
      description: MSTCMP2
    - !Field
      name: MSTCMP1
      bit_offset: 3
      bit_width: 1
      description: MSTCMP1
    - !Field
      name: MSTREP
      bit_offset: 2
      bit_width: 1
      description: MSTREP
    - !Field
      name: MSTRST
      bit_offset: 1
      bit_width: 1
      description: MSTRST
    - !Field
      name: SW
      bit_offset: 0
      bit_width: 1
      description: SW
  - !Register
    name: BMCMPR6
    addr: 0x28
    size_bits: 32
    description: BMCMPR6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BMCMP
      bit_offset: 0
      bit_width: 16
      description: BMCMP
  - !Register
    name: BMPER
    addr: 0x2c
    size_bits: 32
    description: Burst Mode Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BMPER
      bit_offset: 0
      bit_width: 16
      description: Burst mode Period
  - !Register
    name: EECR1
    addr: 0x30
    size_bits: 32
    description: "Timer External Event Control Register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE5FAST
      bit_offset: 29
      bit_width: 1
      description: External Event 5 Fast mode
    - !Field
      name: EE5SNS
      bit_offset: 27
      bit_width: 2
      description: "External Event 5\n              Sensitivity"
    - !Field
      name: EE5POL
      bit_offset: 26
      bit_width: 1
      description: External Event 5 Polarity
    - !Field
      name: EE5SRC
      bit_offset: 24
      bit_width: 2
      description: External Event 5 Source
    - !Field
      name: EE4FAST
      bit_offset: 23
      bit_width: 1
      description: External Event 4 Fast mode
    - !Field
      name: EE4SNS
      bit_offset: 21
      bit_width: 2
      description: "External Event 4\n              Sensitivity"
    - !Field
      name: EE4POL
      bit_offset: 20
      bit_width: 1
      description: External Event 4 Polarity
    - !Field
      name: EE4SRC
      bit_offset: 18
      bit_width: 2
      description: External Event 4 Source
    - !Field
      name: EE3FAST
      bit_offset: 17
      bit_width: 1
      description: External Event 3 Fast mode
    - !Field
      name: EE3SNS
      bit_offset: 15
      bit_width: 2
      description: "External Event 3\n              Sensitivity"
    - !Field
      name: EE3POL
      bit_offset: 14
      bit_width: 1
      description: External Event 3 Polarity
    - !Field
      name: EE3SRC
      bit_offset: 12
      bit_width: 2
      description: External Event 3 Source
    - !Field
      name: EE2FAST
      bit_offset: 11
      bit_width: 1
      description: External Event 2 Fast mode
    - !Field
      name: EE2SNS
      bit_offset: 9
      bit_width: 2
      description: "External Event 2\n              Sensitivity"
    - !Field
      name: EE2POL
      bit_offset: 8
      bit_width: 1
      description: External Event 2 Polarity
    - !Field
      name: EE2SRC
      bit_offset: 6
      bit_width: 2
      description: External Event 2 Source
    - !Field
      name: EE1FAST
      bit_offset: 5
      bit_width: 1
      description: External Event 1 Fast mode
    - !Field
      name: EE1SNS
      bit_offset: 3
      bit_width: 2
      description: "External Event 1\n              Sensitivity"
    - !Field
      name: EE1POL
      bit_offset: 2
      bit_width: 1
      description: External Event 1 Polarity
    - !Field
      name: EE1SRC
      bit_offset: 0
      bit_width: 2
      description: External Event 1 Source
  - !Register
    name: EECR2
    addr: 0x34
    size_bits: 32
    description: "Timer External Event Control Register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10SNS
      bit_offset: 27
      bit_width: 2
      description: "External Event 10\n              Sensitivity"
    - !Field
      name: EE10POL
      bit_offset: 26
      bit_width: 1
      description: External Event 10 Polarity
    - !Field
      name: EE10SRC
      bit_offset: 24
      bit_width: 2
      description: External Event 10 Source
    - !Field
      name: EE9SNS
      bit_offset: 21
      bit_width: 2
      description: "External Event 9\n              Sensitivity"
    - !Field
      name: EE9POL
      bit_offset: 20
      bit_width: 1
      description: External Event 9 Polarity
    - !Field
      name: EE9SRC
      bit_offset: 18
      bit_width: 2
      description: External Event 9 Source
    - !Field
      name: EE8SNS
      bit_offset: 15
      bit_width: 2
      description: "External Event 8\n              Sensitivity"
    - !Field
      name: EE8POL
      bit_offset: 14
      bit_width: 1
      description: External Event 8 Polarity
    - !Field
      name: EE8SRC
      bit_offset: 12
      bit_width: 2
      description: External Event 8 Source
    - !Field
      name: EE7SNS
      bit_offset: 9
      bit_width: 2
      description: "External Event 7\n              Sensitivity"
    - !Field
      name: EE7POL
      bit_offset: 8
      bit_width: 1
      description: External Event 7 Polarity
    - !Field
      name: EE7SRC
      bit_offset: 6
      bit_width: 2
      description: External Event 7 Source
    - !Field
      name: EE6SNS
      bit_offset: 3
      bit_width: 2
      description: "External Event 6\n              Sensitivity"
    - !Field
      name: EE6POL
      bit_offset: 2
      bit_width: 1
      description: External Event 6 Polarity
    - !Field
      name: EE6SRC
      bit_offset: 0
      bit_width: 2
      description: External Event 6 Source
  - !Register
    name: EECR3
    addr: 0x38
    size_bits: 32
    description: "Timer External Event Control Register\n          3"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EE10SNS
      bit_offset: 27
      bit_width: 2
      description: EE10SNS
    - !Field
      name: EE10POL
      bit_offset: 26
      bit_width: 1
      description: EE10POL
    - !Field
      name: EE10SRC
      bit_offset: 24
      bit_width: 2
      description: EE10SRC
    - !Field
      name: EE9SNS
      bit_offset: 21
      bit_width: 2
      description: EE9SNS
    - !Field
      name: EE9POL
      bit_offset: 20
      bit_width: 1
      description: EE9POL
    - !Field
      name: EE9SRC
      bit_offset: 18
      bit_width: 2
      description: EE9SRC
    - !Field
      name: EE8SNS
      bit_offset: 15
      bit_width: 2
      description: EE8SNS
    - !Field
      name: EE8POL
      bit_offset: 14
      bit_width: 1
      description: EE8POL
    - !Field
      name: EE8SRC
      bit_offset: 12
      bit_width: 2
      description: EE8SRC
    - !Field
      name: EE7SNS
      bit_offset: 9
      bit_width: 2
      description: EE7SNS
    - !Field
      name: EE7POL
      bit_offset: 8
      bit_width: 1
      description: EE7POL
    - !Field
      name: EE7SRC
      bit_offset: 6
      bit_width: 2
      description: EE7SRC
    - !Field
      name: EE6SNS
      bit_offset: 3
      bit_width: 2
      description: EE6SNS
    - !Field
      name: EE6POL
      bit_offset: 2
      bit_width: 1
      description: EE6POL
    - !Field
      name: EE6SRC
      bit_offset: 0
      bit_width: 2
      description: EE6SRC
  - !Register
    name: ADC1R
    addr: 0x3c
    size_bits: 32
    description: ADC Trigger 1 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD1TEPER
      bit_offset: 31
      bit_width: 1
      description: "ADC trigger 1 on Timer E\n              Period"
    - !Field
      name: AD1TEC4
      bit_offset: 30
      bit_width: 1
      description: "ADC trigger 1 on Timer E compare\n              4"
    - !Field
      name: AD1TEC3
      bit_offset: 29
      bit_width: 1
      description: "ADC trigger 1 on Timer E compare\n              3"
    - !Field
      name: AD1TEC2
      bit_offset: 28
      bit_width: 1
      description: "ADC trigger 1 on Timer E compare\n              2"
    - !Field
      name: AD1TDPER
      bit_offset: 27
      bit_width: 1
      description: "ADC trigger 1 on Timer D\n              Period"
    - !Field
      name: AD1TDC4
      bit_offset: 26
      bit_width: 1
      description: "ADC trigger 1 on Timer D compare\n              4"
    - !Field
      name: AD1TDC3
      bit_offset: 25
      bit_width: 1
      description: "ADC trigger 1 on Timer D compare\n              3"
    - !Field
      name: AD1TDC2
      bit_offset: 24
      bit_width: 1
      description: "ADC trigger 1 on Timer D compare\n              2"
    - !Field
      name: AD1TCPER
      bit_offset: 23
      bit_width: 1
      description: "ADC trigger 1 on Timer C\n              Period"
    - !Field
      name: AD1TCC4
      bit_offset: 22
      bit_width: 1
      description: "ADC trigger 1 on Timer C compare\n              4"
    - !Field
      name: AD1TCC3
      bit_offset: 21
      bit_width: 1
      description: "ADC trigger 1 on Timer C compare\n              3"
    - !Field
      name: AD1TCC2
      bit_offset: 20
      bit_width: 1
      description: "ADC trigger 1 on Timer C compare\n              2"
    - !Field
      name: AD1TBRST
      bit_offset: 19
      bit_width: 1
      description: "ADC trigger 1 on Timer B\n              Reset"
    - !Field
      name: AD1TBPER
      bit_offset: 18
      bit_width: 1
      description: "ADC trigger 1 on Timer B\n              Period"
    - !Field
      name: AD1TBC4
      bit_offset: 17
      bit_width: 1
      description: "ADC trigger 1 on Timer B compare\n              4"
    - !Field
      name: AD1TBC3
      bit_offset: 16
      bit_width: 1
      description: "ADC trigger 1 on Timer B compare\n              3"
    - !Field
      name: AD1TBC2
      bit_offset: 15
      bit_width: 1
      description: "ADC trigger 1 on Timer B compare\n              2"
    - !Field
      name: AD1TARST
      bit_offset: 14
      bit_width: 1
      description: "ADC trigger 1 on Timer A\n              Reset"
    - !Field
      name: AD1TAPER
      bit_offset: 13
      bit_width: 1
      description: "ADC trigger 1 on Timer A\n              Period"
    - !Field
      name: AD1TAC4
      bit_offset: 12
      bit_width: 1
      description: "ADC trigger 1 on Timer A compare\n              4"
    - !Field
      name: AD1TAC3
      bit_offset: 11
      bit_width: 1
      description: "ADC trigger 1 on Timer A compare\n              3"
    - !Field
      name: AD1TAC2
      bit_offset: 10
      bit_width: 1
      description: "ADC trigger 1 on Timer A compare\n              2"
    - !Field
      name: AD1EEV5
      bit_offset: 9
      bit_width: 1
      description: "ADC trigger 1 on External Event\n              5"
    - !Field
      name: AD1EEV4
      bit_offset: 8
      bit_width: 1
      description: "ADC trigger 1 on External Event\n              4"
    - !Field
      name: AD1EEV3
      bit_offset: 7
      bit_width: 1
      description: "ADC trigger 1 on External Event\n              3"
    - !Field
      name: AD1EEV2
      bit_offset: 6
      bit_width: 1
      description: "ADC trigger 1 on External Event\n              2"
    - !Field
      name: AD1EEV1
      bit_offset: 5
      bit_width: 1
      description: "ADC trigger 1 on External Event\n              1"
    - !Field
      name: AD1MPER
      bit_offset: 4
      bit_width: 1
      description: "ADC trigger 1 on Master\n              Period"
    - !Field
      name: AD1MC4
      bit_offset: 3
      bit_width: 1
      description: "ADC trigger 1 on Master Compare\n              4"
    - !Field
      name: AD1MC3
      bit_offset: 2
      bit_width: 1
      description: "ADC trigger 1 on Master Compare\n              3"
    - !Field
      name: AD1MC2
      bit_offset: 1
      bit_width: 1
      description: "ADC trigger 1 on Master Compare\n              2"
    - !Field
      name: AD1MC1
      bit_offset: 0
      bit_width: 1
      description: "ADC trigger 1 on Master Compare\n              1"
  - !Register
    name: ADC2R
    addr: 0x40
    size_bits: 32
    description: ADC Trigger 2 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD2TERST
      bit_offset: 31
      bit_width: 1
      description: "ADC trigger 2 on Timer E\n              Reset"
    - !Field
      name: AD2TEC4
      bit_offset: 30
      bit_width: 1
      description: "ADC trigger 2 on Timer E compare\n              4"
    - !Field
      name: AD2TEC3
      bit_offset: 29
      bit_width: 1
      description: "ADC trigger 2 on Timer E compare\n              3"
    - !Field
      name: AD2TEC2
      bit_offset: 28
      bit_width: 1
      description: "ADC trigger 2 on Timer E compare\n              2"
    - !Field
      name: AD2TDRST
      bit_offset: 27
      bit_width: 1
      description: "ADC trigger 2 on Timer D\n              Reset"
    - !Field
      name: AD2TDPER
      bit_offset: 26
      bit_width: 1
      description: "ADC trigger 2 on Timer D\n              Period"
    - !Field
      name: AD2TDC4
      bit_offset: 25
      bit_width: 1
      description: "ADC trigger 2 on Timer D compare\n              4"
    - !Field
      name: AD2TDC3
      bit_offset: 24
      bit_width: 1
      description: "ADC trigger 2 on Timer D compare\n              3"
    - !Field
      name: AD2TDC2
      bit_offset: 23
      bit_width: 1
      description: "ADC trigger 2 on Timer D compare\n              2"
    - !Field
      name: AD2TCRST
      bit_offset: 22
      bit_width: 1
      description: "ADC trigger 2 on Timer C\n              Reset"
    - !Field
      name: AD2TCPER
      bit_offset: 21
      bit_width: 1
      description: "ADC trigger 2 on Timer C\n              Period"
    - !Field
      name: AD2TCC4
      bit_offset: 20
      bit_width: 1
      description: "ADC trigger 2 on Timer C compare\n              4"
    - !Field
      name: AD2TCC3
      bit_offset: 19
      bit_width: 1
      description: "ADC trigger 2 on Timer C compare\n              3"
    - !Field
      name: AD2TCC2
      bit_offset: 18
      bit_width: 1
      description: "ADC trigger 2 on Timer C compare\n              2"
    - !Field
      name: AD2TBPER
      bit_offset: 17
      bit_width: 1
      description: "ADC trigger 2 on Timer B\n              Period"
    - !Field
      name: AD2TBC4
      bit_offset: 16
      bit_width: 1
      description: "ADC trigger 2 on Timer B compare\n              4"
    - !Field
      name: AD2TBC3
      bit_offset: 15
      bit_width: 1
      description: "ADC trigger 2 on Timer B compare\n              3"
    - !Field
      name: AD2TBC2
      bit_offset: 14
      bit_width: 1
      description: "ADC trigger 2 on Timer B compare\n              2"
    - !Field
      name: AD2TAPER
      bit_offset: 13
      bit_width: 1
      description: "ADC trigger 2 on Timer A\n              Period"
    - !Field
      name: AD2TAC4
      bit_offset: 12
      bit_width: 1
      description: "ADC trigger 2 on Timer A compare\n              4"
    - !Field
      name: AD2TAC3
      bit_offset: 11
      bit_width: 1
      description: "ADC trigger 2 on Timer A compare\n              3"
    - !Field
      name: AD2TAC2
      bit_offset: 10
      bit_width: 1
      description: "ADC trigger 2 on Timer A compare\n              2"
    - !Field
      name: AD2EEV10
      bit_offset: 9
      bit_width: 1
      description: "ADC trigger 2 on External Event\n              10"
    - !Field
      name: AD2EEV9
      bit_offset: 8
      bit_width: 1
      description: "ADC trigger 2 on External Event\n              9"
    - !Field
      name: AD2EEV8
      bit_offset: 7
      bit_width: 1
      description: "ADC trigger 2 on External Event\n              8"
    - !Field
      name: AD2EEV7
      bit_offset: 6
      bit_width: 1
      description: "ADC trigger 2 on External Event\n              7"
    - !Field
      name: AD2EEV6
      bit_offset: 5
      bit_width: 1
      description: "ADC trigger 2 on External Event\n              6"
    - !Field
      name: AD2MPER
      bit_offset: 4
      bit_width: 1
      description: "ADC trigger 2 on Master\n              Period"
    - !Field
      name: AD2MC4
      bit_offset: 3
      bit_width: 1
      description: "ADC trigger 2 on Master Compare\n              4"
    - !Field
      name: AD2MC3
      bit_offset: 2
      bit_width: 1
      description: "ADC trigger 2 on Master Compare\n              3"
    - !Field
      name: AD2MC2
      bit_offset: 1
      bit_width: 1
      description: "ADC trigger 2 on Master Compare\n              2"
    - !Field
      name: AD2MC1
      bit_offset: 0
      bit_width: 1
      description: "ADC trigger 2 on Master Compare\n              1"
  - !Register
    name: ADC3R
    addr: 0x44
    size_bits: 32
    description: ADC Trigger 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD1TEPER
      bit_offset: 31
      bit_width: 1
      description: AD1TEPER
    - !Field
      name: AD1TEC4
      bit_offset: 30
      bit_width: 1
      description: AD1TEC4
    - !Field
      name: AD1TEC3
      bit_offset: 29
      bit_width: 1
      description: AD1TEC3
    - !Field
      name: AD1TEC2
      bit_offset: 28
      bit_width: 1
      description: AD1TEC2
    - !Field
      name: AD1TDPER
      bit_offset: 27
      bit_width: 1
      description: AD1TDPER
    - !Field
      name: AD1TDC4
      bit_offset: 26
      bit_width: 1
      description: AD1TDC4
    - !Field
      name: AD1TDC3
      bit_offset: 25
      bit_width: 1
      description: AD1TDC3
    - !Field
      name: AD1TDC2
      bit_offset: 24
      bit_width: 1
      description: AD1TDC2
    - !Field
      name: AD1TCPER
      bit_offset: 23
      bit_width: 1
      description: AD1TCPER
    - !Field
      name: AD1TCC4
      bit_offset: 22
      bit_width: 1
      description: AD1TCC4
    - !Field
      name: AD1TCC3
      bit_offset: 21
      bit_width: 1
      description: AD1TCC3
    - !Field
      name: AD1TCC2
      bit_offset: 20
      bit_width: 1
      description: AD1TCC2
    - !Field
      name: AD1TBRST
      bit_offset: 19
      bit_width: 1
      description: AD1TBRST
    - !Field
      name: AD1TBPER
      bit_offset: 18
      bit_width: 1
      description: AD1TBPER
    - !Field
      name: AD1TBC4
      bit_offset: 17
      bit_width: 1
      description: AD1TBC4
    - !Field
      name: AD1TBC3
      bit_offset: 16
      bit_width: 1
      description: AD1TBC3
    - !Field
      name: AD1TBC2
      bit_offset: 15
      bit_width: 1
      description: AD1TBC2
    - !Field
      name: AD1TARST
      bit_offset: 14
      bit_width: 1
      description: AD1TARST
    - !Field
      name: AD1TAPER
      bit_offset: 13
      bit_width: 1
      description: AD1TAPER
    - !Field
      name: AD1TAC4
      bit_offset: 12
      bit_width: 1
      description: AD1TAC4
    - !Field
      name: AD1TAC3
      bit_offset: 11
      bit_width: 1
      description: AD1TAC3
    - !Field
      name: AD1TAC2
      bit_offset: 10
      bit_width: 1
      description: AD1TAC2
    - !Field
      name: AD1EEV5
      bit_offset: 9
      bit_width: 1
      description: AD1EEV5
    - !Field
      name: AD1EEV4
      bit_offset: 8
      bit_width: 1
      description: AD1EEV4
    - !Field
      name: AD1EEV3
      bit_offset: 7
      bit_width: 1
      description: AD1EEV3
    - !Field
      name: AD1EEV2
      bit_offset: 6
      bit_width: 1
      description: AD1EEV2
    - !Field
      name: AD1EEV1
      bit_offset: 5
      bit_width: 1
      description: AD1EEV1
    - !Field
      name: AD1MPER
      bit_offset: 4
      bit_width: 1
      description: AD1MPER
    - !Field
      name: AD1MC4
      bit_offset: 3
      bit_width: 1
      description: AD1MC4
    - !Field
      name: AD1MC3
      bit_offset: 2
      bit_width: 1
      description: AD1MC3
    - !Field
      name: AD1MC2
      bit_offset: 1
      bit_width: 1
      description: AD1MC2
    - !Field
      name: AD1MC1
      bit_offset: 0
      bit_width: 1
      description: AD1MC1
  - !Register
    name: ADC4R
    addr: 0x48
    size_bits: 32
    description: ADC Trigger 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD2TERST
      bit_offset: 31
      bit_width: 1
      description: AD2TERST
    - !Field
      name: AD2TEC4
      bit_offset: 30
      bit_width: 1
      description: AD2TEC4
    - !Field
      name: AD2TEC3
      bit_offset: 29
      bit_width: 1
      description: AD2TEC3
    - !Field
      name: AD2TEC2
      bit_offset: 28
      bit_width: 1
      description: AD2TEC2
    - !Field
      name: AD2TDRST
      bit_offset: 27
      bit_width: 1
      description: AD2TDRST
    - !Field
      name: AD2TDPER
      bit_offset: 26
      bit_width: 1
      description: AD2TDPER
    - !Field
      name: AD2TDC4
      bit_offset: 25
      bit_width: 1
      description: AD2TDC4
    - !Field
      name: AD2TDC3
      bit_offset: 24
      bit_width: 1
      description: AD2TDC3
    - !Field
      name: AD2TDC2
      bit_offset: 23
      bit_width: 1
      description: AD2TDC2
    - !Field
      name: AD2TCRST
      bit_offset: 22
      bit_width: 1
      description: AD2TCRST
    - !Field
      name: AD2TCPER
      bit_offset: 21
      bit_width: 1
      description: AD2TCPER
    - !Field
      name: AD2TCC4
      bit_offset: 20
      bit_width: 1
      description: AD2TCC4
    - !Field
      name: AD2TCC3
      bit_offset: 19
      bit_width: 1
      description: AD2TCC3
    - !Field
      name: AD2TCC2
      bit_offset: 18
      bit_width: 1
      description: AD2TCC2
    - !Field
      name: AD2TBPER
      bit_offset: 17
      bit_width: 1
      description: AD2TBPER
    - !Field
      name: AD2TBC4
      bit_offset: 16
      bit_width: 1
      description: AD2TBC4
    - !Field
      name: AD2TBC3
      bit_offset: 15
      bit_width: 1
      description: AD2TBC3
    - !Field
      name: AD2TBC2
      bit_offset: 14
      bit_width: 1
      description: AD2TBC2
    - !Field
      name: AD2TAPER
      bit_offset: 13
      bit_width: 1
      description: AD2TAPER
    - !Field
      name: AD2TAC4
      bit_offset: 12
      bit_width: 1
      description: AD2TAC4
    - !Field
      name: AD2TAC3
      bit_offset: 11
      bit_width: 1
      description: AD2TAC3
    - !Field
      name: AD2TAC2
      bit_offset: 10
      bit_width: 1
      description: AD2TAC2
    - !Field
      name: AD2EEV10
      bit_offset: 9
      bit_width: 1
      description: AD2EEV10
    - !Field
      name: AD2EEV9
      bit_offset: 8
      bit_width: 1
      description: AD2EEV9
    - !Field
      name: AD2EEV8
      bit_offset: 7
      bit_width: 1
      description: AD2EEV8
    - !Field
      name: AD2EEV7
      bit_offset: 6
      bit_width: 1
      description: AD2EEV7
    - !Field
      name: AD2EEV6
      bit_offset: 5
      bit_width: 1
      description: AD2EEV6
    - !Field
      name: AD2MPER
      bit_offset: 4
      bit_width: 1
      description: AD2MPER
    - !Field
      name: AD2MC4
      bit_offset: 3
      bit_width: 1
      description: AD2MC4
    - !Field
      name: AD2MC3
      bit_offset: 2
      bit_width: 1
      description: AD2MC3
    - !Field
      name: AD2MC2
      bit_offset: 1
      bit_width: 1
      description: AD2MC2
    - !Field
      name: AD2MC1
      bit_offset: 0
      bit_width: 1
      description: AD2MC1
  - !Register
    name: DLLCR
    addr: 0x4c
    size_bits: 32
    description: DLL Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALRTE
      bit_offset: 2
      bit_width: 2
      description: DLL Calibration rate
    - !Field
      name: CALEN
      bit_offset: 1
      bit_width: 1
      description: DLL Calibration Enable
    - !Field
      name: CAL
      bit_offset: 0
      bit_width: 1
      description: DLL Calibration Start
  - !Register
    name: FLTINR1
    addr: 0x50
    size_bits: 32
    description: HRTIM Fault Input Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT4LCK
      bit_offset: 31
      bit_width: 1
      description: FLT4LCK
    - !Field
      name: FLT4F
      bit_offset: 27
      bit_width: 4
      description: FLT4F
    - !Field
      name: FLT4SRC
      bit_offset: 26
      bit_width: 1
      description: FLT4SRC
    - !Field
      name: FLT4P
      bit_offset: 25
      bit_width: 1
      description: FLT4P
    - !Field
      name: FLT4E
      bit_offset: 24
      bit_width: 1
      description: FLT4E
    - !Field
      name: FLT3LCK
      bit_offset: 23
      bit_width: 1
      description: FLT3LCK
    - !Field
      name: FLT3F
      bit_offset: 19
      bit_width: 4
      description: FLT3F
    - !Field
      name: FLT3SRC
      bit_offset: 18
      bit_width: 1
      description: FLT3SRC
    - !Field
      name: FLT3P
      bit_offset: 17
      bit_width: 1
      description: FLT3P
    - !Field
      name: FLT3E
      bit_offset: 16
      bit_width: 1
      description: FLT3E
    - !Field
      name: FLT2LCK
      bit_offset: 15
      bit_width: 1
      description: FLT2LCK
    - !Field
      name: FLT2F
      bit_offset: 11
      bit_width: 4
      description: FLT2F
    - !Field
      name: FLT2SRC
      bit_offset: 10
      bit_width: 1
      description: FLT2SRC
    - !Field
      name: FLT2P
      bit_offset: 9
      bit_width: 1
      description: FLT2P
    - !Field
      name: FLT2E
      bit_offset: 8
      bit_width: 1
      description: FLT2E
    - !Field
      name: FLT1LCK
      bit_offset: 7
      bit_width: 1
      description: FLT1LCK
    - !Field
      name: FLT1F
      bit_offset: 3
      bit_width: 4
      description: FLT1F
    - !Field
      name: FLT1SRC
      bit_offset: 2
      bit_width: 1
      description: FLT1SRC
    - !Field
      name: FLT1P
      bit_offset: 1
      bit_width: 1
      description: FLT1P
    - !Field
      name: FLT1E
      bit_offset: 0
      bit_width: 1
      description: FLT1E
  - !Register
    name: FLTINR2
    addr: 0x54
    size_bits: 32
    description: HRTIM Fault Input Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLTSD
      bit_offset: 24
      bit_width: 2
      description: FLTSD
    - !Field
      name: FLT5LCK
      bit_offset: 7
      bit_width: 1
      description: FLT5LCK
    - !Field
      name: FLT5F
      bit_offset: 3
      bit_width: 4
      description: FLT5F
    - !Field
      name: FLT5SRC
      bit_offset: 2
      bit_width: 1
      description: FLT5SRC
    - !Field
      name: FLT5P
      bit_offset: 1
      bit_width: 1
      description: FLT5P
    - !Field
      name: FLT5E
      bit_offset: 0
      bit_width: 1
      description: FLT5E
  - !Register
    name: BDMUPDR
    addr: 0x58
    size_bits: 32
    description: BDMUPDR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCMP4
      bit_offset: 9
      bit_width: 1
      description: MCMP4
    - !Field
      name: MCMP3
      bit_offset: 8
      bit_width: 1
      description: MCMP3
    - !Field
      name: MCMP2
      bit_offset: 7
      bit_width: 1
      description: MCMP2
    - !Field
      name: MCMP1
      bit_offset: 6
      bit_width: 1
      description: MCMP1
    - !Field
      name: MREP
      bit_offset: 5
      bit_width: 1
      description: MREP
    - !Field
      name: MPER
      bit_offset: 4
      bit_width: 1
      description: MPER
    - !Field
      name: MCNT
      bit_offset: 3
      bit_width: 1
      description: MCNT
    - !Field
      name: MDIER
      bit_offset: 2
      bit_width: 1
      description: MDIER
    - !Field
      name: MICR
      bit_offset: 1
      bit_width: 1
      description: MICR
    - !Field
      name: MCR
      bit_offset: 0
      bit_width: 1
      description: MCR
  - !Register
    name: BDTxUPR
    addr: 0x5c
    size_bits: 32
    description: "Burst DMA Timerx update\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMxFLTR
      bit_offset: 20
      bit_width: 1
      description: "HRTIM_FLTxR register update\n              enable"
    - !Field
      name: TIMxOUTR
      bit_offset: 19
      bit_width: 1
      description: "HRTIM_OUTxR register update\n              enable"
    - !Field
      name: TIMxCHPR
      bit_offset: 18
      bit_width: 1
      description: "HRTIM_CHPxR register update\n              enable"
    - !Field
      name: TIMxRSTR
      bit_offset: 17
      bit_width: 1
      description: "HRTIM_RSTxR register update\n              enable"
    - !Field
      name: TIMxEEFR2
      bit_offset: 16
      bit_width: 1
      description: "HRTIM_EEFxR2 register update\n              enable"
    - !Field
      name: TIMxEEFR1
      bit_offset: 15
      bit_width: 1
      description: "HRTIM_EEFxR1 register update\n              enable"
    - !Field
      name: TIMxRST2R
      bit_offset: 14
      bit_width: 1
      description: "HRTIM_RST2xR register update\n              enable"
    - !Field
      name: TIMxSET2R
      bit_offset: 13
      bit_width: 1
      description: "HRTIM_SET2xR register update\n              enable"
    - !Field
      name: TIMxRST1R
      bit_offset: 12
      bit_width: 1
      description: "HRTIM_RST1xR register update\n              enable"
    - !Field
      name: TIMxSET1R
      bit_offset: 11
      bit_width: 1
      description: "HRTIM_SET1xR register update\n              enable"
    - !Field
      name: TIMx_DTxR
      bit_offset: 10
      bit_width: 1
      description: "HRTIM_DTxR register update\n              enable"
    - !Field
      name: TIMxCMP4
      bit_offset: 9
      bit_width: 1
      description: "HRTIM_CMP4xR register update\n              enable"
    - !Field
      name: TIMxCMP3
      bit_offset: 8
      bit_width: 1
      description: "HRTIM_CMP3xR register update\n              enable"
    - !Field
      name: TIMxCMP2
      bit_offset: 7
      bit_width: 1
      description: "HRTIM_CMP2xR register update\n              enable"
    - !Field
      name: TIMxCMP1
      bit_offset: 6
      bit_width: 1
      description: "HRTIM_CMP1xR register update\n              enable"
    - !Field
      name: TIMxREP
      bit_offset: 5
      bit_width: 1
      description: "HRTIM_REPxR register update\n              enable"
    - !Field
      name: TIMxPER
      bit_offset: 4
      bit_width: 1
      description: "HRTIM_PERxR register update\n              enable"
    - !Field
      name: TIMxCNT
      bit_offset: 3
      bit_width: 1
      description: "HRTIM_CNTxR register update\n              enable"
    - !Field
      name: TIMxDIER
      bit_offset: 2
      bit_width: 1
      description: "HRTIM_TIMxDIER register update\n              enable"
    - !Field
      name: TIMxICR
      bit_offset: 1
      bit_width: 1
      description: "HRTIM_TIMxICR register update\n              enable"
    - !Field
      name: TIMxCR
      bit_offset: 0
      bit_width: 1
      description: "HRTIM_TIMxCR register update\n              enable"
  - !Register
    name: BDMADR
    addr: 0x60
    size_bits: 32
    description: Burst DMA Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BDMADR
      bit_offset: 0
      bit_width: 32
      description: Burst DMA Data register
- !Module
  name: DFSDM
  description: "Digital filter for sigma delta\n      modulators"
  base_addr: 0x40017000
  size: 0x400
  registers:
  - !Register
    name: DFSDM_CHCFG0R1
    addr: 0x0
    size_bits: 32
    description: "DFSDM channel configuration 0 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              0"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              0"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              0"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              0"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 0 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              0"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG1R1
    addr: 0x4
    size_bits: 32
    description: "DFSDM channel configuration 1 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              1"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              1"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              1"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              1"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 1 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              1"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG2R1
    addr: 0x8
    size_bits: 32
    description: "DFSDM channel configuration 2 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              2"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              2"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              2"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              2"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 2 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              2"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG3R1
    addr: 0xc
    size_bits: 32
    description: "DFSDM channel configuration 3 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              3"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              3"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              3"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              3"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 3 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              3"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG4R1
    addr: 0x10
    size_bits: 32
    description: "DFSDM channel configuration 4 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              4"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              4"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              4"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              4"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 4 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              4"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG5R1
    addr: 0x14
    size_bits: 32
    description: "DFSDM channel configuration 5 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              5"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              5"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              5"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              5"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 5 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              5"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG6R1
    addr: 0x18
    size_bits: 32
    description: "DFSDM channel configuration 6 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              6"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              6"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              6"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              6"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 6 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              6"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG7R1
    addr: 0x1c
    size_bits: 32
    description: "DFSDM channel configuration 7 register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SITP
      bit_offset: 0
      bit_width: 2
      description: "Serial interface type for channel\n              7"
    - !Field
      name: SPICKSEL
      bit_offset: 2
      bit_width: 2
      description: "SPI clock select for channel\n              7"
    - !Field
      name: SCDEN
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector enable on channel\n              7"
    - !Field
      name: CKABEN
      bit_offset: 6
      bit_width: 1
      description: "Clock absence detector enable on channel\n              7"
    - !Field
      name: CHEN
      bit_offset: 7
      bit_width: 1
      description: Channel 7 enable
    - !Field
      name: CHINSEL
      bit_offset: 8
      bit_width: 1
      description: Channel inputs selection
    - !Field
      name: DATMPX
      bit_offset: 12
      bit_width: 2
      description: "Input data multiplexer for channel\n              7"
    - !Field
      name: DATPACK
      bit_offset: 14
      bit_width: 2
      description: "Data packing mode in DFSDM_CHDATINyR\n              register"
    - !Field
      name: CKOUTDIV
      bit_offset: 16
      bit_width: 8
      description: "Output serial clock\n              divider"
    - !Field
      name: CKOUTSRC
      bit_offset: 30
      bit_width: 1
      description: "Output serial clock source\n              selection"
    - !Field
      name: DFSDMEN
      bit_offset: 31
      bit_width: 1
      description: "Global enable for DFSDM\n              interface"
  - !Register
    name: DFSDM_CHCFG0R2
    addr: 0x20
    size_bits: 32
    description: "DFSDM channel configuration 0 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              0"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              0"
  - !Register
    name: DFSDM_CHCFG1R2
    addr: 0x24
    size_bits: 32
    description: "DFSDM channel configuration 1 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              1"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              1"
  - !Register
    name: DFSDM_CHCFG2R2
    addr: 0x28
    size_bits: 32
    description: "DFSDM channel configuration 2 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              2"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              2"
  - !Register
    name: DFSDM_CHCFG3R2
    addr: 0x2c
    size_bits: 32
    description: "DFSDM channel configuration 3 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              3"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              3"
  - !Register
    name: DFSDM_CHCFG4R2
    addr: 0x30
    size_bits: 32
    description: "DFSDM channel configuration 4 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              4"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              4"
  - !Register
    name: DFSDM_CHCFG5R2
    addr: 0x34
    size_bits: 32
    description: "DFSDM channel configuration 5 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              5"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              5"
  - !Register
    name: DFSDM_CHCFG6R2
    addr: 0x38
    size_bits: 32
    description: "DFSDM channel configuration 6 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              6"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              6"
  - !Register
    name: DFSDM_CHCFG7R2
    addr: 0x3c
    size_bits: 32
    description: "DFSDM channel configuration 7 register\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTRBS
      bit_offset: 3
      bit_width: 5
      description: "Data right bit-shift for channel\n              7"
    - !Field
      name: OFFSET
      bit_offset: 8
      bit_width: 24
      description: "24-bit calibration offset for channel\n              7"
  - !Register
    name: DFSDM_AWSCD0R
    addr: 0x40
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 0"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 0"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 0"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 0"
  - !Register
    name: DFSDM_AWSCD1R
    addr: 0x44
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 1"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 1"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 1"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 1"
  - !Register
    name: DFSDM_AWSCD2R
    addr: 0x48
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 2"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 2"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 2"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 2"
  - !Register
    name: DFSDM_AWSCD3R
    addr: 0x4c
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 3"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 3"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 3"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 3"
  - !Register
    name: DFSDM_AWSCD4R
    addr: 0x50
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 4"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 4"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 4"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 4"
  - !Register
    name: DFSDM_AWSCD5R
    addr: 0x54
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 5"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 5"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 5"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 5"
  - !Register
    name: DFSDM_AWSCD6R
    addr: 0x58
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 6"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 6"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 6"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 6"
  - !Register
    name: DFSDM_AWSCD7R
    addr: 0x5c
    size_bits: 32
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCDT
      bit_offset: 0
      bit_width: 8
      description: "short-circuit detector threshold for\n              channel 7"
    - !Field
      name: BKSCD
      bit_offset: 12
      bit_width: 4
      description: "Break signal assignment for\n              short-circuit detector\
        \ on channel 7"
    - !Field
      name: AWFOSR
      bit_offset: 16
      bit_width: 5
      description: "Analog watchdog filter oversampling\n              ratio (decimation\
        \ rate) on channel 7"
    - !Field
      name: AWFORD
      bit_offset: 22
      bit_width: 2
      description: "Analog watchdog Sinc filter order on\n              channel 7"
  - !Register
    name: DFSDM_CHWDAT0R
    addr: 0x60
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT1R
    addr: 0x64
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT2R
    addr: 0x68
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT3R
    addr: 0x6c
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT4R
    addr: 0x70
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT5R
    addr: 0x74
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT6R
    addr: 0x78
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHWDAT7R
    addr: 0x7c
    size_bits: 32
    description: "DFSDM channel watchdog filter data\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 16
      description: "Input channel y watchdog\n              data"
  - !Register
    name: DFSDM_CHDATIN0R
    addr: 0x80
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 0
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 1
  - !Register
    name: DFSDM_CHDATIN1R
    addr: 0x84
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 1
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 2
  - !Register
    name: DFSDM_CHDATIN2R
    addr: 0x88
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 2
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 3
  - !Register
    name: DFSDM_CHDATIN3R
    addr: 0x8c
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 3
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 4
  - !Register
    name: DFSDM_CHDATIN4R
    addr: 0x90
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 4
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 5
  - !Register
    name: DFSDM_CHDATIN5R
    addr: 0x94
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 5
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 6
  - !Register
    name: DFSDM_CHDATIN6R
    addr: 0x98
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 6
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 7
  - !Register
    name: DFSDM_CHDATIN7R
    addr: 0x9c
    size_bits: 32
    description: "DFSDM channel data input\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INDAT0
      bit_offset: 0
      bit_width: 16
      description: Input data for channel 7
    - !Field
      name: INDAT1
      bit_offset: 16
      bit_width: 16
      description: Input data for channel 8
  - !Register
    name: DFSDM0_CR1
    addr: 0xa0
    size_bits: 32
    description: DFSDM control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFEN
      bit_offset: 0
      bit_width: 1
      description: DFSDM enable
    - !Field
      name: JSWSTART
      bit_offset: 1
      bit_width: 1
      description: "Start a conversion of the injected group\n              of channels"
    - !Field
      name: JSYNC
      bit_offset: 3
      bit_width: 1
      description: "Launch an injected conversion\n              synchronously with\
        \ the DFSDM0 JSWSTART\n              trigger"
    - !Field
      name: JSCAN
      bit_offset: 4
      bit_width: 1
      description: "Scanning conversion mode for injected\n              conversions"
    - !Field
      name: JDMAEN
      bit_offset: 5
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              injected\
        \ channel group"
    - !Field
      name: JEXTSEL
      bit_offset: 8
      bit_width: 5
      description: "Trigger signal selection for launching\n              injected\
        \ conversions"
    - !Field
      name: JEXTEN
      bit_offset: 13
      bit_width: 2
      description: "Trigger enable and trigger edge\n              selection for injected\
        \ conversions"
    - !Field
      name: RSWSTART
      bit_offset: 17
      bit_width: 1
      description: "Software start of a conversion on the\n              regular channel"
    - !Field
      name: RCONT
      bit_offset: 18
      bit_width: 1
      description: "Continuous mode selection for regular\n              conversions"
    - !Field
      name: RSYNC
      bit_offset: 19
      bit_width: 1
      description: "Launch regular conversion synchronously\n              with DFSDM0"
    - !Field
      name: RDMAEN
      bit_offset: 21
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              regular\
        \ conversion"
    - !Field
      name: RCH
      bit_offset: 24
      bit_width: 3
      description: Regular channel selection
    - !Field
      name: FAST
      bit_offset: 29
      bit_width: 1
      description: "Fast conversion mode selection for\n              regular conversions"
    - !Field
      name: AWFSEL
      bit_offset: 30
      bit_width: 1
      description: "Analog watchdog fast mode\n              select"
  - !Register
    name: DFSDM1_CR1
    addr: 0xa4
    size_bits: 32
    description: DFSDM control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFEN
      bit_offset: 0
      bit_width: 1
      description: DFSDM enable
    - !Field
      name: JSWSTART
      bit_offset: 1
      bit_width: 1
      description: "Start a conversion of the injected group\n              of channels"
    - !Field
      name: JSYNC
      bit_offset: 3
      bit_width: 1
      description: "Launch an injected conversion\n              synchronously with\
        \ the DFSDM0 JSWSTART\n              trigger"
    - !Field
      name: JSCAN
      bit_offset: 4
      bit_width: 1
      description: "Scanning conversion mode for injected\n              conversions"
    - !Field
      name: JDMAEN
      bit_offset: 5
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              injected\
        \ channel group"
    - !Field
      name: JEXTSEL
      bit_offset: 8
      bit_width: 5
      description: "Trigger signal selection for launching\n              injected\
        \ conversions"
    - !Field
      name: JEXTEN
      bit_offset: 13
      bit_width: 2
      description: "Trigger enable and trigger edge\n              selection for injected\
        \ conversions"
    - !Field
      name: RSWSTART
      bit_offset: 17
      bit_width: 1
      description: "Software start of a conversion on the\n              regular channel"
    - !Field
      name: RCONT
      bit_offset: 18
      bit_width: 1
      description: "Continuous mode selection for regular\n              conversions"
    - !Field
      name: RSYNC
      bit_offset: 19
      bit_width: 1
      description: "Launch regular conversion synchronously\n              with DFSDM0"
    - !Field
      name: RDMAEN
      bit_offset: 21
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              regular\
        \ conversion"
    - !Field
      name: RCH
      bit_offset: 24
      bit_width: 3
      description: Regular channel selection
    - !Field
      name: FAST
      bit_offset: 29
      bit_width: 1
      description: "Fast conversion mode selection for\n              regular conversions"
    - !Field
      name: AWFSEL
      bit_offset: 30
      bit_width: 1
      description: "Analog watchdog fast mode\n              select"
  - !Register
    name: DFSDM2_CR1
    addr: 0xa8
    size_bits: 32
    description: DFSDM control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFEN
      bit_offset: 0
      bit_width: 1
      description: DFSDM enable
    - !Field
      name: JSWSTART
      bit_offset: 1
      bit_width: 1
      description: "Start a conversion of the injected group\n              of channels"
    - !Field
      name: JSYNC
      bit_offset: 3
      bit_width: 1
      description: "Launch an injected conversion\n              synchronously with\
        \ the DFSDM0 JSWSTART\n              trigger"
    - !Field
      name: JSCAN
      bit_offset: 4
      bit_width: 1
      description: "Scanning conversion mode for injected\n              conversions"
    - !Field
      name: JDMAEN
      bit_offset: 5
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              injected\
        \ channel group"
    - !Field
      name: JEXTSEL
      bit_offset: 8
      bit_width: 5
      description: "Trigger signal selection for launching\n              injected\
        \ conversions"
    - !Field
      name: JEXTEN
      bit_offset: 13
      bit_width: 2
      description: "Trigger enable and trigger edge\n              selection for injected\
        \ conversions"
    - !Field
      name: RSWSTART
      bit_offset: 17
      bit_width: 1
      description: "Software start of a conversion on the\n              regular channel"
    - !Field
      name: RCONT
      bit_offset: 18
      bit_width: 1
      description: "Continuous mode selection for regular\n              conversions"
    - !Field
      name: RSYNC
      bit_offset: 19
      bit_width: 1
      description: "Launch regular conversion synchronously\n              with DFSDM0"
    - !Field
      name: RDMAEN
      bit_offset: 21
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              regular\
        \ conversion"
    - !Field
      name: RCH
      bit_offset: 24
      bit_width: 3
      description: Regular channel selection
    - !Field
      name: FAST
      bit_offset: 29
      bit_width: 1
      description: "Fast conversion mode selection for\n              regular conversions"
    - !Field
      name: AWFSEL
      bit_offset: 30
      bit_width: 1
      description: "Analog watchdog fast mode\n              select"
  - !Register
    name: DFSDM3_CR1
    addr: 0xac
    size_bits: 32
    description: DFSDM control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFEN
      bit_offset: 0
      bit_width: 1
      description: DFSDM enable
    - !Field
      name: JSWSTART
      bit_offset: 1
      bit_width: 1
      description: "Start a conversion of the injected group\n              of channels"
    - !Field
      name: JSYNC
      bit_offset: 3
      bit_width: 1
      description: "Launch an injected conversion\n              synchronously with\
        \ the DFSDM0 JSWSTART\n              trigger"
    - !Field
      name: JSCAN
      bit_offset: 4
      bit_width: 1
      description: "Scanning conversion mode for injected\n              conversions"
    - !Field
      name: JDMAEN
      bit_offset: 5
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              injected\
        \ channel group"
    - !Field
      name: JEXTSEL
      bit_offset: 8
      bit_width: 5
      description: "Trigger signal selection for launching\n              injected\
        \ conversions"
    - !Field
      name: JEXTEN
      bit_offset: 13
      bit_width: 2
      description: "Trigger enable and trigger edge\n              selection for injected\
        \ conversions"
    - !Field
      name: RSWSTART
      bit_offset: 17
      bit_width: 1
      description: "Software start of a conversion on the\n              regular channel"
    - !Field
      name: RCONT
      bit_offset: 18
      bit_width: 1
      description: "Continuous mode selection for regular\n              conversions"
    - !Field
      name: RSYNC
      bit_offset: 19
      bit_width: 1
      description: "Launch regular conversion synchronously\n              with DFSDM0"
    - !Field
      name: RDMAEN
      bit_offset: 21
      bit_width: 1
      description: "DMA channel enabled to read data for the\n              regular\
        \ conversion"
    - !Field
      name: RCH
      bit_offset: 24
      bit_width: 3
      description: Regular channel selection
    - !Field
      name: FAST
      bit_offset: 29
      bit_width: 1
      description: "Fast conversion mode selection for\n              regular conversions"
    - !Field
      name: AWFSEL
      bit_offset: 30
      bit_width: 1
      description: "Analog watchdog fast mode\n              select"
  - !Register
    name: DFSDM0_CR2
    addr: 0xb0
    size_bits: 32
    description: DFSDM control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JEOCIE
      bit_offset: 0
      bit_width: 1
      description: "Injected end of conversion interrupt\n              enable"
    - !Field
      name: REOCIE
      bit_offset: 1
      bit_width: 1
      description: "Regular end of conversion interrupt\n              enable"
    - !Field
      name: JOVRIE
      bit_offset: 2
      bit_width: 1
      description: "Injected data overrun interrupt\n              enable"
    - !Field
      name: ROVRIE
      bit_offset: 3
      bit_width: 1
      description: "Regular data overrun interrupt\n              enable"
    - !Field
      name: AWDIE
      bit_offset: 4
      bit_width: 1
      description: "Analog watchdog interrupt\n              enable"
    - !Field
      name: SCDIE
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector interrupt\n              enable"
    - !Field
      name: CKABIE
      bit_offset: 6
      bit_width: 1
      description: "Clock absence interrupt\n              enable"
    - !Field
      name: EXCH
      bit_offset: 8
      bit_width: 8
      description: "Extremes detector channel\n              selection"
    - !Field
      name: AWDCH
      bit_offset: 16
      bit_width: 8
      description: "Analog watchdog channel\n              selection"
  - !Register
    name: DFSDM1_CR2
    addr: 0xb4
    size_bits: 32
    description: DFSDM control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JEOCIE
      bit_offset: 0
      bit_width: 1
      description: "Injected end of conversion interrupt\n              enable"
    - !Field
      name: REOCIE
      bit_offset: 1
      bit_width: 1
      description: "Regular end of conversion interrupt\n              enable"
    - !Field
      name: JOVRIE
      bit_offset: 2
      bit_width: 1
      description: "Injected data overrun interrupt\n              enable"
    - !Field
      name: ROVRIE
      bit_offset: 3
      bit_width: 1
      description: "Regular data overrun interrupt\n              enable"
    - !Field
      name: AWDIE
      bit_offset: 4
      bit_width: 1
      description: "Analog watchdog interrupt\n              enable"
    - !Field
      name: SCDIE
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector interrupt\n              enable"
    - !Field
      name: CKABIE
      bit_offset: 6
      bit_width: 1
      description: "Clock absence interrupt\n              enable"
    - !Field
      name: EXCH
      bit_offset: 8
      bit_width: 8
      description: "Extremes detector channel\n              selection"
    - !Field
      name: AWDCH
      bit_offset: 16
      bit_width: 8
      description: "Analog watchdog channel\n              selection"
  - !Register
    name: DFSDM2_CR2
    addr: 0xb8
    size_bits: 32
    description: DFSDM control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JEOCIE
      bit_offset: 0
      bit_width: 1
      description: "Injected end of conversion interrupt\n              enable"
    - !Field
      name: REOCIE
      bit_offset: 1
      bit_width: 1
      description: "Regular end of conversion interrupt\n              enable"
    - !Field
      name: JOVRIE
      bit_offset: 2
      bit_width: 1
      description: "Injected data overrun interrupt\n              enable"
    - !Field
      name: ROVRIE
      bit_offset: 3
      bit_width: 1
      description: "Regular data overrun interrupt\n              enable"
    - !Field
      name: AWDIE
      bit_offset: 4
      bit_width: 1
      description: "Analog watchdog interrupt\n              enable"
    - !Field
      name: SCDIE
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector interrupt\n              enable"
    - !Field
      name: CKABIE
      bit_offset: 6
      bit_width: 1
      description: "Clock absence interrupt\n              enable"
    - !Field
      name: EXCH
      bit_offset: 8
      bit_width: 8
      description: "Extremes detector channel\n              selection"
    - !Field
      name: AWDCH
      bit_offset: 16
      bit_width: 8
      description: "Analog watchdog channel\n              selection"
  - !Register
    name: DFSDM3_CR2
    addr: 0xbc
    size_bits: 32
    description: DFSDM control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JEOCIE
      bit_offset: 0
      bit_width: 1
      description: "Injected end of conversion interrupt\n              enable"
    - !Field
      name: REOCIE
      bit_offset: 1
      bit_width: 1
      description: "Regular end of conversion interrupt\n              enable"
    - !Field
      name: JOVRIE
      bit_offset: 2
      bit_width: 1
      description: "Injected data overrun interrupt\n              enable"
    - !Field
      name: ROVRIE
      bit_offset: 3
      bit_width: 1
      description: "Regular data overrun interrupt\n              enable"
    - !Field
      name: AWDIE
      bit_offset: 4
      bit_width: 1
      description: "Analog watchdog interrupt\n              enable"
    - !Field
      name: SCDIE
      bit_offset: 5
      bit_width: 1
      description: "Short-circuit detector interrupt\n              enable"
    - !Field
      name: CKABIE
      bit_offset: 6
      bit_width: 1
      description: "Clock absence interrupt\n              enable"
    - !Field
      name: EXCH
      bit_offset: 8
      bit_width: 8
      description: "Extremes detector channel\n              selection"
    - !Field
      name: AWDCH
      bit_offset: 16
      bit_width: 8
      description: "Analog watchdog channel\n              selection"
  - !Register
    name: DFSDM0_ISR
    addr: 0xc0
    size_bits: 32
    description: "DFSDM interrupt and status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JEOCF
      bit_offset: 0
      bit_width: 1
      description: "End of injected conversion\n              flag"
    - !Field
      name: REOCF
      bit_offset: 1
      bit_width: 1
      description: "End of regular conversion\n              flag"
    - !Field
      name: JOVRF
      bit_offset: 2
      bit_width: 1
      description: "Injected conversion overrun\n              flag"
    - !Field
      name: ROVRF
      bit_offset: 3
      bit_width: 1
      description: "Regular conversion overrun\n              flag"
    - !Field
      name: AWDF
      bit_offset: 4
      bit_width: 1
      description: Analog watchdog
    - !Field
      name: JCIP
      bit_offset: 13
      bit_width: 1
      description: "Injected conversion in progress\n              status"
    - !Field
      name: RCIP
      bit_offset: 14
      bit_width: 1
      description: "Regular conversion in progress\n              status"
    - !Field
      name: CKABF
      bit_offset: 16
      bit_width: 8
      description: Clock absence flag
    - !Field
      name: SCDF
      bit_offset: 24
      bit_width: 8
      description: "short-circuit detector\n              flag"
  - !Register
    name: DFSDM1_ISR
    addr: 0xc4
    size_bits: 32
    description: "DFSDM interrupt and status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JEOCF
      bit_offset: 0
      bit_width: 1
      description: "End of injected conversion\n              flag"
    - !Field
      name: REOCF
      bit_offset: 1
      bit_width: 1
      description: "End of regular conversion\n              flag"
    - !Field
      name: JOVRF
      bit_offset: 2
      bit_width: 1
      description: "Injected conversion overrun\n              flag"
    - !Field
      name: ROVRF
      bit_offset: 3
      bit_width: 1
      description: "Regular conversion overrun\n              flag"
    - !Field
      name: AWDF
      bit_offset: 4
      bit_width: 1
      description: Analog watchdog
    - !Field
      name: JCIP
      bit_offset: 13
      bit_width: 1
      description: "Injected conversion in progress\n              status"
    - !Field
      name: RCIP
      bit_offset: 14
      bit_width: 1
      description: "Regular conversion in progress\n              status"
    - !Field
      name: CKABF
      bit_offset: 16
      bit_width: 8
      description: Clock absence flag
    - !Field
      name: SCDF
      bit_offset: 24
      bit_width: 8
      description: "short-circuit detector\n              flag"
  - !Register
    name: DFSDM2_ISR
    addr: 0xc8
    size_bits: 32
    description: "DFSDM interrupt and status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JEOCF
      bit_offset: 0
      bit_width: 1
      description: "End of injected conversion\n              flag"
    - !Field
      name: REOCF
      bit_offset: 1
      bit_width: 1
      description: "End of regular conversion\n              flag"
    - !Field
      name: JOVRF
      bit_offset: 2
      bit_width: 1
      description: "Injected conversion overrun\n              flag"
    - !Field
      name: ROVRF
      bit_offset: 3
      bit_width: 1
      description: "Regular conversion overrun\n              flag"
    - !Field
      name: AWDF
      bit_offset: 4
      bit_width: 1
      description: Analog watchdog
    - !Field
      name: JCIP
      bit_offset: 13
      bit_width: 1
      description: "Injected conversion in progress\n              status"
    - !Field
      name: RCIP
      bit_offset: 14
      bit_width: 1
      description: "Regular conversion in progress\n              status"
    - !Field
      name: CKABF
      bit_offset: 16
      bit_width: 8
      description: Clock absence flag
    - !Field
      name: SCDF
      bit_offset: 24
      bit_width: 8
      description: "short-circuit detector\n              flag"
  - !Register
    name: DFSDM3_ISR
    addr: 0xcc
    size_bits: 32
    description: "DFSDM interrupt and status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JEOCF
      bit_offset: 0
      bit_width: 1
      description: "End of injected conversion\n              flag"
    - !Field
      name: REOCF
      bit_offset: 1
      bit_width: 1
      description: "End of regular conversion\n              flag"
    - !Field
      name: JOVRF
      bit_offset: 2
      bit_width: 1
      description: "Injected conversion overrun\n              flag"
    - !Field
      name: ROVRF
      bit_offset: 3
      bit_width: 1
      description: "Regular conversion overrun\n              flag"
    - !Field
      name: AWDF
      bit_offset: 4
      bit_width: 1
      description: Analog watchdog
    - !Field
      name: JCIP
      bit_offset: 13
      bit_width: 1
      description: "Injected conversion in progress\n              status"
    - !Field
      name: RCIP
      bit_offset: 14
      bit_width: 1
      description: "Regular conversion in progress\n              status"
    - !Field
      name: CKABF
      bit_offset: 16
      bit_width: 8
      description: Clock absence flag
    - !Field
      name: SCDF
      bit_offset: 24
      bit_width: 8
      description: "short-circuit detector\n              flag"
  - !Register
    name: DFSDM0_ICR
    addr: 0xd0
    size_bits: 32
    description: "DFSDM interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRJOVRF
      bit_offset: 2
      bit_width: 1
      description: "Clear the injected conversion overrun\n              flag"
    - !Field
      name: CLRROVRF
      bit_offset: 3
      bit_width: 1
      description: "Clear the regular conversion overrun\n              flag"
    - !Field
      name: CLRCKABF
      bit_offset: 16
      bit_width: 8
      description: "Clear the clock absence\n              flag"
    - !Field
      name: CLRSCDF
      bit_offset: 24
      bit_width: 8
      description: "Clear the short-circuit detector\n              flag"
  - !Register
    name: DFSDM1_ICR
    addr: 0xd4
    size_bits: 32
    description: "DFSDM interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRJOVRF
      bit_offset: 2
      bit_width: 1
      description: "Clear the injected conversion overrun\n              flag"
    - !Field
      name: CLRROVRF
      bit_offset: 3
      bit_width: 1
      description: "Clear the regular conversion overrun\n              flag"
    - !Field
      name: CLRCKABF
      bit_offset: 16
      bit_width: 8
      description: "Clear the clock absence\n              flag"
    - !Field
      name: CLRSCDF
      bit_offset: 24
      bit_width: 8
      description: "Clear the short-circuit detector\n              flag"
  - !Register
    name: DFSDM2_ICR
    addr: 0xd8
    size_bits: 32
    description: "DFSDM interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRJOVRF
      bit_offset: 2
      bit_width: 1
      description: "Clear the injected conversion overrun\n              flag"
    - !Field
      name: CLRROVRF
      bit_offset: 3
      bit_width: 1
      description: "Clear the regular conversion overrun\n              flag"
    - !Field
      name: CLRCKABF
      bit_offset: 16
      bit_width: 8
      description: "Clear the clock absence\n              flag"
    - !Field
      name: CLRSCDF
      bit_offset: 24
      bit_width: 8
      description: "Clear the short-circuit detector\n              flag"
  - !Register
    name: DFSDM3_ICR
    addr: 0xdc
    size_bits: 32
    description: "DFSDM interrupt flag clear\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRJOVRF
      bit_offset: 2
      bit_width: 1
      description: "Clear the injected conversion overrun\n              flag"
    - !Field
      name: CLRROVRF
      bit_offset: 3
      bit_width: 1
      description: "Clear the regular conversion overrun\n              flag"
    - !Field
      name: CLRCKABF
      bit_offset: 16
      bit_width: 8
      description: "Clear the clock absence\n              flag"
    - !Field
      name: CLRSCDF
      bit_offset: 24
      bit_width: 8
      description: "Clear the short-circuit detector\n              flag"
  - !Register
    name: DFSDM0_JCHGR
    addr: 0xe0
    size_bits: 32
    description: "DFSDM injected channel group selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JCHG
      bit_offset: 0
      bit_width: 8
      description: "Injected channel group\n              selection"
  - !Register
    name: DFSDM1_JCHGR
    addr: 0xe4
    size_bits: 32
    description: "DFSDM injected channel group selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JCHG
      bit_offset: 0
      bit_width: 8
      description: "Injected channel group\n              selection"
  - !Register
    name: DFSDM2_JCHGR
    addr: 0xe8
    size_bits: 32
    description: "DFSDM injected channel group selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JCHG
      bit_offset: 0
      bit_width: 8
      description: "Injected channel group\n              selection"
  - !Register
    name: DFSDM3_JCHGR
    addr: 0xec
    size_bits: 32
    description: "DFSDM injected channel group selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: JCHG
      bit_offset: 0
      bit_width: 8
      description: "Injected channel group\n              selection"
  - !Register
    name: DFSDM0_FCR
    addr: 0xf0
    size_bits: 32
    description: DFSDM filter control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOSR
      bit_offset: 0
      bit_width: 8
      description: "Integrator oversampling ratio (averaging\n              length)"
    - !Field
      name: FOSR
      bit_offset: 16
      bit_width: 10
      description: "Sinc filter oversampling ratio\n              (decimation rate)"
    - !Field
      name: FORD
      bit_offset: 29
      bit_width: 3
      description: Sinc filter order
  - !Register
    name: DFSDM1_FCR
    addr: 0xf4
    size_bits: 32
    description: DFSDM filter control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOSR
      bit_offset: 0
      bit_width: 8
      description: "Integrator oversampling ratio (averaging\n              length)"
    - !Field
      name: FOSR
      bit_offset: 16
      bit_width: 10
      description: "Sinc filter oversampling ratio\n              (decimation rate)"
    - !Field
      name: FORD
      bit_offset: 29
      bit_width: 3
      description: Sinc filter order
  - !Register
    name: DFSDM2_FCR
    addr: 0xf8
    size_bits: 32
    description: DFSDM filter control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOSR
      bit_offset: 0
      bit_width: 8
      description: "Integrator oversampling ratio (averaging\n              length)"
    - !Field
      name: FOSR
      bit_offset: 16
      bit_width: 10
      description: "Sinc filter oversampling ratio\n              (decimation rate)"
    - !Field
      name: FORD
      bit_offset: 29
      bit_width: 3
      description: Sinc filter order
  - !Register
    name: DFSDM3_FCR
    addr: 0xfc
    size_bits: 32
    description: DFSDM filter control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOSR
      bit_offset: 0
      bit_width: 8
      description: "Integrator oversampling ratio (averaging\n              length)"
    - !Field
      name: FOSR
      bit_offset: 16
      bit_width: 10
      description: "Sinc filter oversampling ratio\n              (decimation rate)"
    - !Field
      name: FORD
      bit_offset: 29
      bit_width: 3
      description: Sinc filter order
  - !Register
    name: DFSDM0_JDATAR
    addr: 0x100
    size_bits: 32
    description: "DFSDM data register for injected\n          group"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATACH
      bit_offset: 0
      bit_width: 3
      description: "Injected channel most recently\n              converted"
    - !Field
      name: JDATA
      bit_offset: 8
      bit_width: 24
      description: "Injected group conversion\n              data"
  - !Register
    name: DFSDM1_JDATAR
    addr: 0x104
    size_bits: 32
    description: "DFSDM data register for injected\n          group"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATACH
      bit_offset: 0
      bit_width: 3
      description: "Injected channel most recently\n              converted"
    - !Field
      name: JDATA
      bit_offset: 8
      bit_width: 24
      description: "Injected group conversion\n              data"
  - !Register
    name: DFSDM2_JDATAR
    addr: 0x108
    size_bits: 32
    description: "DFSDM data register for injected\n          group"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATACH
      bit_offset: 0
      bit_width: 3
      description: "Injected channel most recently\n              converted"
    - !Field
      name: JDATA
      bit_offset: 8
      bit_width: 24
      description: "Injected group conversion\n              data"
  - !Register
    name: DFSDM3_JDATAR
    addr: 0x10c
    size_bits: 32
    description: "DFSDM data register for injected\n          group"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: JDATACH
      bit_offset: 0
      bit_width: 3
      description: "Injected channel most recently\n              converted"
    - !Field
      name: JDATA
      bit_offset: 8
      bit_width: 24
      description: "Injected group conversion\n              data"
  - !Register
    name: DFSDM0_RDATAR
    addr: 0x110
    size_bits: 32
    description: "DFSDM data register for the regular\n          channel"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATACH
      bit_offset: 0
      bit_width: 3
      description: "Regular channel most recently\n              converted"
    - !Field
      name: RPEND
      bit_offset: 4
      bit_width: 1
      description: "Regular channel pending\n              data"
    - !Field
      name: RDATA
      bit_offset: 8
      bit_width: 24
      description: "Regular channel conversion\n              data"
  - !Register
    name: DFSDM1_RDATAR
    addr: 0x114
    size_bits: 32
    description: "DFSDM data register for the regular\n          channel"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATACH
      bit_offset: 0
      bit_width: 3
      description: "Regular channel most recently\n              converted"
    - !Field
      name: RPEND
      bit_offset: 4
      bit_width: 1
      description: "Regular channel pending\n              data"
    - !Field
      name: RDATA
      bit_offset: 8
      bit_width: 24
      description: "Regular channel conversion\n              data"
  - !Register
    name: DFSDM2_RDATAR
    addr: 0x118
    size_bits: 32
    description: "DFSDM data register for the regular\n          channel"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATACH
      bit_offset: 0
      bit_width: 3
      description: "Regular channel most recently\n              converted"
    - !Field
      name: RPEND
      bit_offset: 4
      bit_width: 1
      description: "Regular channel pending\n              data"
    - !Field
      name: RDATA
      bit_offset: 8
      bit_width: 24
      description: "Regular channel conversion\n              data"
  - !Register
    name: DFSDM3_RDATAR
    addr: 0x11c
    size_bits: 32
    description: "DFSDM data register for the regular\n          channel"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDATACH
      bit_offset: 0
      bit_width: 3
      description: "Regular channel most recently\n              converted"
    - !Field
      name: RPEND
      bit_offset: 4
      bit_width: 1
      description: "Regular channel pending\n              data"
    - !Field
      name: RDATA
      bit_offset: 8
      bit_width: 24
      description: "Regular channel conversion\n              data"
  - !Register
    name: DFSDM0_AWHTR
    addr: 0x120
    size_bits: 32
    description: "DFSDM analog watchdog high threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWH
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog high\
        \ threshold event"
    - !Field
      name: AWHT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog high\n              threshold"
  - !Register
    name: DFSDM1_AWHTR
    addr: 0x124
    size_bits: 32
    description: "DFSDM analog watchdog high threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWH
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog high\
        \ threshold event"
    - !Field
      name: AWHT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog high\n              threshold"
  - !Register
    name: DFSDM2_AWHTR
    addr: 0x128
    size_bits: 32
    description: "DFSDM analog watchdog high threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWH
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog high\
        \ threshold event"
    - !Field
      name: AWHT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog high\n              threshold"
  - !Register
    name: DFSDM3_AWHTR
    addr: 0x12c
    size_bits: 32
    description: "DFSDM analog watchdog high threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWH
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog high\
        \ threshold event"
    - !Field
      name: AWHT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog high\n              threshold"
  - !Register
    name: DFSDM0_AWLTR
    addr: 0x130
    size_bits: 32
    description: "DFSDM analog watchdog low threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWL
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog low\
        \ threshold event"
    - !Field
      name: AWLT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog low\n              threshold"
  - !Register
    name: DFSDM1_AWLTR
    addr: 0x134
    size_bits: 32
    description: "DFSDM analog watchdog low threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWL
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog low\
        \ threshold event"
    - !Field
      name: AWLT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog low\n              threshold"
  - !Register
    name: DFSDM2_AWLTR
    addr: 0x138
    size_bits: 32
    description: "DFSDM analog watchdog low threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWL
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog low\
        \ threshold event"
    - !Field
      name: AWLT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog low\n              threshold"
  - !Register
    name: DFSDM3_AWLTR
    addr: 0x13c
    size_bits: 32
    description: "DFSDM analog watchdog low threshold\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKAWL
      bit_offset: 0
      bit_width: 4
      description: "Break signal assignment to analog\n              watchdog low\
        \ threshold event"
    - !Field
      name: AWLT
      bit_offset: 8
      bit_width: 24
      description: "Analog watchdog low\n              threshold"
  - !Register
    name: DFSDM0_AWSR
    addr: 0x140
    size_bits: 32
    description: "DFSDM analog watchdog status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AWLTF
      bit_offset: 0
      bit_width: 8
      description: "Analog watchdog low threshold\n              flag"
    - !Field
      name: AWHTF
      bit_offset: 8
      bit_width: 8
      description: "Analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM1_AWSR
    addr: 0x144
    size_bits: 32
    description: "DFSDM analog watchdog status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AWLTF
      bit_offset: 0
      bit_width: 8
      description: "Analog watchdog low threshold\n              flag"
    - !Field
      name: AWHTF
      bit_offset: 8
      bit_width: 8
      description: "Analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM2_AWSR
    addr: 0x148
    size_bits: 32
    description: "DFSDM analog watchdog status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AWLTF
      bit_offset: 0
      bit_width: 8
      description: "Analog watchdog low threshold\n              flag"
    - !Field
      name: AWHTF
      bit_offset: 8
      bit_width: 8
      description: "Analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM3_AWSR
    addr: 0x14c
    size_bits: 32
    description: "DFSDM analog watchdog status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AWLTF
      bit_offset: 0
      bit_width: 8
      description: "Analog watchdog low threshold\n              flag"
    - !Field
      name: AWHTF
      bit_offset: 8
      bit_width: 8
      description: "Analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM0_AWCFR
    addr: 0x150
    size_bits: 32
    description: "DFSDM analog watchdog clear flag\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRAWLTF
      bit_offset: 0
      bit_width: 8
      description: "Clear the analog watchdog low threshold\n              flag"
    - !Field
      name: CLRAWHTF
      bit_offset: 8
      bit_width: 8
      description: "Clear the analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM1_AWCFR
    addr: 0x154
    size_bits: 32
    description: "DFSDM analog watchdog clear flag\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRAWLTF
      bit_offset: 0
      bit_width: 8
      description: "Clear the analog watchdog low threshold\n              flag"
    - !Field
      name: CLRAWHTF
      bit_offset: 8
      bit_width: 8
      description: "Clear the analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM2_AWCFR
    addr: 0x158
    size_bits: 32
    description: "DFSDM analog watchdog clear flag\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRAWLTF
      bit_offset: 0
      bit_width: 8
      description: "Clear the analog watchdog low threshold\n              flag"
    - !Field
      name: CLRAWHTF
      bit_offset: 8
      bit_width: 8
      description: "Clear the analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM3_AWCFR
    addr: 0x15c
    size_bits: 32
    description: "DFSDM analog watchdog clear flag\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRAWLTF
      bit_offset: 0
      bit_width: 8
      description: "Clear the analog watchdog low threshold\n              flag"
    - !Field
      name: CLRAWHTF
      bit_offset: 8
      bit_width: 8
      description: "Clear the analog watchdog high threshold\n              flag"
  - !Register
    name: DFSDM0_EXMAX
    addr: 0x160
    size_bits: 32
    description: "DFSDM Extremes detector maximum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMAXCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector maximum data\n              channel"
    - !Field
      name: EXMAX
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector maximum\n              value"
  - !Register
    name: DFSDM1_EXMAX
    addr: 0x164
    size_bits: 32
    description: "DFSDM Extremes detector maximum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMAXCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector maximum data\n              channel"
    - !Field
      name: EXMAX
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector maximum\n              value"
  - !Register
    name: DFSDM2_EXMAX
    addr: 0x168
    size_bits: 32
    description: "DFSDM Extremes detector maximum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMAXCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector maximum data\n              channel"
    - !Field
      name: EXMAX
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector maximum\n              value"
  - !Register
    name: DFSDM3_EXMAX
    addr: 0x16c
    size_bits: 32
    description: "DFSDM Extremes detector maximum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMAXCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector maximum data\n              channel"
    - !Field
      name: EXMAX
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector maximum\n              value"
  - !Register
    name: DFSDM0_EXMIN
    addr: 0x170
    size_bits: 32
    description: "DFSDM Extremes detector minimum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMINCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector minimum data\n              channel"
    - !Field
      name: EXMIN
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector minimum\n              value"
  - !Register
    name: DFSDM1_EXMIN
    addr: 0x174
    size_bits: 32
    description: "DFSDM Extremes detector minimum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMINCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector minimum data\n              channel"
    - !Field
      name: EXMIN
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector minimum\n              value"
  - !Register
    name: DFSDM2_EXMIN
    addr: 0x178
    size_bits: 32
    description: "DFSDM Extremes detector minimum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMINCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector minimum data\n              channel"
    - !Field
      name: EXMIN
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector minimum\n              value"
  - !Register
    name: DFSDM3_EXMIN
    addr: 0x17c
    size_bits: 32
    description: "DFSDM Extremes detector minimum\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXMINCH
      bit_offset: 0
      bit_width: 3
      description: "Extremes detector minimum data\n              channel"
    - !Field
      name: EXMIN
      bit_offset: 8
      bit_width: 24
      description: "Extremes detector minimum\n              value"
  - !Register
    name: DFSDM0_CNVTIMR
    addr: 0x180
    size_bits: 32
    description: "DFSDM conversion timer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNVCNT
      bit_offset: 4
      bit_width: 28
      description: "28-bit timer counting conversion\n              time"
  - !Register
    name: DFSDM1_CNVTIMR
    addr: 0x184
    size_bits: 32
    description: "DFSDM conversion timer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNVCNT
      bit_offset: 4
      bit_width: 28
      description: "28-bit timer counting conversion\n              time"
  - !Register
    name: DFSDM2_CNVTIMR
    addr: 0x188
    size_bits: 32
    description: "DFSDM conversion timer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNVCNT
      bit_offset: 4
      bit_width: 28
      description: "28-bit timer counting conversion\n              time"
  - !Register
    name: DFSDM3_CNVTIMR
    addr: 0x18c
    size_bits: 32
    description: "DFSDM conversion timer\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNVCNT
      bit_offset: 4
      bit_width: 28
      description: "28-bit timer counting conversion\n              time"
- !Module
  name: TIM16
  description: General-purpose-timers
  base_addr: 0x40014400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare control update\n              selection"
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: "Capture/compare preloaded\n              control"
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare control update\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: "Output Compare 1 fast\n              enable"
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: "Output Compare 1 preload\n              enable"
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: IC1PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 1 complementary output\n              enable"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: "Off-state selection for Idle\n              mode"
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: "Off-state selection for Run\n              mode"
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: TIM16_AF1
    addr: 0x60
    size_bits: 32
    description: "TIM16 alternate function register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKDFBK1E
      bit_offset: 8
      bit_width: 1
      description: BRK dfsdm1_break[1] enable
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
  - !Register
    name: TIM16_TISEL
    addr: 0x68
    size_bits: 32
    description: TIM16 input selection register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "selects TI1[0] to TI1[15]\n              input"
- !Module
  name: TIM17
  description: General-purpose-timers
  base_addr: 0x40014800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare control update\n              selection"
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: "Capture/compare preloaded\n              control"
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare control update\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: "Output Compare 1 fast\n              enable"
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: "Output Compare 1 preload\n              enable"
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 1 mode
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: IC1PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 1 complementary output\n              enable"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: "Off-state selection for Idle\n              mode"
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: "Off-state selection for Run\n              mode"
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: TIM17_AF1
    addr: 0x60
    size_bits: 32
    description: "TIM17 alternate function register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKDFBK1E
      bit_offset: 8
      bit_width: 1
      description: BRK dfsdm1_break[1] enable
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
  - !Register
    name: TIM17_TISEL
    addr: 0x68
    size_bits: 32
    description: TIM17 input selection register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "selects TI1[0] to TI1[15]\n              input"
- !Module
  name: TIM15
  description: General purpose timers
  base_addr: 0x40014000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: "Capture/compare preloaded\n              control"
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare control update\n              selection"
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
    - !Field
      name: TS_2_0
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: Slave mode selection bit 3
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: "Trigger selection - bit\n              4:3"
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare control update\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: "Output Compare 1 fast\n              enable"
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: "Output Compare 1 preload\n              enable"
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: "Output Compare 2 fast\n              enable"
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: "Output Compare 2 preload\n              enable"
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: IC1PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 1 complementary output\n              enable"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: "Off-state selection for Run\n              mode"
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: "Off-state selection for Idle\n              mode"
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM15 alternate fdfsdm1_breakon register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKDF1BK0E
      bit_offset: 8
      bit_width: 1
      description: BRK dfsdm1_break[0] enable
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: TIM15 input selection register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "selects TI1[0] to TI1[15]\n              input"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "selects TI2[0] to TI2[15]\n              input"
- !Module
  name: USART1
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40011000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: USART2
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40004400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: USART3
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40004800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: UART4
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40004c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: UART5
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40005000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: USART6
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40011400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: UART7
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40007800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: UART8
  description: "Universal synchronous asynchronous receiver\n      transmitter"
  base_addr: 0x40007c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFFIE
      bit_offset: 31
      bit_width: 1
      description: "RXFIFO Full interrupt\n              enable"
    - !Field
      name: TXFEIE
      bit_offset: 30
      bit_width: 1
      description: "TXFIFO empty interrupt\n              enable"
    - !Field
      name: FIFOEN
      bit_offset: 29
      bit_width: 1
      description: FIFO mode enable
    - !Field
      name: M1
      bit_offset: 28
      bit_width: 1
      description: Word length
    - !Field
      name: EOBIE
      bit_offset: 27
      bit_width: 1
      description: "End of Block interrupt\n              enable"
    - !Field
      name: RTOIE
      bit_offset: 26
      bit_width: 1
      description: "Receiver timeout interrupt\n              enable"
    - !Field
      name: DEAT4
      bit_offset: 25
      bit_width: 1
      description: "Driver Enable assertion\n              time"
    - !Field
      name: DEAT3
      bit_offset: 24
      bit_width: 1
      description: DEAT3
    - !Field
      name: DEAT2
      bit_offset: 23
      bit_width: 1
      description: DEAT2
    - !Field
      name: DEAT1
      bit_offset: 22
      bit_width: 1
      description: DEAT1
    - !Field
      name: DEAT0
      bit_offset: 21
      bit_width: 1
      description: DEAT0
    - !Field
      name: DEDT4
      bit_offset: 20
      bit_width: 1
      description: "Driver Enable de-assertion\n              time"
    - !Field
      name: DEDT3
      bit_offset: 19
      bit_width: 1
      description: DEDT3
    - !Field
      name: DEDT2
      bit_offset: 18
      bit_width: 1
      description: DEDT2
    - !Field
      name: DEDT1
      bit_offset: 17
      bit_width: 1
      description: DEDT1
    - !Field
      name: DEDT0
      bit_offset: 16
      bit_width: 1
      description: DEDT0
    - !Field
      name: OVER8
      bit_offset: 15
      bit_width: 1
      description: Oversampling mode
    - !Field
      name: CMIE
      bit_offset: 14
      bit_width: 1
      description: "Character match interrupt\n              enable"
    - !Field
      name: MME
      bit_offset: 13
      bit_width: 1
      description: Mute mode enable
    - !Field
      name: M0
      bit_offset: 12
      bit_width: 1
      description: Word length
    - !Field
      name: WAKE
      bit_offset: 11
      bit_width: 1
      description: Receiver wakeup method
    - !Field
      name: PCE
      bit_offset: 10
      bit_width: 1
      description: Parity control enable
    - !Field
      name: PS
      bit_offset: 9
      bit_width: 1
      description: Parity selection
    - !Field
      name: PEIE
      bit_offset: 8
      bit_width: 1
      description: PE interrupt enable
    - !Field
      name: TXEIE
      bit_offset: 7
      bit_width: 1
      description: interrupt enable
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete interrupt\n              enable"
    - !Field
      name: RXNEIE
      bit_offset: 5
      bit_width: 1
      description: RXNE interrupt enable
    - !Field
      name: IDLEIE
      bit_offset: 4
      bit_width: 1
      description: IDLE interrupt enable
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter enable
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver enable
    - !Field
      name: UESM
      bit_offset: 1
      bit_width: 1
      description: USART enable in Stop mode
    - !Field
      name: UE
      bit_offset: 0
      bit_width: 1
      description: USART enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: Control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD4_7
      bit_offset: 28
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: ADD0_3
      bit_offset: 24
      bit_width: 4
      description: Address of the USART node
    - !Field
      name: RTOEN
      bit_offset: 23
      bit_width: 1
      description: Receiver timeout enable
    - !Field
      name: ABRMOD1
      bit_offset: 22
      bit_width: 1
      description: Auto baud rate mode
    - !Field
      name: ABRMOD0
      bit_offset: 21
      bit_width: 1
      description: ABRMOD0
    - !Field
      name: ABREN
      bit_offset: 20
      bit_width: 1
      description: Auto baud rate enable
    - !Field
      name: MSBFIRST
      bit_offset: 19
      bit_width: 1
      description: Most significant bit first
    - !Field
      name: TAINV
      bit_offset: 18
      bit_width: 1
      description: Binary data inversion
    - !Field
      name: TXINV
      bit_offset: 17
      bit_width: 1
      description: "TX pin active level\n              inversion"
    - !Field
      name: RXINV
      bit_offset: 16
      bit_width: 1
      description: "RX pin active level\n              inversion"
    - !Field
      name: SWAP
      bit_offset: 15
      bit_width: 1
      description: Swap TX/RX pins
    - !Field
      name: LINEN
      bit_offset: 14
      bit_width: 1
      description: LIN mode enable
    - !Field
      name: STOP
      bit_offset: 12
      bit_width: 2
      description: STOP bits
    - !Field
      name: CLKEN
      bit_offset: 11
      bit_width: 1
      description: Clock enable
    - !Field
      name: CPOL
      bit_offset: 10
      bit_width: 1
      description: Clock polarity
    - !Field
      name: CPHA
      bit_offset: 9
      bit_width: 1
      description: Clock phase
    - !Field
      name: LBCL
      bit_offset: 8
      bit_width: 1
      description: Last bit clock pulse
    - !Field
      name: LBDIE
      bit_offset: 6
      bit_width: 1
      description: "LIN break detection interrupt\n              enable"
    - !Field
      name: LBDL
      bit_offset: 5
      bit_width: 1
      description: LIN break detection length
    - !Field
      name: ADDM7
      bit_offset: 4
      bit_width: 1
      description: "7-bit Address Detection/4-bit Address\n              Detection"
    - !Field
      name: DIS_NSS
      bit_offset: 3
      bit_width: 1
      description: "When the DSI_NSS bit is set, the NSS pin\n              input\
        \ is ignored"
    - !Field
      name: SLVEN
      bit_offset: 0
      bit_width: 1
      description: "Synchronous Slave mode\n              enable"
  - !Register
    name: CR3
    addr: 0x8
    size_bits: 32
    description: Control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXFTCFG
      bit_offset: 29
      bit_width: 3
      description: "TXFIFO threshold\n              configuration"
    - !Field
      name: RXFTIE
      bit_offset: 28
      bit_width: 1
      description: "RXFIFO threshold interrupt\n              enable"
    - !Field
      name: RXFTCFG
      bit_offset: 25
      bit_width: 3
      description: "Receive FIFO threshold\n              configuration"
    - !Field
      name: TCBGTIE
      bit_offset: 24
      bit_width: 1
      description: "Transmission Complete before guard time,\n              interrupt\
        \ enable"
    - !Field
      name: TXFTIE
      bit_offset: 23
      bit_width: 1
      description: "TXFIFO threshold interrupt\n              enable"
    - !Field
      name: WUFIE
      bit_offset: 22
      bit_width: 1
      description: "Wakeup from Stop mode interrupt\n              enable"
    - !Field
      name: WUS
      bit_offset: 20
      bit_width: 2
      description: "Wakeup from Stop mode interrupt flag\n              selection"
    - !Field
      name: SCARCNT
      bit_offset: 17
      bit_width: 3
      description: Smartcard auto-retry count
    - !Field
      name: DEP
      bit_offset: 15
      bit_width: 1
      description: "Driver enable polarity\n              selection"
    - !Field
      name: DEM
      bit_offset: 14
      bit_width: 1
      description: Driver enable mode
    - !Field
      name: DDRE
      bit_offset: 13
      bit_width: 1
      description: "DMA Disable on Reception\n              Error"
    - !Field
      name: OVRDIS
      bit_offset: 12
      bit_width: 1
      description: Overrun Disable
    - !Field
      name: ONEBIT
      bit_offset: 11
      bit_width: 1
      description: "One sample bit method\n              enable"
    - !Field
      name: CTSIE
      bit_offset: 10
      bit_width: 1
      description: CTS interrupt enable
    - !Field
      name: CTSE
      bit_offset: 9
      bit_width: 1
      description: CTS enable
    - !Field
      name: RTSE
      bit_offset: 8
      bit_width: 1
      description: RTS enable
    - !Field
      name: DMAT
      bit_offset: 7
      bit_width: 1
      description: DMA enable transmitter
    - !Field
      name: DMAR
      bit_offset: 6
      bit_width: 1
      description: DMA enable receiver
    - !Field
      name: SCEN
      bit_offset: 5
      bit_width: 1
      description: Smartcard mode enable
    - !Field
      name: NACK
      bit_offset: 4
      bit_width: 1
      description: Smartcard NACK enable
    - !Field
      name: HDSEL
      bit_offset: 3
      bit_width: 1
      description: Half-duplex selection
    - !Field
      name: IRLP
      bit_offset: 2
      bit_width: 1
      description: Ir low-power
    - !Field
      name: IREN
      bit_offset: 1
      bit_width: 1
      description: Ir mode enable
    - !Field
      name: EIE
      bit_offset: 0
      bit_width: 1
      description: Error interrupt enable
  - !Register
    name: BRR
    addr: 0xc
    size_bits: 32
    description: Baud rate register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRR_4_15
      bit_offset: 4
      bit_width: 12
      description: DIV_Mantissa
    - !Field
      name: BRR_0_3
      bit_offset: 0
      bit_width: 4
      description: DIV_Fraction
  - !Register
    name: GTPR
    addr: 0x10
    size_bits: 32
    description: "Guard time and prescaler\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GT
      bit_offset: 8
      bit_width: 8
      description: Guard time value
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 8
      description: Prescaler value
  - !Register
    name: RTOR
    addr: 0x14
    size_bits: 32
    description: Receiver timeout register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLEN
      bit_offset: 24
      bit_width: 8
      description: Block Length
    - !Field
      name: RTO
      bit_offset: 0
      bit_width: 24
      description: Receiver timeout value
  - !Register
    name: RQR
    addr: 0x18
    size_bits: 32
    description: Request register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TXFRQ
      bit_offset: 4
      bit_width: 1
      description: "Transmit data flush\n              request"
    - !Field
      name: RXFRQ
      bit_offset: 3
      bit_width: 1
      description: Receive data flush request
    - !Field
      name: MMRQ
      bit_offset: 2
      bit_width: 1
      description: Mute mode request
    - !Field
      name: SBKRQ
      bit_offset: 1
      bit_width: 1
      description: Send break request
    - !Field
      name: ABRRQ
      bit_offset: 0
      bit_width: 1
      description: Auto baud rate request
  - !Register
    name: ISR
    addr: 0x1c
    size_bits: 32
    description: "Interrupt & status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: TXFT
      bit_offset: 27
      bit_width: 1
      description: TXFIFO threshold flag
    - !Field
      name: RXFT
      bit_offset: 26
      bit_width: 1
      description: RXFIFO threshold flag
    - !Field
      name: TCBGT
      bit_offset: 25
      bit_width: 1
      description: "Transmission complete before guard time\n              flag"
    - !Field
      name: RXFF
      bit_offset: 24
      bit_width: 1
      description: RXFIFO Full
    - !Field
      name: TXFE
      bit_offset: 23
      bit_width: 1
      description: TXFIFO Empty
    - !Field
      name: REACK
      bit_offset: 22
      bit_width: 1
      description: REACK
    - !Field
      name: TEACK
      bit_offset: 21
      bit_width: 1
      description: TEACK
    - !Field
      name: WUF
      bit_offset: 20
      bit_width: 1
      description: WUF
    - !Field
      name: RWU
      bit_offset: 19
      bit_width: 1
      description: RWU
    - !Field
      name: SBKF
      bit_offset: 18
      bit_width: 1
      description: SBKF
    - !Field
      name: CMF
      bit_offset: 17
      bit_width: 1
      description: CMF
    - !Field
      name: BUSY
      bit_offset: 16
      bit_width: 1
      description: BUSY
    - !Field
      name: ABRF
      bit_offset: 15
      bit_width: 1
      description: ABRF
    - !Field
      name: ABRE
      bit_offset: 14
      bit_width: 1
      description: ABRE
    - !Field
      name: UDR
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun error\n              flag"
    - !Field
      name: EOBF
      bit_offset: 12
      bit_width: 1
      description: EOBF
    - !Field
      name: RTOF
      bit_offset: 11
      bit_width: 1
      description: RTOF
    - !Field
      name: CTS
      bit_offset: 10
      bit_width: 1
      description: CTS
    - !Field
      name: CTSIF
      bit_offset: 9
      bit_width: 1
      description: CTSIF
    - !Field
      name: LBDF
      bit_offset: 8
      bit_width: 1
      description: LBDF
    - !Field
      name: TXE
      bit_offset: 7
      bit_width: 1
      description: TXE
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: TC
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: RXNE
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: IDLE
    - !Field
      name: ORE
      bit_offset: 3
      bit_width: 1
      description: ORE
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: NF
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: FE
    - !Field
      name: PE
      bit_offset: 0
      bit_width: 1
      description: PE
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: Interrupt flag clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WUCF
      bit_offset: 20
      bit_width: 1
      description: "Wakeup from Stop mode clear\n              flag"
    - !Field
      name: CMCF
      bit_offset: 17
      bit_width: 1
      description: Character match clear flag
    - !Field
      name: UDRCF
      bit_offset: 13
      bit_width: 1
      description: "SPI slave underrun clear\n              flag"
    - !Field
      name: EOBCF
      bit_offset: 12
      bit_width: 1
      description: End of block clear flag
    - !Field
      name: RTOCF
      bit_offset: 11
      bit_width: 1
      description: "Receiver timeout clear\n              flag"
    - !Field
      name: CTSCF
      bit_offset: 9
      bit_width: 1
      description: CTS clear flag
    - !Field
      name: LBDCF
      bit_offset: 8
      bit_width: 1
      description: "LIN break detection clear\n              flag"
    - !Field
      name: TCBGTC
      bit_offset: 7
      bit_width: 1
      description: "Transmission complete before Guard time\n              clear flag"
    - !Field
      name: TCCF
      bit_offset: 6
      bit_width: 1
      description: "Transmission complete clear\n              flag"
    - !Field
      name: TXFECF
      bit_offset: 5
      bit_width: 1
      description: TXFIFO empty clear flag
    - !Field
      name: IDLECF
      bit_offset: 4
      bit_width: 1
      description: "Idle line detected clear\n              flag"
    - !Field
      name: ORECF
      bit_offset: 3
      bit_width: 1
      description: Overrun error clear flag
    - !Field
      name: NCF
      bit_offset: 2
      bit_width: 1
      description: Noise detected clear flag
    - !Field
      name: FECF
      bit_offset: 1
      bit_width: 1
      description: Framing error clear flag
    - !Field
      name: PECF
      bit_offset: 0
      bit_width: 1
      description: Parity error clear flag
  - !Register
    name: RDR
    addr: 0x24
    size_bits: 32
    description: Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDR
      bit_offset: 0
      bit_width: 9
      description: Receive data value
  - !Register
    name: TDR
    addr: 0x28
    size_bits: 32
    description: Transmit data register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDR
      bit_offset: 0
      bit_width: 9
      description: Transmit data value
  - !Register
    name: PRESC
    addr: 0x2c
    size_bits: 32
    description: USART prescaler register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Clock prescaler
- !Module
  name: TIM1
  description: Advanced-timers
  base_addr: 0x40010000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare control update\n              selection"
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: "Capture/compare preloaded\n              control"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: "Trigger selection - bit\n              4:3"
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: "System Break interrupt\n              flag"
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare control update\n              generation"
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: "Output Compare 1 fast\n              enable"
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: "Output Compare 1 preload\n              enable"
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: "Output Compare 1 clear\n              enable"
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: "Output Compare 2 fast\n              enable"
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: "Output Compare 2 preload\n              enable"
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: "Output Compare 2 clear\n              enable"
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 3\n              selection"
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: "Output compare 3 fast\n              enable"
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: "Output compare 3 preload\n              enable"
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: "Output compare 3 clear\n              enable"
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: "Output compare 4 fast\n              enable"
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: "Output compare 4 preload\n              enable"
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: "Output compare 4 clear\n              enable"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 3 mode - bit\n              3"
    - !Field
      name: OC4M_4
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 4 mode - bit\n              3"
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 1 complementary output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: "Capture/Compare 2 complementary output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 3 complementary output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 complementary output\n              polarity"
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: "Capture/Compare 5 output\n              enable"
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: "Capture/Compare 5 output\n              polarity"
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: "Capture/Compare 6 output\n              enable"
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: "Capture/Compare 6 output\n              polarity"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: "Off-state selection for Idle\n              mode"
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: "Off-state selection for Run\n              mode"
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 enable
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
  - !Register
    name: CCMR3_Output
    addr: 0x54
    size_bits: 32
    description: "capture/compare mode register 3 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: "Output compare 5 fast\n              enable"
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: "Output compare 5 preload\n              enable"
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: "Output compare 5 clear\n              enable"
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: "Output compare 6 fast\n              enable"
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: "Output compare 6 preload\n              enable"
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: "Output compare 6 clear\n              enable"
    - !Field
      name: OC5M3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 5 mode
    - !Field
      name: OC6M3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode
  - !Register
    name: CCR5
    addr: 0x58
    size_bits: 32
    description: capture/compare register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 5 value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: "Group Channel 5 and Channel\n              1"
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: "Group Channel 5 and Channel\n              2"
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: "Group Channel 5 and Channel\n              3"
  - !Register
    name: CRR6
    addr: 0x5c
    size_bits: 32
    description: capture/compare register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 6 value
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM1 alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKDF1BK0E
      bit_offset: 8
      bit_width: 1
      description: BRK dfsdm1_break[0] enable
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: "TIM1 Alternate function odfsdm1_breakster\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2INE
      bit_offset: 0
      bit_width: 1
      description: BRK2 BKIN input enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2DF1BK1E
      bit_offset: 8
      bit_width: 1
      description: "BRK2 dfsdm1_break[1]\n              enable"
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarit
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM1 timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "selects TI1[0] to TI1[15]\n              input"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "selects TI2[0] to TI2[15]\n              input"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "selects TI3[0] to TI3[15]\n              input"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "selects TI4[0] to TI4[15]\n              input"
- !Module
  name: TIM8
  description: Advanced-timers
  base_addr: 0x40010400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS2
      bit_offset: 20
      bit_width: 4
      description: Master mode selection 2
    - !Field
      name: OIS6
      bit_offset: 18
      bit_width: 1
      description: Output Idle state 6
    - !Field
      name: OIS5
      bit_offset: 16
      bit_width: 1
      description: Output Idle state 5
    - !Field
      name: OIS4
      bit_offset: 14
      bit_width: 1
      description: Output Idle state 4
    - !Field
      name: OIS3N
      bit_offset: 13
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS3
      bit_offset: 12
      bit_width: 1
      description: Output Idle state 3
    - !Field
      name: OIS2N
      bit_offset: 11
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS2
      bit_offset: 10
      bit_width: 1
      description: Output Idle state 2
    - !Field
      name: OIS1N
      bit_offset: 9
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: OIS1
      bit_offset: 8
      bit_width: 1
      description: Output Idle state 1
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
    - !Field
      name: CCUS
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare control update\n              selection"
    - !Field
      name: CCPC
      bit_offset: 0
      bit_width: 1
      description: "Capture/compare preloaded\n              control"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: "Trigger selection - bit\n              4:3"
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: COMDE
      bit_offset: 13
      bit_width: 1
      description: COM DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
    - !Field
      name: BIE
      bit_offset: 7
      bit_width: 1
      description: Break interrupt enable
    - !Field
      name: COMIE
      bit_offset: 5
      bit_width: 1
      description: COM interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC6IF
      bit_offset: 17
      bit_width: 1
      description: Compare 6 interrupt flag
    - !Field
      name: CC5IF
      bit_offset: 16
      bit_width: 1
      description: Compare 5 interrupt flag
    - !Field
      name: SBIF
      bit_offset: 13
      bit_width: 1
      description: "System Break interrupt\n              flag"
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: B2IF
      bit_offset: 8
      bit_width: 1
      description: Break 2 interrupt flag
    - !Field
      name: BIF
      bit_offset: 7
      bit_width: 1
      description: Break interrupt flag
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: COMIF
      bit_offset: 5
      bit_width: 1
      description: COM interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: COMG
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare control update\n              generation"
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: BG
      bit_offset: 7
      bit_width: 1
      description: Break generation
    - !Field
      name: B2G
      bit_offset: 8
      bit_width: 1
      description: Break 2 generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: "Output Compare 1 fast\n              enable"
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: "Output Compare 1 preload\n              enable"
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: Output Compare 1 mode
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: "Output Compare 1 clear\n              enable"
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: "Output Compare 2 fast\n              enable"
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: "Output Compare 2 preload\n              enable"
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: Output Compare 2 mode
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: "Output Compare 2 clear\n              enable"
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 3\n              selection"
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: "Output compare 3 fast\n              enable"
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: "Output compare 3 preload\n              enable"
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: Output compare 3 mode
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: "Output compare 3 clear\n              enable"
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: "Output compare 4 fast\n              enable"
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: "Output compare 4 preload\n              enable"
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: Output compare 4 mode
    - !Field
      name: OC4CE
      bit_offset: 15
      bit_width: 1
      description: "Output compare 4 clear\n              enable"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 3 mode - bit\n              3"
    - !Field
      name: OC4M_4
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 4 mode - bit\n              3"
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1NE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 1 complementary output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2NE
      bit_offset: 6
      bit_width: 1
      description: "Capture/Compare 2 complementary output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3NE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 3 complementary output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 complementary output\n              polarity"
    - !Field
      name: CC5E
      bit_offset: 16
      bit_width: 1
      description: "Capture/Compare 5 output\n              enable"
    - !Field
      name: CC5P
      bit_offset: 17
      bit_width: 1
      description: "Capture/Compare 5 output\n              polarity"
    - !Field
      name: CC6E
      bit_offset: 20
      bit_width: 1
      description: "Capture/Compare 6 output\n              enable"
    - !Field
      name: CC6P
      bit_offset: 21
      bit_width: 1
      description: "Capture/Compare 6 output\n              polarity"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: counter value
      read_allowed: true
      write_allowed: true
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF copy
      read_allowed: true
      write_allowed: false
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 1 value
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 2 value
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: RCR
    addr: 0x30
    size_bits: 32
    description: repetition counter register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REP
      bit_offset: 0
      bit_width: 8
      description: Repetition counter value
  - !Register
    name: BDTR
    addr: 0x44
    size_bits: 32
    description: break and dead-time register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTG
      bit_offset: 0
      bit_width: 8
      description: Dead-time generator setup
    - !Field
      name: LOCK
      bit_offset: 8
      bit_width: 2
      description: Lock configuration
    - !Field
      name: OSSI
      bit_offset: 10
      bit_width: 1
      description: "Off-state selection for Idle\n              mode"
    - !Field
      name: OSSR
      bit_offset: 11
      bit_width: 1
      description: "Off-state selection for Run\n              mode"
    - !Field
      name: BKE
      bit_offset: 12
      bit_width: 1
      description: Break enable
    - !Field
      name: BKP
      bit_offset: 13
      bit_width: 1
      description: Break polarity
    - !Field
      name: AOE
      bit_offset: 14
      bit_width: 1
      description: Automatic output enable
    - !Field
      name: MOE
      bit_offset: 15
      bit_width: 1
      description: Main output enable
    - !Field
      name: BKF
      bit_offset: 16
      bit_width: 4
      description: Break filter
    - !Field
      name: BK2F
      bit_offset: 20
      bit_width: 4
      description: Break 2 filter
    - !Field
      name: BK2E
      bit_offset: 24
      bit_width: 1
      description: Break 2 enable
    - !Field
      name: BK2P
      bit_offset: 25
      bit_width: 1
      description: Break 2 polarity
  - !Register
    name: CCMR3_Output
    addr: 0x54
    size_bits: 32
    description: "capture/compare mode register 3 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC5FE
      bit_offset: 2
      bit_width: 1
      description: "Output compare 5 fast\n              enable"
    - !Field
      name: OC5PE
      bit_offset: 3
      bit_width: 1
      description: "Output compare 5 preload\n              enable"
    - !Field
      name: OC5M
      bit_offset: 4
      bit_width: 3
      description: Output compare 5 mode
    - !Field
      name: OC5CE
      bit_offset: 7
      bit_width: 1
      description: "Output compare 5 clear\n              enable"
    - !Field
      name: OC6FE
      bit_offset: 10
      bit_width: 1
      description: "Output compare 6 fast\n              enable"
    - !Field
      name: OC6PE
      bit_offset: 11
      bit_width: 1
      description: "Output compare 6 preload\n              enable"
    - !Field
      name: OC6M
      bit_offset: 12
      bit_width: 3
      description: Output compare 6 mode
    - !Field
      name: OC6CE
      bit_offset: 15
      bit_width: 1
      description: "Output compare 6 clear\n              enable"
    - !Field
      name: OC5M3
      bit_offset: 16
      bit_width: 1
      description: Output Compare 5 mode
    - !Field
      name: OC6M3
      bit_offset: 24
      bit_width: 1
      description: Output Compare 6 mode
  - !Register
    name: CCR5
    addr: 0x58
    size_bits: 32
    description: capture/compare register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR5
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 5 value
    - !Field
      name: GC5C1
      bit_offset: 29
      bit_width: 1
      description: "Group Channel 5 and Channel\n              1"
    - !Field
      name: GC5C2
      bit_offset: 30
      bit_width: 1
      description: "Group Channel 5 and Channel\n              2"
    - !Field
      name: GC5C3
      bit_offset: 31
      bit_width: 1
      description: "Group Channel 5 and Channel\n              3"
  - !Register
    name: CRR6
    addr: 0x5c
    size_bits: 32
    description: capture/compare register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR6
      bit_offset: 0
      bit_width: 16
      description: Capture/Compare 6 value
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM1 alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BKINE
      bit_offset: 0
      bit_width: 1
      description: BRK BKIN input enable
    - !Field
      name: BKCMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK COMP1 enable
    - !Field
      name: BKCMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK COMP2 enable
    - !Field
      name: BKDF1BK0E
      bit_offset: 8
      bit_width: 1
      description: BRK dfsdm1_break[0] enable
    - !Field
      name: BKINP
      bit_offset: 9
      bit_width: 1
      description: BRK BKIN input polarity
    - !Field
      name: BKCMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK COMP1 input polarity
    - !Field
      name: BKCMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK COMP2 input polarity
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: AF2
    addr: 0x64
    size_bits: 32
    description: "TIM1 Alternate function odfsdm1_breakster\n          2"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BK2INE
      bit_offset: 0
      bit_width: 1
      description: BRK2 BKIN input enable
    - !Field
      name: BK2CMP1E
      bit_offset: 1
      bit_width: 1
      description: BRK2 COMP1 enable
    - !Field
      name: BK2CMP2E
      bit_offset: 2
      bit_width: 1
      description: BRK2 COMP2 enable
    - !Field
      name: BK2DF1BK1E
      bit_offset: 8
      bit_width: 1
      description: "BRK2 dfsdm1_break[1]\n              enable"
    - !Field
      name: BK2INP
      bit_offset: 9
      bit_width: 1
      description: BRK2 BKIN2 input polarity
    - !Field
      name: BK2CMP1P
      bit_offset: 10
      bit_width: 1
      description: BRK2 COMP1 input polarit
    - !Field
      name: BK2CMP2P
      bit_offset: 11
      bit_width: 1
      description: BRK2 COMP2 input polarity
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM1 timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "selects TI1[0] to TI1[15]\n              input"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "selects TI2[0] to TI2[15]\n              input"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "selects TI3[0] to TI3[15]\n              input"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "selects TI4[0] to TI4[15]\n              input"
- !Module
  name: FDCAN1
  description: FDCAN1
  base_addr: 0x4000a000
  size: 0x400
  registers:
  - !Register
    name: FDCAN_CREL
    addr: 0x0
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: Core release
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: Step of Core release
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: Sub-step of Core release
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: Timestamp Year
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: Timestamp Month
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: Timestamp Day
  - !Register
    name: FDCAN_ENDN
    addr: 0x4
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ETV
      bit_offset: 0
      bit_width: 32
      description: Endiannes Test Value
  - !Register
    name: FDCAN_DBTP
    addr: 0xc
    size_bits: 32
    description: "FDCAN Data Bit Timing and Prescaler\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DSJW
      bit_offset: 0
      bit_width: 4
      description: Synchronization Jump Width
    - !Field
      name: DTSEG2
      bit_offset: 4
      bit_width: 4
      description: "Data time segment after sample\n              point"
    - !Field
      name: DTSEG1
      bit_offset: 8
      bit_width: 5
      description: "Data time segment after sample\n              point"
    - !Field
      name: DBRP
      bit_offset: 16
      bit_width: 5
      description: Data BIt Rate Prescaler
    - !Field
      name: TDC
      bit_offset: 23
      bit_width: 1
      description: "Transceiver Delay\n              Compensation"
  - !Register
    name: FDCAN_TEST
    addr: 0x10
    size_bits: 32
    description: FDCAN Test Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LBCK
      bit_offset: 4
      bit_width: 1
      description: Loop Back mode
    - !Field
      name: TX
      bit_offset: 5
      bit_width: 2
      description: Loop Back mode
    - !Field
      name: RX
      bit_offset: 7
      bit_width: 1
      description: Control of Transmit Pin
  - !Register
    name: FDCAN_RWD
    addr: 0x14
    size_bits: 32
    description: FDCAN RAM Watchdog Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDV
      bit_offset: 8
      bit_width: 8
      description: Watchdog value
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 8
      description: Watchdog configuration
  - !Register
    name: FDCAN_CCCR
    addr: 0x18
    size_bits: 32
    description: FDCAN CC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 1
      description: Initialization
    - !Field
      name: CCE
      bit_offset: 1
      bit_width: 1
      description: "Configuration Change\n              Enable"
    - !Field
      name: ASM
      bit_offset: 2
      bit_width: 1
      description: "ASM Restricted Operation\n              Mode"
    - !Field
      name: CSA
      bit_offset: 3
      bit_width: 1
      description: Clock Stop Acknowledge
    - !Field
      name: CSR
      bit_offset: 4
      bit_width: 1
      description: Clock Stop Request
    - !Field
      name: MON
      bit_offset: 5
      bit_width: 1
      description: Bus Monitoring Mode
    - !Field
      name: DAR
      bit_offset: 6
      bit_width: 1
      description: "Disable Automatic\n              Retransmission"
    - !Field
      name: TEST
      bit_offset: 7
      bit_width: 1
      description: Test Mode Enable
    - !Field
      name: FDOE
      bit_offset: 8
      bit_width: 1
      description: FD Operation Enable
    - !Field
      name: BSE
      bit_offset: 9
      bit_width: 1
      description: FDCAN Bit Rate Switching
    - !Field
      name: PXHD
      bit_offset: 12
      bit_width: 1
      description: "Protocol Exception Handling\n              Disable"
    - !Field
      name: EFBI
      bit_offset: 13
      bit_width: 1
      description: "Edge Filtering during Bus\n              Integration"
    - !Field
      name: TXP
      bit_offset: 14
      bit_width: 1
      description: TXP
    - !Field
      name: NISO
      bit_offset: 15
      bit_width: 1
      description: Non ISO Operation
  - !Register
    name: FDCAN_NBTP
    addr: 0x1c
    size_bits: 32
    description: "FDCAN Nominal Bit Timing and Prescaler\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NSJW
      bit_offset: 25
      bit_width: 7
      description: "NSJW: Nominal (Re)Synchronization Jump\n              Width"
    - !Field
      name: NBRP
      bit_offset: 16
      bit_width: 9
      description: Bit Rate Prescaler
    - !Field
      name: NTSEG1
      bit_offset: 8
      bit_width: 8
      description: "Nominal Time segment before sample\n              point"
    - !Field
      name: TSEG2
      bit_offset: 0
      bit_width: 7
      description: "Nominal Time segment after sample\n              point"
  - !Register
    name: FDCAN_TSCC
    addr: 0x20
    size_bits: 32
    description: "FDCAN Timestamp Counter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCP
      bit_offset: 16
      bit_width: 4
      description: "Timestamp Counter\n              Prescaler"
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 2
      description: Timestamp Select
  - !Register
    name: FDCAN_TSCV
    addr: 0x24
    size_bits: 32
    description: "FDCAN Timestamp Counter Value\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSC
      bit_offset: 0
      bit_width: 16
      description: Timestamp Counter
  - !Register
    name: FDCAN_TOCC
    addr: 0x28
    size_bits: 32
    description: "FDCAN Timeout Counter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETOC
      bit_offset: 0
      bit_width: 1
      description: Enable Timeout Counter
    - !Field
      name: TOS
      bit_offset: 1
      bit_width: 2
      description: Timeout Select
    - !Field
      name: TOP
      bit_offset: 16
      bit_width: 16
      description: Timeout Period
  - !Register
    name: FDCAN_TOCV
    addr: 0x2c
    size_bits: 32
    description: "FDCAN Timeout Counter Value\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOC
      bit_offset: 0
      bit_width: 16
      description: Timeout Counter
  - !Register
    name: FDCAN_ECR
    addr: 0x40
    size_bits: 32
    description: FDCAN Error Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEL
      bit_offset: 16
      bit_width: 8
      description: AN Error Logging
    - !Field
      name: RP
      bit_offset: 15
      bit_width: 1
      description: Receive Error Passive
    - !Field
      name: TREC
      bit_offset: 8
      bit_width: 7
      description: Receive Error Counter
    - !Field
      name: TEC
      bit_offset: 0
      bit_width: 8
      description: Transmit Error Counter
  - !Register
    name: FDCAN_PSR
    addr: 0x44
    size_bits: 32
    description: FDCAN Protocol Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEC
      bit_offset: 0
      bit_width: 3
      description: Last Error Code
    - !Field
      name: ACT
      bit_offset: 3
      bit_width: 2
      description: Activity
    - !Field
      name: EP
      bit_offset: 5
      bit_width: 1
      description: Error Passive
    - !Field
      name: EW
      bit_offset: 6
      bit_width: 1
      description: Warning Status
    - !Field
      name: BO
      bit_offset: 7
      bit_width: 1
      description: Bus_Off Status
    - !Field
      name: DLEC
      bit_offset: 8
      bit_width: 3
      description: Data Last Error Code
    - !Field
      name: RESI
      bit_offset: 11
      bit_width: 1
      description: "ESI flag of last received FDCAN\n              Message"
    - !Field
      name: RBRS
      bit_offset: 12
      bit_width: 1
      description: "BRS flag of last received FDCAN\n              Message"
    - !Field
      name: REDL
      bit_offset: 13
      bit_width: 1
      description: Received FDCAN Message
    - !Field
      name: PXE
      bit_offset: 14
      bit_width: 1
      description: Protocol Exception Event
    - !Field
      name: TDCV
      bit_offset: 16
      bit_width: 7
      description: "Transmitter Delay Compensation\n              Value"
  - !Register
    name: FDCAN_TDCR
    addr: 0x48
    size_bits: 32
    description: "FDCAN Transmitter Delay Compensation\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TDCF
      bit_offset: 0
      bit_width: 7
      description: "Transmitter Delay Compensation Filter\n              Window Length"
    - !Field
      name: TDCO
      bit_offset: 8
      bit_width: 7
      description: "Transmitter Delay Compensation\n              Offset"
  - !Register
    name: FDCAN_IR
    addr: 0x50
    size_bits: 32
    description: FDCAN Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RF0N
      bit_offset: 0
      bit_width: 1
      description: Rx FIFO 0 New Message
    - !Field
      name: RF0W
      bit_offset: 1
      bit_width: 1
      description: Rx FIFO 0 Full
    - !Field
      name: RF0F
      bit_offset: 2
      bit_width: 1
      description: Rx FIFO 0 Full
    - !Field
      name: RF0L
      bit_offset: 3
      bit_width: 1
      description: Rx FIFO 0 Message Lost
    - !Field
      name: RF1N
      bit_offset: 4
      bit_width: 1
      description: Rx FIFO 1 New Message
    - !Field
      name: RF1W
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO 1 Watermark\n              Reached"
    - !Field
      name: RF1F
      bit_offset: 6
      bit_width: 1
      description: "Rx FIFO 1 Watermark\n              Reached"
    - !Field
      name: RF1L
      bit_offset: 7
      bit_width: 1
      description: Rx FIFO 1 Message Lost
    - !Field
      name: HPM
      bit_offset: 8
      bit_width: 1
      description: High Priority Message
    - !Field
      name: TC
      bit_offset: 9
      bit_width: 1
      description: Transmission Completed
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: "Transmission Cancellation\n              Finished"
    - !Field
      name: TEF
      bit_offset: 11
      bit_width: 1
      description: Tx FIFO Empty
    - !Field
      name: TEFN
      bit_offset: 12
      bit_width: 1
      description: Tx Event FIFO New Entry
    - !Field
      name: TEFW
      bit_offset: 13
      bit_width: 1
      description: "Tx Event FIFO Watermark\n              Reached"
    - !Field
      name: TEFF
      bit_offset: 14
      bit_width: 1
      description: Tx Event FIFO Full
    - !Field
      name: TEFL
      bit_offset: 15
      bit_width: 1
      description: Tx Event FIFO Element Lost
    - !Field
      name: TSW
      bit_offset: 16
      bit_width: 1
      description: Timestamp Wraparound
    - !Field
      name: MRAF
      bit_offset: 17
      bit_width: 1
      description: Message RAM Access Failure
    - !Field
      name: TOO
      bit_offset: 18
      bit_width: 1
      description: Timeout Occurred
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: "Message stored to Dedicated Rx\n              Buffer"
    - !Field
      name: ELO
      bit_offset: 22
      bit_width: 1
      description: Error Logging Overflow
    - !Field
      name: EP
      bit_offset: 23
      bit_width: 1
      description: Error Passive
    - !Field
      name: EW
      bit_offset: 24
      bit_width: 1
      description: Warning Status
    - !Field
      name: BO
      bit_offset: 25
      bit_width: 1
      description: Bus_Off Status
    - !Field
      name: WDI
      bit_offset: 26
      bit_width: 1
      description: Watchdog Interrupt
    - !Field
      name: PEA
      bit_offset: 27
      bit_width: 1
      description: "Protocol Error in Arbitration Phase\n              (Nominal Bit\
        \ Time is used)"
    - !Field
      name: PED
      bit_offset: 28
      bit_width: 1
      description: "Protocol Error in Data Phase (Data Bit\n              Time is\
        \ used)"
    - !Field
      name: ARA
      bit_offset: 29
      bit_width: 1
      description: Access to Reserved Address
  - !Register
    name: FDCAN_IE
    addr: 0x54
    size_bits: 32
    description: "FDCAN Interrupt Enable\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RF0NE
      bit_offset: 0
      bit_width: 1
      description: "Rx FIFO 0 New Message\n              Enable"
    - !Field
      name: RF0WE
      bit_offset: 1
      bit_width: 1
      description: Rx FIFO 0 Full Enable
    - !Field
      name: RF0FE
      bit_offset: 2
      bit_width: 1
      description: Rx FIFO 0 Full Enable
    - !Field
      name: RF0LE
      bit_offset: 3
      bit_width: 1
      description: "Rx FIFO 0 Message Lost\n              Enable"
    - !Field
      name: RF1NE
      bit_offset: 4
      bit_width: 1
      description: "Rx FIFO 1 New Message\n              Enable"
    - !Field
      name: RF1WE
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO 1 Watermark Reached\n              Enable"
    - !Field
      name: RF1FE
      bit_offset: 6
      bit_width: 1
      description: "Rx FIFO 1 Watermark Reached\n              Enable"
    - !Field
      name: RF1LE
      bit_offset: 7
      bit_width: 1
      description: "Rx FIFO 1 Message Lost\n              Enable"
    - !Field
      name: HPME
      bit_offset: 8
      bit_width: 1
      description: "High Priority Message\n              Enable"
    - !Field
      name: TCE
      bit_offset: 9
      bit_width: 1
      description: "Transmission Completed\n              Enable"
    - !Field
      name: TCFE
      bit_offset: 10
      bit_width: 1
      description: "Transmission Cancellation Finished\n              Enable"
    - !Field
      name: TEFE
      bit_offset: 11
      bit_width: 1
      description: Tx FIFO Empty Enable
    - !Field
      name: TEFNE
      bit_offset: 12
      bit_width: 1
      description: "Tx Event FIFO New Entry\n              Enable"
    - !Field
      name: TEFWE
      bit_offset: 13
      bit_width: 1
      description: "Tx Event FIFO Watermark Reached\n              Enable"
    - !Field
      name: TEFFE
      bit_offset: 14
      bit_width: 1
      description: Tx Event FIFO Full Enable
    - !Field
      name: TEFLE
      bit_offset: 15
      bit_width: 1
      description: "Tx Event FIFO Element Lost\n              Enable"
    - !Field
      name: TSWE
      bit_offset: 16
      bit_width: 1
      description: "Timestamp Wraparound\n              Enable"
    - !Field
      name: MRAFE
      bit_offset: 17
      bit_width: 1
      description: "Message RAM Access Failure\n              Enable"
    - !Field
      name: TOOE
      bit_offset: 18
      bit_width: 1
      description: Timeout Occurred Enable
    - !Field
      name: DRXE
      bit_offset: 19
      bit_width: 1
      description: "Message stored to Dedicated Rx Buffer\n              Enable"
    - !Field
      name: BECE
      bit_offset: 20
      bit_width: 1
      description: "Bit Error Corrected Interrupt\n              Enable"
    - !Field
      name: BEUE
      bit_offset: 21
      bit_width: 1
      description: "Bit Error Uncorrected Interrupt\n              Enable"
    - !Field
      name: ELOE
      bit_offset: 22
      bit_width: 1
      description: "Error Logging Overflow\n              Enable"
    - !Field
      name: EPE
      bit_offset: 23
      bit_width: 1
      description: Error Passive Enable
    - !Field
      name: EWE
      bit_offset: 24
      bit_width: 1
      description: Warning Status Enable
    - !Field
      name: BOE
      bit_offset: 25
      bit_width: 1
      description: Bus_Off Status Enable
    - !Field
      name: WDIE
      bit_offset: 26
      bit_width: 1
      description: Watchdog Interrupt Enable
    - !Field
      name: PEAE
      bit_offset: 27
      bit_width: 1
      description: "Protocol Error in Arbitration Phase\n              Enable"
    - !Field
      name: PEDE
      bit_offset: 28
      bit_width: 1
      description: "Protocol Error in Data Phase\n              Enable"
    - !Field
      name: ARAE
      bit_offset: 29
      bit_width: 1
      description: "Access to Reserved Address\n              Enable"
  - !Register
    name: FDCAN_ILS
    addr: 0x58
    size_bits: 32
    description: "FDCAN Interrupt Line Select\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RF0NL
      bit_offset: 0
      bit_width: 1
      description: "Rx FIFO 0 New Message Interrupt\n              Line"
    - !Field
      name: RF0WL
      bit_offset: 1
      bit_width: 1
      description: "Rx FIFO 0 Watermark Reached Interrupt\n              Line"
    - !Field
      name: RF0FL
      bit_offset: 2
      bit_width: 1
      description: "Rx FIFO 0 Full Interrupt\n              Line"
    - !Field
      name: RF0LL
      bit_offset: 3
      bit_width: 1
      description: "Rx FIFO 0 Message Lost Interrupt\n              Line"
    - !Field
      name: RF1NL
      bit_offset: 4
      bit_width: 1
      description: "Rx FIFO 1 New Message Interrupt\n              Line"
    - !Field
      name: RF1WL
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO 1 Watermark Reached Interrupt\n              Line"
    - !Field
      name: RF1FL
      bit_offset: 6
      bit_width: 1
      description: "Rx FIFO 1 Full Interrupt\n              Line"
    - !Field
      name: RF1LL
      bit_offset: 7
      bit_width: 1
      description: "Rx FIFO 1 Message Lost Interrupt\n              Line"
    - !Field
      name: HPML
      bit_offset: 8
      bit_width: 1
      description: "High Priority Message Interrupt\n              Line"
    - !Field
      name: TCL
      bit_offset: 9
      bit_width: 1
      description: "Transmission Completed Interrupt\n              Line"
    - !Field
      name: TCFL
      bit_offset: 10
      bit_width: 1
      description: "Transmission Cancellation Finished\n              Interrupt Line"
    - !Field
      name: TEFL
      bit_offset: 11
      bit_width: 1
      description: "Tx FIFO Empty Interrupt\n              Line"
    - !Field
      name: TEFNL
      bit_offset: 12
      bit_width: 1
      description: "Tx Event FIFO New Entry Interrupt\n              Line"
    - !Field
      name: TEFWL
      bit_offset: 13
      bit_width: 1
      description: "Tx Event FIFO Watermark Reached\n              Interrupt Line"
    - !Field
      name: TEFFL
      bit_offset: 14
      bit_width: 1
      description: "Tx Event FIFO Full Interrupt\n              Line"
    - !Field
      name: TEFLL
      bit_offset: 15
      bit_width: 1
      description: "Tx Event FIFO Element Lost Interrupt\n              Line"
    - !Field
      name: TSWL
      bit_offset: 16
      bit_width: 1
      description: "Timestamp Wraparound Interrupt\n              Line"
    - !Field
      name: MRAFL
      bit_offset: 17
      bit_width: 1
      description: "Message RAM Access Failure Interrupt\n              Line"
    - !Field
      name: TOOL
      bit_offset: 18
      bit_width: 1
      description: "Timeout Occurred Interrupt\n              Line"
    - !Field
      name: DRXL
      bit_offset: 19
      bit_width: 1
      description: "Message stored to Dedicated Rx Buffer\n              Interrupt\
        \ Line"
    - !Field
      name: BECL
      bit_offset: 20
      bit_width: 1
      description: "Bit Error Corrected Interrupt\n              Line"
    - !Field
      name: BEUL
      bit_offset: 21
      bit_width: 1
      description: "Bit Error Uncorrected Interrupt\n              Line"
    - !Field
      name: ELOL
      bit_offset: 22
      bit_width: 1
      description: "Error Logging Overflow Interrupt\n              Line"
    - !Field
      name: EPL
      bit_offset: 23
      bit_width: 1
      description: "Error Passive Interrupt\n              Line"
    - !Field
      name: EWL
      bit_offset: 24
      bit_width: 1
      description: "Warning Status Interrupt\n              Line"
    - !Field
      name: BOL
      bit_offset: 25
      bit_width: 1
      description: Bus_Off Status
    - !Field
      name: WDIL
      bit_offset: 26
      bit_width: 1
      description: Watchdog Interrupt Line
    - !Field
      name: PEAL
      bit_offset: 27
      bit_width: 1
      description: "Protocol Error in Arbitration Phase\n              Line"
    - !Field
      name: PEDL
      bit_offset: 28
      bit_width: 1
      description: "Protocol Error in Data Phase\n              Line"
    - !Field
      name: ARAL
      bit_offset: 29
      bit_width: 1
      description: "Access to Reserved Address\n              Line"
  - !Register
    name: FDCAN_ILE
    addr: 0x5c
    size_bits: 32
    description: "FDCAN Interrupt Line Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EINT0
      bit_offset: 0
      bit_width: 1
      description: Enable Interrupt Line 0
    - !Field
      name: EINT1
      bit_offset: 1
      bit_width: 1
      description: Enable Interrupt Line 1
  - !Register
    name: FDCAN_GFC
    addr: 0x80
    size_bits: 32
    description: "FDCAN Global Filter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RRFE
      bit_offset: 0
      bit_width: 1
      description: "Reject Remote Frames\n              Extended"
    - !Field
      name: RRFS
      bit_offset: 1
      bit_width: 1
      description: "Reject Remote Frames\n              Standard"
    - !Field
      name: ANFE
      bit_offset: 2
      bit_width: 2
      description: "Accept Non-matching Frames\n              Extended"
    - !Field
      name: ANFS
      bit_offset: 4
      bit_width: 2
      description: "Accept Non-matching Frames\n              Standard"
  - !Register
    name: FDCAN_SIDFC
    addr: 0x84
    size_bits: 32
    description: "FDCAN Standard ID Filter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLSSA
      bit_offset: 2
      bit_width: 14
      description: "Filter List Standard Start\n              Address"
    - !Field
      name: LSS
      bit_offset: 16
      bit_width: 8
      description: List Size Standard
  - !Register
    name: FDCAN_XIDFC
    addr: 0x88
    size_bits: 32
    description: "FDCAN Extended ID Filter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLESA
      bit_offset: 2
      bit_width: 14
      description: "Filter List Standard Start\n              Address"
    - !Field
      name: LSE
      bit_offset: 16
      bit_width: 8
      description: List Size Extended
  - !Register
    name: FDCAN_XIDAM
    addr: 0x90
    size_bits: 32
    description: "FDCAN Extended ID and Mask\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EIDM
      bit_offset: 0
      bit_width: 29
      description: Extended ID Mask
  - !Register
    name: FDCAN_HPMS
    addr: 0x94
    size_bits: 32
    description: "FDCAN High Priority Message Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIDX
      bit_offset: 0
      bit_width: 6
      description: Buffer Index
    - !Field
      name: MSI
      bit_offset: 6
      bit_width: 2
      description: Message Storage Indicator
    - !Field
      name: FIDX
      bit_offset: 8
      bit_width: 7
      description: Filter Index
    - !Field
      name: FLST
      bit_offset: 15
      bit_width: 1
      description: Filter List
  - !Register
    name: FDCAN_NDAT1
    addr: 0x98
    size_bits: 32
    description: FDCAN New Data 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ND0
      bit_offset: 0
      bit_width: 1
      description: New data
    - !Field
      name: ND1
      bit_offset: 1
      bit_width: 1
      description: New data
    - !Field
      name: ND2
      bit_offset: 2
      bit_width: 1
      description: New data
    - !Field
      name: ND3
      bit_offset: 3
      bit_width: 1
      description: New data
    - !Field
      name: ND4
      bit_offset: 4
      bit_width: 1
      description: New data
    - !Field
      name: ND5
      bit_offset: 5
      bit_width: 1
      description: New data
    - !Field
      name: ND6
      bit_offset: 6
      bit_width: 1
      description: New data
    - !Field
      name: ND7
      bit_offset: 7
      bit_width: 1
      description: New data
    - !Field
      name: ND8
      bit_offset: 8
      bit_width: 1
      description: New data
    - !Field
      name: ND9
      bit_offset: 9
      bit_width: 1
      description: New data
    - !Field
      name: ND10
      bit_offset: 10
      bit_width: 1
      description: New data
    - !Field
      name: ND11
      bit_offset: 11
      bit_width: 1
      description: New data
    - !Field
      name: ND12
      bit_offset: 12
      bit_width: 1
      description: New data
    - !Field
      name: ND13
      bit_offset: 13
      bit_width: 1
      description: New data
    - !Field
      name: ND14
      bit_offset: 14
      bit_width: 1
      description: New data
    - !Field
      name: ND15
      bit_offset: 15
      bit_width: 1
      description: New data
    - !Field
      name: ND16
      bit_offset: 16
      bit_width: 1
      description: New data
    - !Field
      name: ND17
      bit_offset: 17
      bit_width: 1
      description: New data
    - !Field
      name: ND18
      bit_offset: 18
      bit_width: 1
      description: New data
    - !Field
      name: ND19
      bit_offset: 19
      bit_width: 1
      description: New data
    - !Field
      name: ND20
      bit_offset: 20
      bit_width: 1
      description: New data
    - !Field
      name: ND21
      bit_offset: 21
      bit_width: 1
      description: New data
    - !Field
      name: ND22
      bit_offset: 22
      bit_width: 1
      description: New data
    - !Field
      name: ND23
      bit_offset: 23
      bit_width: 1
      description: New data
    - !Field
      name: ND24
      bit_offset: 24
      bit_width: 1
      description: New data
    - !Field
      name: ND25
      bit_offset: 25
      bit_width: 1
      description: New data
    - !Field
      name: ND26
      bit_offset: 26
      bit_width: 1
      description: New data
    - !Field
      name: ND27
      bit_offset: 27
      bit_width: 1
      description: New data
    - !Field
      name: ND28
      bit_offset: 28
      bit_width: 1
      description: New data
    - !Field
      name: ND29
      bit_offset: 29
      bit_width: 1
      description: New data
    - !Field
      name: ND30
      bit_offset: 30
      bit_width: 1
      description: New data
    - !Field
      name: ND31
      bit_offset: 31
      bit_width: 1
      description: New data
  - !Register
    name: FDCAN_NDAT2
    addr: 0x9c
    size_bits: 32
    description: FDCAN New Data 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ND32
      bit_offset: 0
      bit_width: 1
      description: New data
    - !Field
      name: ND33
      bit_offset: 1
      bit_width: 1
      description: New data
    - !Field
      name: ND34
      bit_offset: 2
      bit_width: 1
      description: New data
    - !Field
      name: ND35
      bit_offset: 3
      bit_width: 1
      description: New data
    - !Field
      name: ND36
      bit_offset: 4
      bit_width: 1
      description: New data
    - !Field
      name: ND37
      bit_offset: 5
      bit_width: 1
      description: New data
    - !Field
      name: ND38
      bit_offset: 6
      bit_width: 1
      description: New data
    - !Field
      name: ND39
      bit_offset: 7
      bit_width: 1
      description: New data
    - !Field
      name: ND40
      bit_offset: 8
      bit_width: 1
      description: New data
    - !Field
      name: ND41
      bit_offset: 9
      bit_width: 1
      description: New data
    - !Field
      name: ND42
      bit_offset: 10
      bit_width: 1
      description: New data
    - !Field
      name: ND43
      bit_offset: 11
      bit_width: 1
      description: New data
    - !Field
      name: ND44
      bit_offset: 12
      bit_width: 1
      description: New data
    - !Field
      name: ND45
      bit_offset: 13
      bit_width: 1
      description: New data
    - !Field
      name: ND46
      bit_offset: 14
      bit_width: 1
      description: New data
    - !Field
      name: ND47
      bit_offset: 15
      bit_width: 1
      description: New data
    - !Field
      name: ND48
      bit_offset: 16
      bit_width: 1
      description: New data
    - !Field
      name: ND49
      bit_offset: 17
      bit_width: 1
      description: New data
    - !Field
      name: ND50
      bit_offset: 18
      bit_width: 1
      description: New data
    - !Field
      name: ND51
      bit_offset: 19
      bit_width: 1
      description: New data
    - !Field
      name: ND52
      bit_offset: 20
      bit_width: 1
      description: New data
    - !Field
      name: ND53
      bit_offset: 21
      bit_width: 1
      description: New data
    - !Field
      name: ND54
      bit_offset: 22
      bit_width: 1
      description: New data
    - !Field
      name: ND55
      bit_offset: 23
      bit_width: 1
      description: New data
    - !Field
      name: ND56
      bit_offset: 24
      bit_width: 1
      description: New data
    - !Field
      name: ND57
      bit_offset: 25
      bit_width: 1
      description: New data
    - !Field
      name: ND58
      bit_offset: 26
      bit_width: 1
      description: New data
    - !Field
      name: ND59
      bit_offset: 27
      bit_width: 1
      description: New data
    - !Field
      name: ND60
      bit_offset: 28
      bit_width: 1
      description: New data
    - !Field
      name: ND61
      bit_offset: 29
      bit_width: 1
      description: New data
    - !Field
      name: ND62
      bit_offset: 30
      bit_width: 1
      description: New data
    - !Field
      name: ND63
      bit_offset: 31
      bit_width: 1
      description: New data
  - !Register
    name: FDCAN_RXF0C
    addr: 0xa0
    size_bits: 32
    description: "FDCAN Rx FIFO 0 Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0SA
      bit_offset: 2
      bit_width: 14
      description: Rx FIFO 0 Start Address
    - !Field
      name: F0S
      bit_offset: 16
      bit_width: 8
      description: Rx FIFO 0 Size
    - !Field
      name: F0WM
      bit_offset: 24
      bit_width: 8
      description: FIFO 0 Watermark
  - !Register
    name: FDCAN_RXF0S
    addr: 0xa4
    size_bits: 32
    description: "FDCAN Rx FIFO 0 Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0FL
      bit_offset: 0
      bit_width: 7
      description: Rx FIFO 0 Fill Level
    - !Field
      name: F0G
      bit_offset: 8
      bit_width: 6
      description: Rx FIFO 0 Get Index
    - !Field
      name: F0P
      bit_offset: 16
      bit_width: 6
      description: Rx FIFO 0 Put Index
    - !Field
      name: F0F
      bit_offset: 24
      bit_width: 1
      description: Rx FIFO 0 Full
    - !Field
      name: RF0L
      bit_offset: 25
      bit_width: 1
      description: Rx FIFO 0 Message Lost
  - !Register
    name: FDCAN_RXF0A
    addr: 0xa8
    size_bits: 32
    description: "CAN Rx FIFO 0 Acknowledge\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FA01
      bit_offset: 0
      bit_width: 6
      description: "Rx FIFO 0 Acknowledge\n              Index"
  - !Register
    name: FDCAN_RXBC
    addr: 0xac
    size_bits: 32
    description: "FDCAN Rx Buffer Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RBSA
      bit_offset: 2
      bit_width: 14
      description: Rx Buffer Start Address
  - !Register
    name: FDCAN_RXF1C
    addr: 0xb0
    size_bits: 32
    description: "FDCAN Rx FIFO 1 Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1SA
      bit_offset: 2
      bit_width: 14
      description: Rx FIFO 1 Start Address
    - !Field
      name: F1S
      bit_offset: 16
      bit_width: 7
      description: Rx FIFO 1 Size
    - !Field
      name: F1WM
      bit_offset: 24
      bit_width: 7
      description: Rx FIFO 1 Watermark
  - !Register
    name: FDCAN_RXF1S
    addr: 0xb4
    size_bits: 32
    description: "FDCAN Rx FIFO 1 Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1FL
      bit_offset: 0
      bit_width: 7
      description: Rx FIFO 1 Fill Level
    - !Field
      name: F1GI
      bit_offset: 8
      bit_width: 7
      description: Rx FIFO 1 Get Index
    - !Field
      name: F1PI
      bit_offset: 16
      bit_width: 7
      description: Rx FIFO 1 Put Index
    - !Field
      name: F1F
      bit_offset: 24
      bit_width: 1
      description: Rx FIFO 1 Full
    - !Field
      name: RF1L
      bit_offset: 25
      bit_width: 1
      description: Rx FIFO 1 Message Lost
    - !Field
      name: DMS
      bit_offset: 30
      bit_width: 2
      description: Debug Message Status
  - !Register
    name: FDCAN_RXF1A
    addr: 0xb8
    size_bits: 32
    description: "FDCAN Rx FIFO 1 Acknowledge\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1AI
      bit_offset: 0
      bit_width: 6
      description: "Rx FIFO 1 Acknowledge\n              Index"
  - !Register
    name: FDCAN_RXESC
    addr: 0xbc
    size_bits: 32
    description: "FDCAN Rx Buffer Element Size Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0DS
      bit_offset: 0
      bit_width: 3
      description: 'Rx FIFO 1 Data Field Size:'
    - !Field
      name: F1DS
      bit_offset: 4
      bit_width: 3
      description: 'Rx FIFO 0 Data Field Size:'
    - !Field
      name: RBDS
      bit_offset: 8
      bit_width: 3
      description: 'Rx Buffer Data Field Size:'
  - !Register
    name: FDCAN_TXBC
    addr: 0xc0
    size_bits: 32
    description: "FDCAN Tx Buffer Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBSA
      bit_offset: 2
      bit_width: 14
      description: Tx Buffers Start Address
    - !Field
      name: NDTB
      bit_offset: 16
      bit_width: 6
      description: "Number of Dedicated Transmit\n              Buffers"
    - !Field
      name: TFQS
      bit_offset: 24
      bit_width: 6
      description: Transmit FIFO/Queue Size
    - !Field
      name: TFQM
      bit_offset: 30
      bit_width: 1
      description: Tx FIFO/Queue Mode
  - !Register
    name: FDCAN_TXFQS
    addr: 0xc4
    size_bits: 32
    description: "FDCAN Tx FIFO/Queue Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TFFL
      bit_offset: 0
      bit_width: 6
      description: Tx FIFO Free Level
    - !Field
      name: TFGI
      bit_offset: 8
      bit_width: 5
      description: TFGI
    - !Field
      name: TFQPI
      bit_offset: 16
      bit_width: 5
      description: Tx FIFO/Queue Put Index
    - !Field
      name: TFQF
      bit_offset: 21
      bit_width: 1
      description: Tx FIFO/Queue Full
  - !Register
    name: FDCAN_TXESC
    addr: 0xc8
    size_bits: 32
    description: "FDCAN Tx Buffer Element Size Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBDS
      bit_offset: 0
      bit_width: 3
      description: 'Tx Buffer Data Field Size:'
  - !Register
    name: FDCAN_TXBRP
    addr: 0xcc
    size_bits: 32
    description: "FDCAN Tx Buffer Request Pending\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRP
      bit_offset: 0
      bit_width: 32
      description: "Transmission Request\n              Pending"
  - !Register
    name: FDCAN_TXBAR
    addr: 0xd0
    size_bits: 32
    description: "FDCAN Tx Buffer Add Request\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AR
      bit_offset: 0
      bit_width: 32
      description: Add Request
  - !Register
    name: FDCAN_TXBCR
    addr: 0xd4
    size_bits: 32
    description: "FDCAN Tx Buffer Cancellation Request\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CR
      bit_offset: 0
      bit_width: 32
      description: Cancellation Request
  - !Register
    name: FDCAN_TXBTO
    addr: 0xd8
    size_bits: 32
    description: "FDCAN Tx Buffer Transmission Occurred\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TO
      bit_offset: 0
      bit_width: 32
      description: Transmission Occurred.
  - !Register
    name: FDCAN_TXBCF
    addr: 0xdc
    size_bits: 32
    description: "FDCAN Tx Buffer Cancellation Finished\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: Cancellation Finished
  - !Register
    name: FDCAN_TXBTIE
    addr: 0xe0
    size_bits: 32
    description: "FDCAN Tx Buffer Transmission Interrupt\n          Enable Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 32
      description: "Transmission Interrupt\n              Enable"
  - !Register
    name: FDCAN_TXBCIE
    addr: 0xe4
    size_bits: 32
    description: "FDCAN Tx Buffer Cancellation Finished\n          Interrupt Enable\
      \ Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: "Cancellation Finished Interrupt\n              Enable"
  - !Register
    name: FDCAN_TXEFC
    addr: 0xf0
    size_bits: 32
    description: "FDCAN Tx Event FIFO Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFSA
      bit_offset: 2
      bit_width: 14
      description: Event FIFO Start Address
    - !Field
      name: EFS
      bit_offset: 16
      bit_width: 6
      description: Event FIFO Size
    - !Field
      name: EFWM
      bit_offset: 24
      bit_width: 6
      description: Event FIFO Watermark
  - !Register
    name: FDCAN_TXEFS
    addr: 0xf4
    size_bits: 32
    description: "FDCAN Tx Event FIFO Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFFL
      bit_offset: 0
      bit_width: 6
      description: Event FIFO Fill Level
    - !Field
      name: EFGI
      bit_offset: 8
      bit_width: 5
      description: Event FIFO Get Index.
    - !Field
      name: EFF
      bit_offset: 24
      bit_width: 1
      description: Event FIFO Full.
    - !Field
      name: TEFL
      bit_offset: 25
      bit_width: 1
      description: "Tx Event FIFO Element\n              Lost."
  - !Register
    name: FDCAN_TXEFA
    addr: 0xf8
    size_bits: 32
    description: "FDCAN Tx Event FIFO Acknowledge\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFAI
      bit_offset: 0
      bit_width: 5
      description: "Event FIFO Acknowledge\n              Index"
  - !Register
    name: FDCAN_TTTMC
    addr: 0x100
    size_bits: 32
    description: "FDCAN TT Trigger Memory Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TMSA
      bit_offset: 2
      bit_width: 14
      description: "Trigger Memory Start\n              Address"
    - !Field
      name: TME
      bit_offset: 16
      bit_width: 7
      description: Trigger Memory Elements
  - !Register
    name: FDCAN_TTRMC
    addr: 0x104
    size_bits: 32
    description: "FDCAN TT Reference Message Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RID
      bit_offset: 0
      bit_width: 29
      description: Reference Identifier.
    - !Field
      name: XTD
      bit_offset: 30
      bit_width: 1
      description: Extended Identifier
    - !Field
      name: RMPS
      bit_offset: 31
      bit_width: 1
      description: "Reference Message Payload\n              Select"
  - !Register
    name: FDCAN_TTOCF
    addr: 0x108
    size_bits: 32
    description: "FDCAN TT Operation Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OM
      bit_offset: 0
      bit_width: 2
      description: Operation Mode
    - !Field
      name: GEN
      bit_offset: 3
      bit_width: 1
      description: Gap Enable
    - !Field
      name: TM
      bit_offset: 4
      bit_width: 1
      description: Time Master
    - !Field
      name: LDSDL
      bit_offset: 5
      bit_width: 3
      description: "LD of Synchronization Deviation\n              Limit"
    - !Field
      name: IRTO
      bit_offset: 8
      bit_width: 7
      description: "Initial Reference Trigger\n              Offset"
    - !Field
      name: EECS
      bit_offset: 15
      bit_width: 1
      description: "Enable External Clock\n              Synchronization"
    - !Field
      name: AWL
      bit_offset: 16
      bit_width: 8
      description: Application Watchdog Limit
    - !Field
      name: EGTF
      bit_offset: 24
      bit_width: 1
      description: "Enable Global Time\n              Filtering"
    - !Field
      name: ECC
      bit_offset: 25
      bit_width: 1
      description: Enable Clock Calibration
    - !Field
      name: EVTP
      bit_offset: 26
      bit_width: 1
      description: Event Trigger Polarity
  - !Register
    name: FDCAN_TTMLM
    addr: 0x10c
    size_bits: 32
    description: "FDCAN TT Matrix Limits\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCM
      bit_offset: 0
      bit_width: 6
      description: Cycle Count Max
    - !Field
      name: CSS
      bit_offset: 6
      bit_width: 2
      description: "Cycle Start\n              Synchronization"
    - !Field
      name: TXEW
      bit_offset: 8
      bit_width: 4
      description: Tx Enable Window
    - !Field
      name: ENTT
      bit_offset: 16
      bit_width: 12
      description: "Expected Number of Tx\n              Triggers"
  - !Register
    name: FDCAN_TURCF
    addr: 0x110
    size_bits: 32
    description: "FDCAN TUR Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCL
      bit_offset: 0
      bit_width: 16
      description: "Numerator Configuration\n              Low."
    - !Field
      name: DC
      bit_offset: 16
      bit_width: 14
      description: Denominator Configuration.
    - !Field
      name: ELT
      bit_offset: 31
      bit_width: 1
      description: Enable Local Time
  - !Register
    name: FDCAN_TTOCN
    addr: 0x114
    size_bits: 32
    description: "FDCAN TT Operation Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SGT
      bit_offset: 0
      bit_width: 1
      description: Set Global time
    - !Field
      name: ECS
      bit_offset: 1
      bit_width: 1
      description: "External Clock\n              Synchronization"
    - !Field
      name: SWP
      bit_offset: 2
      bit_width: 1
      description: Stop Watch Polarity
    - !Field
      name: SWS
      bit_offset: 3
      bit_width: 2
      description: Stop Watch Source.
    - !Field
      name: RTIE
      bit_offset: 5
      bit_width: 1
      description: "Register Time Mark Interrupt Pulse\n              Enable"
    - !Field
      name: TMC
      bit_offset: 6
      bit_width: 2
      description: Register Time Mark Compare
    - !Field
      name: TTIE
      bit_offset: 8
      bit_width: 1
      description: "Trigger Time Mark Interrupt Pulse\n              Enable"
    - !Field
      name: GCS
      bit_offset: 9
      bit_width: 1
      description: Gap Control Select
    - !Field
      name: FGP
      bit_offset: 10
      bit_width: 1
      description: Finish Gap.
    - !Field
      name: TMG
      bit_offset: 11
      bit_width: 1
      description: Time Mark Gap
    - !Field
      name: NIG
      bit_offset: 12
      bit_width: 1
      description: Next is Gap
    - !Field
      name: ESCN
      bit_offset: 13
      bit_width: 1
      description: "External Synchronization\n              Control"
    - !Field
      name: LCKC
      bit_offset: 15
      bit_width: 1
      description: "TT Operation Control Register\n              Locked"
  - !Register
    name: CAN_TTGTP
    addr: 0x118
    size_bits: 32
    description: "FDCAN TT Global Time Preset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCL
      bit_offset: 0
      bit_width: 16
      description: Time Preset
    - !Field
      name: CTP
      bit_offset: 16
      bit_width: 16
      description: Cycle Time Target Phase
  - !Register
    name: FDCAN_TTTMK
    addr: 0x11c
    size_bits: 32
    description: FDCAN TT Time Mark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TM
      bit_offset: 0
      bit_width: 16
      description: Time Mark
    - !Field
      name: TICC
      bit_offset: 16
      bit_width: 7
      description: Time Mark Cycle Code
    - !Field
      name: LCKM
      bit_offset: 31
      bit_width: 1
      description: "TT Time Mark Register\n              Locked"
  - !Register
    name: FDCAN_TTIR
    addr: 0x120
    size_bits: 32
    description: FDCAN TT Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBC
      bit_offset: 0
      bit_width: 1
      description: Start of Basic Cycle
    - !Field
      name: SMC
      bit_offset: 1
      bit_width: 1
      description: Start of Matrix Cycle
    - !Field
      name: CSM
      bit_offset: 2
      bit_width: 1
      description: "Change of Synchronization\n              Mode"
    - !Field
      name: SOG
      bit_offset: 3
      bit_width: 1
      description: Start of Gap
    - !Field
      name: RTMI
      bit_offset: 4
      bit_width: 1
      description: "Register Time Mark\n              Interrupt."
    - !Field
      name: TTMI
      bit_offset: 5
      bit_width: 1
      description: "Trigger Time Mark Event\n              Internal"
    - !Field
      name: SWE
      bit_offset: 6
      bit_width: 1
      description: Stop Watch Event
    - !Field
      name: GTW
      bit_offset: 7
      bit_width: 1
      description: Global Time Wrap
    - !Field
      name: GTD
      bit_offset: 8
      bit_width: 1
      description: Global Time Discontinuity
    - !Field
      name: GTE
      bit_offset: 9
      bit_width: 1
      description: Global Time Error
    - !Field
      name: TXU
      bit_offset: 10
      bit_width: 1
      description: Tx Count Underflow
    - !Field
      name: TXO
      bit_offset: 11
      bit_width: 1
      description: Tx Count Overflow
    - !Field
      name: SE1
      bit_offset: 12
      bit_width: 1
      description: Scheduling Error 1
    - !Field
      name: SE2
      bit_offset: 13
      bit_width: 1
      description: Scheduling Error 2
    - !Field
      name: ELC
      bit_offset: 14
      bit_width: 1
      description: Error Level Changed.
    - !Field
      name: IWTG
      bit_offset: 15
      bit_width: 1
      description: "Initialization Watch\n              Trigger"
    - !Field
      name: WT
      bit_offset: 16
      bit_width: 1
      description: Watch Trigger
    - !Field
      name: AW
      bit_offset: 17
      bit_width: 1
      description: Application Watchdog
    - !Field
      name: CER
      bit_offset: 18
      bit_width: 1
      description: Configuration Error
  - !Register
    name: FDCAN_TTIE
    addr: 0x124
    size_bits: 32
    description: "FDCAN TT Interrupt Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBCE
      bit_offset: 0
      bit_width: 1
      description: "Start of Basic Cycle Interrupt\n              Enable"
    - !Field
      name: SMCE
      bit_offset: 1
      bit_width: 1
      description: "Start of Matrix Cycle Interrupt\n              Enable"
    - !Field
      name: CSME
      bit_offset: 2
      bit_width: 1
      description: "Change of Synchronization Mode Interrupt\n              Enable"
    - !Field
      name: SOGE
      bit_offset: 3
      bit_width: 1
      description: "Start of Gap Interrupt\n              Enable"
    - !Field
      name: RTMIE
      bit_offset: 4
      bit_width: 1
      description: "Register Time Mark Interrupt\n              Enable"
    - !Field
      name: TTMIE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Time Mark Event Internal\n              Interrupt Enable"
    - !Field
      name: SWEE
      bit_offset: 6
      bit_width: 1
      description: "Stop Watch Event Interrupt\n              Enable"
    - !Field
      name: GTWE
      bit_offset: 7
      bit_width: 1
      description: "Global Time Wrap Interrupt\n              Enable"
    - !Field
      name: GTDE
      bit_offset: 8
      bit_width: 1
      description: "Global Time Discontinuity Interrupt\n              Enable"
    - !Field
      name: GTEE
      bit_offset: 9
      bit_width: 1
      description: "Global Time Error Interrupt\n              Enable"
    - !Field
      name: TXUE
      bit_offset: 10
      bit_width: 1
      description: "Tx Count Underflow Interrupt\n              Enable"
    - !Field
      name: TXOE
      bit_offset: 11
      bit_width: 1
      description: "Tx Count Overflow Interrupt\n              Enable"
    - !Field
      name: SE1E
      bit_offset: 12
      bit_width: 1
      description: "Scheduling Error 1 Interrupt\n              Enable"
    - !Field
      name: SE2E
      bit_offset: 13
      bit_width: 1
      description: "Scheduling Error 2 Interrupt\n              Enable"
    - !Field
      name: ELCE
      bit_offset: 14
      bit_width: 1
      description: "Change Error Level Interrupt\n              Enable"
    - !Field
      name: IWTGE
      bit_offset: 15
      bit_width: 1
      description: "Initialization Watch Trigger Interrupt\n              Enable"
    - !Field
      name: WTE
      bit_offset: 16
      bit_width: 1
      description: "Watch Trigger Interrupt\n              Enable"
    - !Field
      name: AWE
      bit_offset: 17
      bit_width: 1
      description: "Application Watchdog Interrupt\n              Enable"
    - !Field
      name: CERE
      bit_offset: 18
      bit_width: 1
      description: "Configuration Error Interrupt\n              Enable"
  - !Register
    name: FDCAN_TTILS
    addr: 0x128
    size_bits: 32
    description: "FDCAN TT Interrupt Line Select\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBCL
      bit_offset: 0
      bit_width: 1
      description: "Start of Basic Cycle Interrupt\n              Line"
    - !Field
      name: SMCL
      bit_offset: 1
      bit_width: 1
      description: "Start of Matrix Cycle Interrupt\n              Line"
    - !Field
      name: CSML
      bit_offset: 2
      bit_width: 1
      description: "Change of Synchronization Mode Interrupt\n              Line"
    - !Field
      name: SOGL
      bit_offset: 3
      bit_width: 1
      description: "Start of Gap Interrupt\n              Line"
    - !Field
      name: RTMIL
      bit_offset: 4
      bit_width: 1
      description: "Register Time Mark Interrupt\n              Line"
    - !Field
      name: TTMIL
      bit_offset: 5
      bit_width: 1
      description: "Trigger Time Mark Event Internal\n              Interrupt Line"
    - !Field
      name: SWEL
      bit_offset: 6
      bit_width: 1
      description: "Stop Watch Event Interrupt\n              Line"
    - !Field
      name: GTWL
      bit_offset: 7
      bit_width: 1
      description: "Global Time Wrap Interrupt\n              Line"
    - !Field
      name: GTDL
      bit_offset: 8
      bit_width: 1
      description: "Global Time Discontinuity Interrupt\n              Line"
    - !Field
      name: GTEL
      bit_offset: 9
      bit_width: 1
      description: "Global Time Error Interrupt\n              Line"
    - !Field
      name: TXUL
      bit_offset: 10
      bit_width: 1
      description: "Tx Count Underflow Interrupt\n              Line"
    - !Field
      name: TXOL
      bit_offset: 11
      bit_width: 1
      description: "Tx Count Overflow Interrupt\n              Line"
    - !Field
      name: SE1L
      bit_offset: 12
      bit_width: 1
      description: "Scheduling Error 1 Interrupt\n              Line"
    - !Field
      name: SE2L
      bit_offset: 13
      bit_width: 1
      description: "Scheduling Error 2 Interrupt\n              Line"
    - !Field
      name: ELCL
      bit_offset: 14
      bit_width: 1
      description: "Change Error Level Interrupt\n              Line"
    - !Field
      name: IWTGL
      bit_offset: 15
      bit_width: 1
      description: "Initialization Watch Trigger Interrupt\n              Line"
    - !Field
      name: WTL
      bit_offset: 16
      bit_width: 1
      description: "Watch Trigger Interrupt\n              Line"
    - !Field
      name: AWL
      bit_offset: 17
      bit_width: 1
      description: "Application Watchdog Interrupt\n              Line"
    - !Field
      name: CERL
      bit_offset: 18
      bit_width: 1
      description: "Configuration Error Interrupt\n              Line"
  - !Register
    name: FDCAN_TTOST
    addr: 0x12c
    size_bits: 32
    description: "FDCAN TT Operation Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EL
      bit_offset: 0
      bit_width: 2
      description: Error Level
    - !Field
      name: MS
      bit_offset: 2
      bit_width: 2
      description: Master State.
    - !Field
      name: SYS
      bit_offset: 4
      bit_width: 2
      description: Synchronization State
    - !Field
      name: GTP
      bit_offset: 6
      bit_width: 1
      description: "Quality of Global Time\n              Phase"
    - !Field
      name: QCS
      bit_offset: 7
      bit_width: 1
      description: Quality of Clock Speed
    - !Field
      name: RTO
      bit_offset: 8
      bit_width: 8
      description: Reference Trigger Offset
    - !Field
      name: WGTD
      bit_offset: 22
      bit_width: 1
      description: "Wait for Global Time\n              Discontinuity"
    - !Field
      name: GFI
      bit_offset: 23
      bit_width: 1
      description: Gap Finished Indicator.
    - !Field
      name: TMP
      bit_offset: 24
      bit_width: 3
      description: Time Master Priority
    - !Field
      name: GSI
      bit_offset: 27
      bit_width: 1
      description: Gap Started Indicator.
    - !Field
      name: WFE
      bit_offset: 28
      bit_width: 1
      description: Wait for Event
    - !Field
      name: AWE
      bit_offset: 29
      bit_width: 1
      description: Application Watchdog Event
    - !Field
      name: WECS
      bit_offset: 30
      bit_width: 1
      description: "Wait for External Clock\n              Synchronization"
    - !Field
      name: SPL
      bit_offset: 31
      bit_width: 1
      description: Schedule Phase Lock
  - !Register
    name: FDCAN_TURNA
    addr: 0x130
    size_bits: 32
    description: "FDCAN TUR Numerator Actual\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NAV
      bit_offset: 0
      bit_width: 18
      description: Numerator Actual Value
  - !Register
    name: FDCAN_TTLGT
    addr: 0x134
    size_bits: 32
    description: "FDCAN TT Local and Global Time\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LT
      bit_offset: 0
      bit_width: 16
      description: Local Time
    - !Field
      name: GT
      bit_offset: 16
      bit_width: 16
      description: Global Time
  - !Register
    name: FDCAN_TTCTC
    addr: 0x138
    size_bits: 32
    description: "FDCAN TT Cycle Time and Count\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CT
      bit_offset: 0
      bit_width: 16
      description: Cycle Time
    - !Field
      name: CC
      bit_offset: 16
      bit_width: 6
      description: Cycle Count
  - !Register
    name: FDCAN_TTCPT
    addr: 0x13c
    size_bits: 32
    description: FDCAN TT Capture Time Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CT
      bit_offset: 0
      bit_width: 6
      description: Cycle Count Value
    - !Field
      name: SWV
      bit_offset: 16
      bit_width: 16
      description: Stop Watch Value
  - !Register
    name: FDCAN_TTCSM
    addr: 0x140
    size_bits: 32
    description: "FDCAN TT Cycle Sync Mark\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CSM
      bit_offset: 0
      bit_width: 16
      description: Cycle Sync Mark
  - !Register
    name: FDCAN_TTTS
    addr: 0x300
    size_bits: 32
    description: "FDCAN TT Trigger Select\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWTDEL
      bit_offset: 0
      bit_width: 2
      description: "Stop watch trigger input\n              selection"
    - !Field
      name: EVTSEL
      bit_offset: 4
      bit_width: 2
      description: "Event trigger input\n              selection"
- !Module
  name: FDCAN2
  description: FDCAN1
  base_addr: 0x4000a400
  size: 0x400
  registers:
  - !Register
    name: FDCAN_CREL
    addr: 0x0
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: Core release
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: Step of Core release
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: Sub-step of Core release
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: Timestamp Year
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: Timestamp Month
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: Timestamp Day
  - !Register
    name: FDCAN_ENDN
    addr: 0x4
    size_bits: 32
    description: FDCAN Core Release Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ETV
      bit_offset: 0
      bit_width: 32
      description: Endiannes Test Value
  - !Register
    name: FDCAN_DBTP
    addr: 0xc
    size_bits: 32
    description: "FDCAN Data Bit Timing and Prescaler\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DSJW
      bit_offset: 0
      bit_width: 4
      description: Synchronization Jump Width
    - !Field
      name: DTSEG2
      bit_offset: 4
      bit_width: 4
      description: "Data time segment after sample\n              point"
    - !Field
      name: DTSEG1
      bit_offset: 8
      bit_width: 5
      description: "Data time segment after sample\n              point"
    - !Field
      name: DBRP
      bit_offset: 16
      bit_width: 5
      description: Data BIt Rate Prescaler
    - !Field
      name: TDC
      bit_offset: 23
      bit_width: 1
      description: "Transceiver Delay\n              Compensation"
  - !Register
    name: FDCAN_TEST
    addr: 0x10
    size_bits: 32
    description: FDCAN Test Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LBCK
      bit_offset: 4
      bit_width: 1
      description: Loop Back mode
    - !Field
      name: TX
      bit_offset: 5
      bit_width: 2
      description: Loop Back mode
    - !Field
      name: RX
      bit_offset: 7
      bit_width: 1
      description: Control of Transmit Pin
  - !Register
    name: FDCAN_RWD
    addr: 0x14
    size_bits: 32
    description: FDCAN RAM Watchdog Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDV
      bit_offset: 8
      bit_width: 8
      description: Watchdog value
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 8
      description: Watchdog configuration
  - !Register
    name: FDCAN_CCCR
    addr: 0x18
    size_bits: 32
    description: FDCAN CC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INIT
      bit_offset: 0
      bit_width: 1
      description: Initialization
    - !Field
      name: CCE
      bit_offset: 1
      bit_width: 1
      description: "Configuration Change\n              Enable"
    - !Field
      name: ASM
      bit_offset: 2
      bit_width: 1
      description: "ASM Restricted Operation\n              Mode"
    - !Field
      name: CSA
      bit_offset: 3
      bit_width: 1
      description: Clock Stop Acknowledge
    - !Field
      name: CSR
      bit_offset: 4
      bit_width: 1
      description: Clock Stop Request
    - !Field
      name: MON
      bit_offset: 5
      bit_width: 1
      description: Bus Monitoring Mode
    - !Field
      name: DAR
      bit_offset: 6
      bit_width: 1
      description: "Disable Automatic\n              Retransmission"
    - !Field
      name: TEST
      bit_offset: 7
      bit_width: 1
      description: Test Mode Enable
    - !Field
      name: FDOE
      bit_offset: 8
      bit_width: 1
      description: FD Operation Enable
    - !Field
      name: BSE
      bit_offset: 9
      bit_width: 1
      description: FDCAN Bit Rate Switching
    - !Field
      name: PXHD
      bit_offset: 12
      bit_width: 1
      description: "Protocol Exception Handling\n              Disable"
    - !Field
      name: EFBI
      bit_offset: 13
      bit_width: 1
      description: "Edge Filtering during Bus\n              Integration"
    - !Field
      name: TXP
      bit_offset: 14
      bit_width: 1
      description: TXP
    - !Field
      name: NISO
      bit_offset: 15
      bit_width: 1
      description: Non ISO Operation
  - !Register
    name: FDCAN_NBTP
    addr: 0x1c
    size_bits: 32
    description: "FDCAN Nominal Bit Timing and Prescaler\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NSJW
      bit_offset: 25
      bit_width: 7
      description: "NSJW: Nominal (Re)Synchronization Jump\n              Width"
    - !Field
      name: NBRP
      bit_offset: 16
      bit_width: 9
      description: Bit Rate Prescaler
    - !Field
      name: NTSEG1
      bit_offset: 8
      bit_width: 8
      description: "Nominal Time segment before sample\n              point"
    - !Field
      name: TSEG2
      bit_offset: 0
      bit_width: 7
      description: "Nominal Time segment after sample\n              point"
  - !Register
    name: FDCAN_TSCC
    addr: 0x20
    size_bits: 32
    description: "FDCAN Timestamp Counter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCP
      bit_offset: 16
      bit_width: 4
      description: "Timestamp Counter\n              Prescaler"
    - !Field
      name: TSS
      bit_offset: 0
      bit_width: 2
      description: Timestamp Select
  - !Register
    name: FDCAN_TSCV
    addr: 0x24
    size_bits: 32
    description: "FDCAN Timestamp Counter Value\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSC
      bit_offset: 0
      bit_width: 16
      description: Timestamp Counter
  - !Register
    name: FDCAN_TOCC
    addr: 0x28
    size_bits: 32
    description: "FDCAN Timeout Counter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETOC
      bit_offset: 0
      bit_width: 1
      description: Enable Timeout Counter
    - !Field
      name: TOS
      bit_offset: 1
      bit_width: 2
      description: Timeout Select
    - !Field
      name: TOP
      bit_offset: 16
      bit_width: 16
      description: Timeout Period
  - !Register
    name: FDCAN_TOCV
    addr: 0x2c
    size_bits: 32
    description: "FDCAN Timeout Counter Value\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TOC
      bit_offset: 0
      bit_width: 16
      description: Timeout Counter
  - !Register
    name: FDCAN_ECR
    addr: 0x40
    size_bits: 32
    description: FDCAN Error Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CEL
      bit_offset: 16
      bit_width: 8
      description: AN Error Logging
    - !Field
      name: RP
      bit_offset: 15
      bit_width: 1
      description: Receive Error Passive
    - !Field
      name: TREC
      bit_offset: 8
      bit_width: 7
      description: Receive Error Counter
    - !Field
      name: TEC
      bit_offset: 0
      bit_width: 8
      description: Transmit Error Counter
  - !Register
    name: FDCAN_PSR
    addr: 0x44
    size_bits: 32
    description: FDCAN Protocol Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEC
      bit_offset: 0
      bit_width: 3
      description: Last Error Code
    - !Field
      name: ACT
      bit_offset: 3
      bit_width: 2
      description: Activity
    - !Field
      name: EP
      bit_offset: 5
      bit_width: 1
      description: Error Passive
    - !Field
      name: EW
      bit_offset: 6
      bit_width: 1
      description: Warning Status
    - !Field
      name: BO
      bit_offset: 7
      bit_width: 1
      description: Bus_Off Status
    - !Field
      name: DLEC
      bit_offset: 8
      bit_width: 3
      description: Data Last Error Code
    - !Field
      name: RESI
      bit_offset: 11
      bit_width: 1
      description: "ESI flag of last received FDCAN\n              Message"
    - !Field
      name: RBRS
      bit_offset: 12
      bit_width: 1
      description: "BRS flag of last received FDCAN\n              Message"
    - !Field
      name: REDL
      bit_offset: 13
      bit_width: 1
      description: Received FDCAN Message
    - !Field
      name: PXE
      bit_offset: 14
      bit_width: 1
      description: Protocol Exception Event
    - !Field
      name: TDCV
      bit_offset: 16
      bit_width: 7
      description: "Transmitter Delay Compensation\n              Value"
  - !Register
    name: FDCAN_TDCR
    addr: 0x48
    size_bits: 32
    description: "FDCAN Transmitter Delay Compensation\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TDCF
      bit_offset: 0
      bit_width: 7
      description: "Transmitter Delay Compensation Filter\n              Window Length"
    - !Field
      name: TDCO
      bit_offset: 8
      bit_width: 7
      description: "Transmitter Delay Compensation\n              Offset"
  - !Register
    name: FDCAN_IR
    addr: 0x50
    size_bits: 32
    description: FDCAN Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RF0N
      bit_offset: 0
      bit_width: 1
      description: Rx FIFO 0 New Message
    - !Field
      name: RF0W
      bit_offset: 1
      bit_width: 1
      description: Rx FIFO 0 Full
    - !Field
      name: RF0F
      bit_offset: 2
      bit_width: 1
      description: Rx FIFO 0 Full
    - !Field
      name: RF0L
      bit_offset: 3
      bit_width: 1
      description: Rx FIFO 0 Message Lost
    - !Field
      name: RF1N
      bit_offset: 4
      bit_width: 1
      description: Rx FIFO 1 New Message
    - !Field
      name: RF1W
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO 1 Watermark\n              Reached"
    - !Field
      name: RF1F
      bit_offset: 6
      bit_width: 1
      description: "Rx FIFO 1 Watermark\n              Reached"
    - !Field
      name: RF1L
      bit_offset: 7
      bit_width: 1
      description: Rx FIFO 1 Message Lost
    - !Field
      name: HPM
      bit_offset: 8
      bit_width: 1
      description: High Priority Message
    - !Field
      name: TC
      bit_offset: 9
      bit_width: 1
      description: Transmission Completed
    - !Field
      name: TCF
      bit_offset: 10
      bit_width: 1
      description: "Transmission Cancellation\n              Finished"
    - !Field
      name: TEF
      bit_offset: 11
      bit_width: 1
      description: Tx FIFO Empty
    - !Field
      name: TEFN
      bit_offset: 12
      bit_width: 1
      description: Tx Event FIFO New Entry
    - !Field
      name: TEFW
      bit_offset: 13
      bit_width: 1
      description: "Tx Event FIFO Watermark\n              Reached"
    - !Field
      name: TEFF
      bit_offset: 14
      bit_width: 1
      description: Tx Event FIFO Full
    - !Field
      name: TEFL
      bit_offset: 15
      bit_width: 1
      description: Tx Event FIFO Element Lost
    - !Field
      name: TSW
      bit_offset: 16
      bit_width: 1
      description: Timestamp Wraparound
    - !Field
      name: MRAF
      bit_offset: 17
      bit_width: 1
      description: Message RAM Access Failure
    - !Field
      name: TOO
      bit_offset: 18
      bit_width: 1
      description: Timeout Occurred
    - !Field
      name: DRX
      bit_offset: 19
      bit_width: 1
      description: "Message stored to Dedicated Rx\n              Buffer"
    - !Field
      name: ELO
      bit_offset: 22
      bit_width: 1
      description: Error Logging Overflow
    - !Field
      name: EP
      bit_offset: 23
      bit_width: 1
      description: Error Passive
    - !Field
      name: EW
      bit_offset: 24
      bit_width: 1
      description: Warning Status
    - !Field
      name: BO
      bit_offset: 25
      bit_width: 1
      description: Bus_Off Status
    - !Field
      name: WDI
      bit_offset: 26
      bit_width: 1
      description: Watchdog Interrupt
    - !Field
      name: PEA
      bit_offset: 27
      bit_width: 1
      description: "Protocol Error in Arbitration Phase\n              (Nominal Bit\
        \ Time is used)"
    - !Field
      name: PED
      bit_offset: 28
      bit_width: 1
      description: "Protocol Error in Data Phase (Data Bit\n              Time is\
        \ used)"
    - !Field
      name: ARA
      bit_offset: 29
      bit_width: 1
      description: Access to Reserved Address
  - !Register
    name: FDCAN_IE
    addr: 0x54
    size_bits: 32
    description: "FDCAN Interrupt Enable\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RF0NE
      bit_offset: 0
      bit_width: 1
      description: "Rx FIFO 0 New Message\n              Enable"
    - !Field
      name: RF0WE
      bit_offset: 1
      bit_width: 1
      description: Rx FIFO 0 Full Enable
    - !Field
      name: RF0FE
      bit_offset: 2
      bit_width: 1
      description: Rx FIFO 0 Full Enable
    - !Field
      name: RF0LE
      bit_offset: 3
      bit_width: 1
      description: "Rx FIFO 0 Message Lost\n              Enable"
    - !Field
      name: RF1NE
      bit_offset: 4
      bit_width: 1
      description: "Rx FIFO 1 New Message\n              Enable"
    - !Field
      name: RF1WE
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO 1 Watermark Reached\n              Enable"
    - !Field
      name: RF1FE
      bit_offset: 6
      bit_width: 1
      description: "Rx FIFO 1 Watermark Reached\n              Enable"
    - !Field
      name: RF1LE
      bit_offset: 7
      bit_width: 1
      description: "Rx FIFO 1 Message Lost\n              Enable"
    - !Field
      name: HPME
      bit_offset: 8
      bit_width: 1
      description: "High Priority Message\n              Enable"
    - !Field
      name: TCE
      bit_offset: 9
      bit_width: 1
      description: "Transmission Completed\n              Enable"
    - !Field
      name: TCFE
      bit_offset: 10
      bit_width: 1
      description: "Transmission Cancellation Finished\n              Enable"
    - !Field
      name: TEFE
      bit_offset: 11
      bit_width: 1
      description: Tx FIFO Empty Enable
    - !Field
      name: TEFNE
      bit_offset: 12
      bit_width: 1
      description: "Tx Event FIFO New Entry\n              Enable"
    - !Field
      name: TEFWE
      bit_offset: 13
      bit_width: 1
      description: "Tx Event FIFO Watermark Reached\n              Enable"
    - !Field
      name: TEFFE
      bit_offset: 14
      bit_width: 1
      description: Tx Event FIFO Full Enable
    - !Field
      name: TEFLE
      bit_offset: 15
      bit_width: 1
      description: "Tx Event FIFO Element Lost\n              Enable"
    - !Field
      name: TSWE
      bit_offset: 16
      bit_width: 1
      description: "Timestamp Wraparound\n              Enable"
    - !Field
      name: MRAFE
      bit_offset: 17
      bit_width: 1
      description: "Message RAM Access Failure\n              Enable"
    - !Field
      name: TOOE
      bit_offset: 18
      bit_width: 1
      description: Timeout Occurred Enable
    - !Field
      name: DRXE
      bit_offset: 19
      bit_width: 1
      description: "Message stored to Dedicated Rx Buffer\n              Enable"
    - !Field
      name: BECE
      bit_offset: 20
      bit_width: 1
      description: "Bit Error Corrected Interrupt\n              Enable"
    - !Field
      name: BEUE
      bit_offset: 21
      bit_width: 1
      description: "Bit Error Uncorrected Interrupt\n              Enable"
    - !Field
      name: ELOE
      bit_offset: 22
      bit_width: 1
      description: "Error Logging Overflow\n              Enable"
    - !Field
      name: EPE
      bit_offset: 23
      bit_width: 1
      description: Error Passive Enable
    - !Field
      name: EWE
      bit_offset: 24
      bit_width: 1
      description: Warning Status Enable
    - !Field
      name: BOE
      bit_offset: 25
      bit_width: 1
      description: Bus_Off Status Enable
    - !Field
      name: WDIE
      bit_offset: 26
      bit_width: 1
      description: Watchdog Interrupt Enable
    - !Field
      name: PEAE
      bit_offset: 27
      bit_width: 1
      description: "Protocol Error in Arbitration Phase\n              Enable"
    - !Field
      name: PEDE
      bit_offset: 28
      bit_width: 1
      description: "Protocol Error in Data Phase\n              Enable"
    - !Field
      name: ARAE
      bit_offset: 29
      bit_width: 1
      description: "Access to Reserved Address\n              Enable"
  - !Register
    name: FDCAN_ILS
    addr: 0x58
    size_bits: 32
    description: "FDCAN Interrupt Line Select\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RF0NL
      bit_offset: 0
      bit_width: 1
      description: "Rx FIFO 0 New Message Interrupt\n              Line"
    - !Field
      name: RF0WL
      bit_offset: 1
      bit_width: 1
      description: "Rx FIFO 0 Watermark Reached Interrupt\n              Line"
    - !Field
      name: RF0FL
      bit_offset: 2
      bit_width: 1
      description: "Rx FIFO 0 Full Interrupt\n              Line"
    - !Field
      name: RF0LL
      bit_offset: 3
      bit_width: 1
      description: "Rx FIFO 0 Message Lost Interrupt\n              Line"
    - !Field
      name: RF1NL
      bit_offset: 4
      bit_width: 1
      description: "Rx FIFO 1 New Message Interrupt\n              Line"
    - !Field
      name: RF1WL
      bit_offset: 5
      bit_width: 1
      description: "Rx FIFO 1 Watermark Reached Interrupt\n              Line"
    - !Field
      name: RF1FL
      bit_offset: 6
      bit_width: 1
      description: "Rx FIFO 1 Full Interrupt\n              Line"
    - !Field
      name: RF1LL
      bit_offset: 7
      bit_width: 1
      description: "Rx FIFO 1 Message Lost Interrupt\n              Line"
    - !Field
      name: HPML
      bit_offset: 8
      bit_width: 1
      description: "High Priority Message Interrupt\n              Line"
    - !Field
      name: TCL
      bit_offset: 9
      bit_width: 1
      description: "Transmission Completed Interrupt\n              Line"
    - !Field
      name: TCFL
      bit_offset: 10
      bit_width: 1
      description: "Transmission Cancellation Finished\n              Interrupt Line"
    - !Field
      name: TEFL
      bit_offset: 11
      bit_width: 1
      description: "Tx FIFO Empty Interrupt\n              Line"
    - !Field
      name: TEFNL
      bit_offset: 12
      bit_width: 1
      description: "Tx Event FIFO New Entry Interrupt\n              Line"
    - !Field
      name: TEFWL
      bit_offset: 13
      bit_width: 1
      description: "Tx Event FIFO Watermark Reached\n              Interrupt Line"
    - !Field
      name: TEFFL
      bit_offset: 14
      bit_width: 1
      description: "Tx Event FIFO Full Interrupt\n              Line"
    - !Field
      name: TEFLL
      bit_offset: 15
      bit_width: 1
      description: "Tx Event FIFO Element Lost Interrupt\n              Line"
    - !Field
      name: TSWL
      bit_offset: 16
      bit_width: 1
      description: "Timestamp Wraparound Interrupt\n              Line"
    - !Field
      name: MRAFL
      bit_offset: 17
      bit_width: 1
      description: "Message RAM Access Failure Interrupt\n              Line"
    - !Field
      name: TOOL
      bit_offset: 18
      bit_width: 1
      description: "Timeout Occurred Interrupt\n              Line"
    - !Field
      name: DRXL
      bit_offset: 19
      bit_width: 1
      description: "Message stored to Dedicated Rx Buffer\n              Interrupt\
        \ Line"
    - !Field
      name: BECL
      bit_offset: 20
      bit_width: 1
      description: "Bit Error Corrected Interrupt\n              Line"
    - !Field
      name: BEUL
      bit_offset: 21
      bit_width: 1
      description: "Bit Error Uncorrected Interrupt\n              Line"
    - !Field
      name: ELOL
      bit_offset: 22
      bit_width: 1
      description: "Error Logging Overflow Interrupt\n              Line"
    - !Field
      name: EPL
      bit_offset: 23
      bit_width: 1
      description: "Error Passive Interrupt\n              Line"
    - !Field
      name: EWL
      bit_offset: 24
      bit_width: 1
      description: "Warning Status Interrupt\n              Line"
    - !Field
      name: BOL
      bit_offset: 25
      bit_width: 1
      description: Bus_Off Status
    - !Field
      name: WDIL
      bit_offset: 26
      bit_width: 1
      description: Watchdog Interrupt Line
    - !Field
      name: PEAL
      bit_offset: 27
      bit_width: 1
      description: "Protocol Error in Arbitration Phase\n              Line"
    - !Field
      name: PEDL
      bit_offset: 28
      bit_width: 1
      description: "Protocol Error in Data Phase\n              Line"
    - !Field
      name: ARAL
      bit_offset: 29
      bit_width: 1
      description: "Access to Reserved Address\n              Line"
  - !Register
    name: FDCAN_ILE
    addr: 0x5c
    size_bits: 32
    description: "FDCAN Interrupt Line Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EINT0
      bit_offset: 0
      bit_width: 1
      description: Enable Interrupt Line 0
    - !Field
      name: EINT1
      bit_offset: 1
      bit_width: 1
      description: Enable Interrupt Line 1
  - !Register
    name: FDCAN_GFC
    addr: 0x80
    size_bits: 32
    description: "FDCAN Global Filter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RRFE
      bit_offset: 0
      bit_width: 1
      description: "Reject Remote Frames\n              Extended"
    - !Field
      name: RRFS
      bit_offset: 1
      bit_width: 1
      description: "Reject Remote Frames\n              Standard"
    - !Field
      name: ANFE
      bit_offset: 2
      bit_width: 2
      description: "Accept Non-matching Frames\n              Extended"
    - !Field
      name: ANFS
      bit_offset: 4
      bit_width: 2
      description: "Accept Non-matching Frames\n              Standard"
  - !Register
    name: FDCAN_SIDFC
    addr: 0x84
    size_bits: 32
    description: "FDCAN Standard ID Filter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLSSA
      bit_offset: 2
      bit_width: 14
      description: "Filter List Standard Start\n              Address"
    - !Field
      name: LSS
      bit_offset: 16
      bit_width: 8
      description: List Size Standard
  - !Register
    name: FDCAN_XIDFC
    addr: 0x88
    size_bits: 32
    description: "FDCAN Extended ID Filter Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLESA
      bit_offset: 2
      bit_width: 14
      description: "Filter List Standard Start\n              Address"
    - !Field
      name: LSE
      bit_offset: 16
      bit_width: 8
      description: List Size Extended
  - !Register
    name: FDCAN_XIDAM
    addr: 0x90
    size_bits: 32
    description: "FDCAN Extended ID and Mask\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EIDM
      bit_offset: 0
      bit_width: 29
      description: Extended ID Mask
  - !Register
    name: FDCAN_HPMS
    addr: 0x94
    size_bits: 32
    description: "FDCAN High Priority Message Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIDX
      bit_offset: 0
      bit_width: 6
      description: Buffer Index
    - !Field
      name: MSI
      bit_offset: 6
      bit_width: 2
      description: Message Storage Indicator
    - !Field
      name: FIDX
      bit_offset: 8
      bit_width: 7
      description: Filter Index
    - !Field
      name: FLST
      bit_offset: 15
      bit_width: 1
      description: Filter List
  - !Register
    name: FDCAN_NDAT1
    addr: 0x98
    size_bits: 32
    description: FDCAN New Data 1 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ND0
      bit_offset: 0
      bit_width: 1
      description: New data
    - !Field
      name: ND1
      bit_offset: 1
      bit_width: 1
      description: New data
    - !Field
      name: ND2
      bit_offset: 2
      bit_width: 1
      description: New data
    - !Field
      name: ND3
      bit_offset: 3
      bit_width: 1
      description: New data
    - !Field
      name: ND4
      bit_offset: 4
      bit_width: 1
      description: New data
    - !Field
      name: ND5
      bit_offset: 5
      bit_width: 1
      description: New data
    - !Field
      name: ND6
      bit_offset: 6
      bit_width: 1
      description: New data
    - !Field
      name: ND7
      bit_offset: 7
      bit_width: 1
      description: New data
    - !Field
      name: ND8
      bit_offset: 8
      bit_width: 1
      description: New data
    - !Field
      name: ND9
      bit_offset: 9
      bit_width: 1
      description: New data
    - !Field
      name: ND10
      bit_offset: 10
      bit_width: 1
      description: New data
    - !Field
      name: ND11
      bit_offset: 11
      bit_width: 1
      description: New data
    - !Field
      name: ND12
      bit_offset: 12
      bit_width: 1
      description: New data
    - !Field
      name: ND13
      bit_offset: 13
      bit_width: 1
      description: New data
    - !Field
      name: ND14
      bit_offset: 14
      bit_width: 1
      description: New data
    - !Field
      name: ND15
      bit_offset: 15
      bit_width: 1
      description: New data
    - !Field
      name: ND16
      bit_offset: 16
      bit_width: 1
      description: New data
    - !Field
      name: ND17
      bit_offset: 17
      bit_width: 1
      description: New data
    - !Field
      name: ND18
      bit_offset: 18
      bit_width: 1
      description: New data
    - !Field
      name: ND19
      bit_offset: 19
      bit_width: 1
      description: New data
    - !Field
      name: ND20
      bit_offset: 20
      bit_width: 1
      description: New data
    - !Field
      name: ND21
      bit_offset: 21
      bit_width: 1
      description: New data
    - !Field
      name: ND22
      bit_offset: 22
      bit_width: 1
      description: New data
    - !Field
      name: ND23
      bit_offset: 23
      bit_width: 1
      description: New data
    - !Field
      name: ND24
      bit_offset: 24
      bit_width: 1
      description: New data
    - !Field
      name: ND25
      bit_offset: 25
      bit_width: 1
      description: New data
    - !Field
      name: ND26
      bit_offset: 26
      bit_width: 1
      description: New data
    - !Field
      name: ND27
      bit_offset: 27
      bit_width: 1
      description: New data
    - !Field
      name: ND28
      bit_offset: 28
      bit_width: 1
      description: New data
    - !Field
      name: ND29
      bit_offset: 29
      bit_width: 1
      description: New data
    - !Field
      name: ND30
      bit_offset: 30
      bit_width: 1
      description: New data
    - !Field
      name: ND31
      bit_offset: 31
      bit_width: 1
      description: New data
  - !Register
    name: FDCAN_NDAT2
    addr: 0x9c
    size_bits: 32
    description: FDCAN New Data 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ND32
      bit_offset: 0
      bit_width: 1
      description: New data
    - !Field
      name: ND33
      bit_offset: 1
      bit_width: 1
      description: New data
    - !Field
      name: ND34
      bit_offset: 2
      bit_width: 1
      description: New data
    - !Field
      name: ND35
      bit_offset: 3
      bit_width: 1
      description: New data
    - !Field
      name: ND36
      bit_offset: 4
      bit_width: 1
      description: New data
    - !Field
      name: ND37
      bit_offset: 5
      bit_width: 1
      description: New data
    - !Field
      name: ND38
      bit_offset: 6
      bit_width: 1
      description: New data
    - !Field
      name: ND39
      bit_offset: 7
      bit_width: 1
      description: New data
    - !Field
      name: ND40
      bit_offset: 8
      bit_width: 1
      description: New data
    - !Field
      name: ND41
      bit_offset: 9
      bit_width: 1
      description: New data
    - !Field
      name: ND42
      bit_offset: 10
      bit_width: 1
      description: New data
    - !Field
      name: ND43
      bit_offset: 11
      bit_width: 1
      description: New data
    - !Field
      name: ND44
      bit_offset: 12
      bit_width: 1
      description: New data
    - !Field
      name: ND45
      bit_offset: 13
      bit_width: 1
      description: New data
    - !Field
      name: ND46
      bit_offset: 14
      bit_width: 1
      description: New data
    - !Field
      name: ND47
      bit_offset: 15
      bit_width: 1
      description: New data
    - !Field
      name: ND48
      bit_offset: 16
      bit_width: 1
      description: New data
    - !Field
      name: ND49
      bit_offset: 17
      bit_width: 1
      description: New data
    - !Field
      name: ND50
      bit_offset: 18
      bit_width: 1
      description: New data
    - !Field
      name: ND51
      bit_offset: 19
      bit_width: 1
      description: New data
    - !Field
      name: ND52
      bit_offset: 20
      bit_width: 1
      description: New data
    - !Field
      name: ND53
      bit_offset: 21
      bit_width: 1
      description: New data
    - !Field
      name: ND54
      bit_offset: 22
      bit_width: 1
      description: New data
    - !Field
      name: ND55
      bit_offset: 23
      bit_width: 1
      description: New data
    - !Field
      name: ND56
      bit_offset: 24
      bit_width: 1
      description: New data
    - !Field
      name: ND57
      bit_offset: 25
      bit_width: 1
      description: New data
    - !Field
      name: ND58
      bit_offset: 26
      bit_width: 1
      description: New data
    - !Field
      name: ND59
      bit_offset: 27
      bit_width: 1
      description: New data
    - !Field
      name: ND60
      bit_offset: 28
      bit_width: 1
      description: New data
    - !Field
      name: ND61
      bit_offset: 29
      bit_width: 1
      description: New data
    - !Field
      name: ND62
      bit_offset: 30
      bit_width: 1
      description: New data
    - !Field
      name: ND63
      bit_offset: 31
      bit_width: 1
      description: New data
  - !Register
    name: FDCAN_RXF0C
    addr: 0xa0
    size_bits: 32
    description: "FDCAN Rx FIFO 0 Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0SA
      bit_offset: 2
      bit_width: 14
      description: Rx FIFO 0 Start Address
    - !Field
      name: F0S
      bit_offset: 16
      bit_width: 8
      description: Rx FIFO 0 Size
    - !Field
      name: F0WM
      bit_offset: 24
      bit_width: 8
      description: FIFO 0 Watermark
  - !Register
    name: FDCAN_RXF0S
    addr: 0xa4
    size_bits: 32
    description: "FDCAN Rx FIFO 0 Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0FL
      bit_offset: 0
      bit_width: 7
      description: Rx FIFO 0 Fill Level
    - !Field
      name: F0G
      bit_offset: 8
      bit_width: 6
      description: Rx FIFO 0 Get Index
    - !Field
      name: F0P
      bit_offset: 16
      bit_width: 6
      description: Rx FIFO 0 Put Index
    - !Field
      name: F0F
      bit_offset: 24
      bit_width: 1
      description: Rx FIFO 0 Full
    - !Field
      name: RF0L
      bit_offset: 25
      bit_width: 1
      description: Rx FIFO 0 Message Lost
  - !Register
    name: FDCAN_RXF0A
    addr: 0xa8
    size_bits: 32
    description: "CAN Rx FIFO 0 Acknowledge\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FA01
      bit_offset: 0
      bit_width: 6
      description: "Rx FIFO 0 Acknowledge\n              Index"
  - !Register
    name: FDCAN_RXBC
    addr: 0xac
    size_bits: 32
    description: "FDCAN Rx Buffer Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RBSA
      bit_offset: 2
      bit_width: 14
      description: Rx Buffer Start Address
  - !Register
    name: FDCAN_RXF1C
    addr: 0xb0
    size_bits: 32
    description: "FDCAN Rx FIFO 1 Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1SA
      bit_offset: 2
      bit_width: 14
      description: Rx FIFO 1 Start Address
    - !Field
      name: F1S
      bit_offset: 16
      bit_width: 7
      description: Rx FIFO 1 Size
    - !Field
      name: F1WM
      bit_offset: 24
      bit_width: 7
      description: Rx FIFO 1 Watermark
  - !Register
    name: FDCAN_RXF1S
    addr: 0xb4
    size_bits: 32
    description: "FDCAN Rx FIFO 1 Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1FL
      bit_offset: 0
      bit_width: 7
      description: Rx FIFO 1 Fill Level
    - !Field
      name: F1GI
      bit_offset: 8
      bit_width: 7
      description: Rx FIFO 1 Get Index
    - !Field
      name: F1PI
      bit_offset: 16
      bit_width: 7
      description: Rx FIFO 1 Put Index
    - !Field
      name: F1F
      bit_offset: 24
      bit_width: 1
      description: Rx FIFO 1 Full
    - !Field
      name: RF1L
      bit_offset: 25
      bit_width: 1
      description: Rx FIFO 1 Message Lost
    - !Field
      name: DMS
      bit_offset: 30
      bit_width: 2
      description: Debug Message Status
  - !Register
    name: FDCAN_RXF1A
    addr: 0xb8
    size_bits: 32
    description: "FDCAN Rx FIFO 1 Acknowledge\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F1AI
      bit_offset: 0
      bit_width: 6
      description: "Rx FIFO 1 Acknowledge\n              Index"
  - !Register
    name: FDCAN_RXESC
    addr: 0xbc
    size_bits: 32
    description: "FDCAN Rx Buffer Element Size Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: F0DS
      bit_offset: 0
      bit_width: 3
      description: 'Rx FIFO 1 Data Field Size:'
    - !Field
      name: F1DS
      bit_offset: 4
      bit_width: 3
      description: 'Rx FIFO 0 Data Field Size:'
    - !Field
      name: RBDS
      bit_offset: 8
      bit_width: 3
      description: 'Rx Buffer Data Field Size:'
  - !Register
    name: FDCAN_TXBC
    addr: 0xc0
    size_bits: 32
    description: "FDCAN Tx Buffer Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBSA
      bit_offset: 2
      bit_width: 14
      description: Tx Buffers Start Address
    - !Field
      name: NDTB
      bit_offset: 16
      bit_width: 6
      description: "Number of Dedicated Transmit\n              Buffers"
    - !Field
      name: TFQS
      bit_offset: 24
      bit_width: 6
      description: Transmit FIFO/Queue Size
    - !Field
      name: TFQM
      bit_offset: 30
      bit_width: 1
      description: Tx FIFO/Queue Mode
  - !Register
    name: FDCAN_TXFQS
    addr: 0xc4
    size_bits: 32
    description: "FDCAN Tx FIFO/Queue Status\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TFFL
      bit_offset: 0
      bit_width: 6
      description: Tx FIFO Free Level
    - !Field
      name: TFGI
      bit_offset: 8
      bit_width: 5
      description: TFGI
    - !Field
      name: TFQPI
      bit_offset: 16
      bit_width: 5
      description: Tx FIFO/Queue Put Index
    - !Field
      name: TFQF
      bit_offset: 21
      bit_width: 1
      description: Tx FIFO/Queue Full
  - !Register
    name: FDCAN_TXESC
    addr: 0xc8
    size_bits: 32
    description: "FDCAN Tx Buffer Element Size Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBDS
      bit_offset: 0
      bit_width: 3
      description: 'Tx Buffer Data Field Size:'
  - !Register
    name: FDCAN_TXBRP
    addr: 0xcc
    size_bits: 32
    description: "FDCAN Tx Buffer Request Pending\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TRP
      bit_offset: 0
      bit_width: 32
      description: "Transmission Request\n              Pending"
  - !Register
    name: FDCAN_TXBAR
    addr: 0xd0
    size_bits: 32
    description: "FDCAN Tx Buffer Add Request\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AR
      bit_offset: 0
      bit_width: 32
      description: Add Request
  - !Register
    name: FDCAN_TXBCR
    addr: 0xd4
    size_bits: 32
    description: "FDCAN Tx Buffer Cancellation Request\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CR
      bit_offset: 0
      bit_width: 32
      description: Cancellation Request
  - !Register
    name: FDCAN_TXBTO
    addr: 0xd8
    size_bits: 32
    description: "FDCAN Tx Buffer Transmission Occurred\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TO
      bit_offset: 0
      bit_width: 32
      description: Transmission Occurred.
  - !Register
    name: FDCAN_TXBCF
    addr: 0xdc
    size_bits: 32
    description: "FDCAN Tx Buffer Cancellation Finished\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: Cancellation Finished
  - !Register
    name: FDCAN_TXBTIE
    addr: 0xe0
    size_bits: 32
    description: "FDCAN Tx Buffer Transmission Interrupt\n          Enable Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIE
      bit_offset: 0
      bit_width: 32
      description: "Transmission Interrupt\n              Enable"
  - !Register
    name: FDCAN_TXBCIE
    addr: 0xe4
    size_bits: 32
    description: "FDCAN Tx Buffer Cancellation Finished\n          Interrupt Enable\
      \ Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CF
      bit_offset: 0
      bit_width: 32
      description: "Cancellation Finished Interrupt\n              Enable"
  - !Register
    name: FDCAN_TXEFC
    addr: 0xf0
    size_bits: 32
    description: "FDCAN Tx Event FIFO Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFSA
      bit_offset: 2
      bit_width: 14
      description: Event FIFO Start Address
    - !Field
      name: EFS
      bit_offset: 16
      bit_width: 6
      description: Event FIFO Size
    - !Field
      name: EFWM
      bit_offset: 24
      bit_width: 6
      description: Event FIFO Watermark
  - !Register
    name: FDCAN_TXEFS
    addr: 0xf4
    size_bits: 32
    description: "FDCAN Tx Event FIFO Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFFL
      bit_offset: 0
      bit_width: 6
      description: Event FIFO Fill Level
    - !Field
      name: EFGI
      bit_offset: 8
      bit_width: 5
      description: Event FIFO Get Index.
    - !Field
      name: EFF
      bit_offset: 24
      bit_width: 1
      description: Event FIFO Full.
    - !Field
      name: TEFL
      bit_offset: 25
      bit_width: 1
      description: "Tx Event FIFO Element\n              Lost."
  - !Register
    name: FDCAN_TXEFA
    addr: 0xf8
    size_bits: 32
    description: "FDCAN Tx Event FIFO Acknowledge\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EFAI
      bit_offset: 0
      bit_width: 5
      description: "Event FIFO Acknowledge\n              Index"
  - !Register
    name: FDCAN_TTTMC
    addr: 0x100
    size_bits: 32
    description: "FDCAN TT Trigger Memory Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TMSA
      bit_offset: 2
      bit_width: 14
      description: "Trigger Memory Start\n              Address"
    - !Field
      name: TME
      bit_offset: 16
      bit_width: 7
      description: Trigger Memory Elements
  - !Register
    name: FDCAN_TTRMC
    addr: 0x104
    size_bits: 32
    description: "FDCAN TT Reference Message Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RID
      bit_offset: 0
      bit_width: 29
      description: Reference Identifier.
    - !Field
      name: XTD
      bit_offset: 30
      bit_width: 1
      description: Extended Identifier
    - !Field
      name: RMPS
      bit_offset: 31
      bit_width: 1
      description: "Reference Message Payload\n              Select"
  - !Register
    name: FDCAN_TTOCF
    addr: 0x108
    size_bits: 32
    description: "FDCAN TT Operation Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OM
      bit_offset: 0
      bit_width: 2
      description: Operation Mode
    - !Field
      name: GEN
      bit_offset: 3
      bit_width: 1
      description: Gap Enable
    - !Field
      name: TM
      bit_offset: 4
      bit_width: 1
      description: Time Master
    - !Field
      name: LDSDL
      bit_offset: 5
      bit_width: 3
      description: "LD of Synchronization Deviation\n              Limit"
    - !Field
      name: IRTO
      bit_offset: 8
      bit_width: 7
      description: "Initial Reference Trigger\n              Offset"
    - !Field
      name: EECS
      bit_offset: 15
      bit_width: 1
      description: "Enable External Clock\n              Synchronization"
    - !Field
      name: AWL
      bit_offset: 16
      bit_width: 8
      description: Application Watchdog Limit
    - !Field
      name: EGTF
      bit_offset: 24
      bit_width: 1
      description: "Enable Global Time\n              Filtering"
    - !Field
      name: ECC
      bit_offset: 25
      bit_width: 1
      description: Enable Clock Calibration
    - !Field
      name: EVTP
      bit_offset: 26
      bit_width: 1
      description: Event Trigger Polarity
  - !Register
    name: FDCAN_TTMLM
    addr: 0x10c
    size_bits: 32
    description: "FDCAN TT Matrix Limits\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCM
      bit_offset: 0
      bit_width: 6
      description: Cycle Count Max
    - !Field
      name: CSS
      bit_offset: 6
      bit_width: 2
      description: "Cycle Start\n              Synchronization"
    - !Field
      name: TXEW
      bit_offset: 8
      bit_width: 4
      description: Tx Enable Window
    - !Field
      name: ENTT
      bit_offset: 16
      bit_width: 12
      description: "Expected Number of Tx\n              Triggers"
  - !Register
    name: FDCAN_TURCF
    addr: 0x110
    size_bits: 32
    description: "FDCAN TUR Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCL
      bit_offset: 0
      bit_width: 16
      description: "Numerator Configuration\n              Low."
    - !Field
      name: DC
      bit_offset: 16
      bit_width: 14
      description: Denominator Configuration.
    - !Field
      name: ELT
      bit_offset: 31
      bit_width: 1
      description: Enable Local Time
  - !Register
    name: FDCAN_TTOCN
    addr: 0x114
    size_bits: 32
    description: "FDCAN TT Operation Control\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SGT
      bit_offset: 0
      bit_width: 1
      description: Set Global time
    - !Field
      name: ECS
      bit_offset: 1
      bit_width: 1
      description: "External Clock\n              Synchronization"
    - !Field
      name: SWP
      bit_offset: 2
      bit_width: 1
      description: Stop Watch Polarity
    - !Field
      name: SWS
      bit_offset: 3
      bit_width: 2
      description: Stop Watch Source.
    - !Field
      name: RTIE
      bit_offset: 5
      bit_width: 1
      description: "Register Time Mark Interrupt Pulse\n              Enable"
    - !Field
      name: TMC
      bit_offset: 6
      bit_width: 2
      description: Register Time Mark Compare
    - !Field
      name: TTIE
      bit_offset: 8
      bit_width: 1
      description: "Trigger Time Mark Interrupt Pulse\n              Enable"
    - !Field
      name: GCS
      bit_offset: 9
      bit_width: 1
      description: Gap Control Select
    - !Field
      name: FGP
      bit_offset: 10
      bit_width: 1
      description: Finish Gap.
    - !Field
      name: TMG
      bit_offset: 11
      bit_width: 1
      description: Time Mark Gap
    - !Field
      name: NIG
      bit_offset: 12
      bit_width: 1
      description: Next is Gap
    - !Field
      name: ESCN
      bit_offset: 13
      bit_width: 1
      description: "External Synchronization\n              Control"
    - !Field
      name: LCKC
      bit_offset: 15
      bit_width: 1
      description: "TT Operation Control Register\n              Locked"
  - !Register
    name: CAN_TTGTP
    addr: 0x118
    size_bits: 32
    description: "FDCAN TT Global Time Preset\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NCL
      bit_offset: 0
      bit_width: 16
      description: Time Preset
    - !Field
      name: CTP
      bit_offset: 16
      bit_width: 16
      description: Cycle Time Target Phase
  - !Register
    name: FDCAN_TTTMK
    addr: 0x11c
    size_bits: 32
    description: FDCAN TT Time Mark Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TM
      bit_offset: 0
      bit_width: 16
      description: Time Mark
    - !Field
      name: TICC
      bit_offset: 16
      bit_width: 7
      description: Time Mark Cycle Code
    - !Field
      name: LCKM
      bit_offset: 31
      bit_width: 1
      description: "TT Time Mark Register\n              Locked"
  - !Register
    name: FDCAN_TTIR
    addr: 0x120
    size_bits: 32
    description: FDCAN TT Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBC
      bit_offset: 0
      bit_width: 1
      description: Start of Basic Cycle
    - !Field
      name: SMC
      bit_offset: 1
      bit_width: 1
      description: Start of Matrix Cycle
    - !Field
      name: CSM
      bit_offset: 2
      bit_width: 1
      description: "Change of Synchronization\n              Mode"
    - !Field
      name: SOG
      bit_offset: 3
      bit_width: 1
      description: Start of Gap
    - !Field
      name: RTMI
      bit_offset: 4
      bit_width: 1
      description: "Register Time Mark\n              Interrupt."
    - !Field
      name: TTMI
      bit_offset: 5
      bit_width: 1
      description: "Trigger Time Mark Event\n              Internal"
    - !Field
      name: SWE
      bit_offset: 6
      bit_width: 1
      description: Stop Watch Event
    - !Field
      name: GTW
      bit_offset: 7
      bit_width: 1
      description: Global Time Wrap
    - !Field
      name: GTD
      bit_offset: 8
      bit_width: 1
      description: Global Time Discontinuity
    - !Field
      name: GTE
      bit_offset: 9
      bit_width: 1
      description: Global Time Error
    - !Field
      name: TXU
      bit_offset: 10
      bit_width: 1
      description: Tx Count Underflow
    - !Field
      name: TXO
      bit_offset: 11
      bit_width: 1
      description: Tx Count Overflow
    - !Field
      name: SE1
      bit_offset: 12
      bit_width: 1
      description: Scheduling Error 1
    - !Field
      name: SE2
      bit_offset: 13
      bit_width: 1
      description: Scheduling Error 2
    - !Field
      name: ELC
      bit_offset: 14
      bit_width: 1
      description: Error Level Changed.
    - !Field
      name: IWTG
      bit_offset: 15
      bit_width: 1
      description: "Initialization Watch\n              Trigger"
    - !Field
      name: WT
      bit_offset: 16
      bit_width: 1
      description: Watch Trigger
    - !Field
      name: AW
      bit_offset: 17
      bit_width: 1
      description: Application Watchdog
    - !Field
      name: CER
      bit_offset: 18
      bit_width: 1
      description: Configuration Error
  - !Register
    name: FDCAN_TTIE
    addr: 0x124
    size_bits: 32
    description: "FDCAN TT Interrupt Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBCE
      bit_offset: 0
      bit_width: 1
      description: "Start of Basic Cycle Interrupt\n              Enable"
    - !Field
      name: SMCE
      bit_offset: 1
      bit_width: 1
      description: "Start of Matrix Cycle Interrupt\n              Enable"
    - !Field
      name: CSME
      bit_offset: 2
      bit_width: 1
      description: "Change of Synchronization Mode Interrupt\n              Enable"
    - !Field
      name: SOGE
      bit_offset: 3
      bit_width: 1
      description: "Start of Gap Interrupt\n              Enable"
    - !Field
      name: RTMIE
      bit_offset: 4
      bit_width: 1
      description: "Register Time Mark Interrupt\n              Enable"
    - !Field
      name: TTMIE
      bit_offset: 5
      bit_width: 1
      description: "Trigger Time Mark Event Internal\n              Interrupt Enable"
    - !Field
      name: SWEE
      bit_offset: 6
      bit_width: 1
      description: "Stop Watch Event Interrupt\n              Enable"
    - !Field
      name: GTWE
      bit_offset: 7
      bit_width: 1
      description: "Global Time Wrap Interrupt\n              Enable"
    - !Field
      name: GTDE
      bit_offset: 8
      bit_width: 1
      description: "Global Time Discontinuity Interrupt\n              Enable"
    - !Field
      name: GTEE
      bit_offset: 9
      bit_width: 1
      description: "Global Time Error Interrupt\n              Enable"
    - !Field
      name: TXUE
      bit_offset: 10
      bit_width: 1
      description: "Tx Count Underflow Interrupt\n              Enable"
    - !Field
      name: TXOE
      bit_offset: 11
      bit_width: 1
      description: "Tx Count Overflow Interrupt\n              Enable"
    - !Field
      name: SE1E
      bit_offset: 12
      bit_width: 1
      description: "Scheduling Error 1 Interrupt\n              Enable"
    - !Field
      name: SE2E
      bit_offset: 13
      bit_width: 1
      description: "Scheduling Error 2 Interrupt\n              Enable"
    - !Field
      name: ELCE
      bit_offset: 14
      bit_width: 1
      description: "Change Error Level Interrupt\n              Enable"
    - !Field
      name: IWTGE
      bit_offset: 15
      bit_width: 1
      description: "Initialization Watch Trigger Interrupt\n              Enable"
    - !Field
      name: WTE
      bit_offset: 16
      bit_width: 1
      description: "Watch Trigger Interrupt\n              Enable"
    - !Field
      name: AWE
      bit_offset: 17
      bit_width: 1
      description: "Application Watchdog Interrupt\n              Enable"
    - !Field
      name: CERE
      bit_offset: 18
      bit_width: 1
      description: "Configuration Error Interrupt\n              Enable"
  - !Register
    name: FDCAN_TTILS
    addr: 0x128
    size_bits: 32
    description: "FDCAN TT Interrupt Line Select\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBCL
      bit_offset: 0
      bit_width: 1
      description: "Start of Basic Cycle Interrupt\n              Line"
    - !Field
      name: SMCL
      bit_offset: 1
      bit_width: 1
      description: "Start of Matrix Cycle Interrupt\n              Line"
    - !Field
      name: CSML
      bit_offset: 2
      bit_width: 1
      description: "Change of Synchronization Mode Interrupt\n              Line"
    - !Field
      name: SOGL
      bit_offset: 3
      bit_width: 1
      description: "Start of Gap Interrupt\n              Line"
    - !Field
      name: RTMIL
      bit_offset: 4
      bit_width: 1
      description: "Register Time Mark Interrupt\n              Line"
    - !Field
      name: TTMIL
      bit_offset: 5
      bit_width: 1
      description: "Trigger Time Mark Event Internal\n              Interrupt Line"
    - !Field
      name: SWEL
      bit_offset: 6
      bit_width: 1
      description: "Stop Watch Event Interrupt\n              Line"
    - !Field
      name: GTWL
      bit_offset: 7
      bit_width: 1
      description: "Global Time Wrap Interrupt\n              Line"
    - !Field
      name: GTDL
      bit_offset: 8
      bit_width: 1
      description: "Global Time Discontinuity Interrupt\n              Line"
    - !Field
      name: GTEL
      bit_offset: 9
      bit_width: 1
      description: "Global Time Error Interrupt\n              Line"
    - !Field
      name: TXUL
      bit_offset: 10
      bit_width: 1
      description: "Tx Count Underflow Interrupt\n              Line"
    - !Field
      name: TXOL
      bit_offset: 11
      bit_width: 1
      description: "Tx Count Overflow Interrupt\n              Line"
    - !Field
      name: SE1L
      bit_offset: 12
      bit_width: 1
      description: "Scheduling Error 1 Interrupt\n              Line"
    - !Field
      name: SE2L
      bit_offset: 13
      bit_width: 1
      description: "Scheduling Error 2 Interrupt\n              Line"
    - !Field
      name: ELCL
      bit_offset: 14
      bit_width: 1
      description: "Change Error Level Interrupt\n              Line"
    - !Field
      name: IWTGL
      bit_offset: 15
      bit_width: 1
      description: "Initialization Watch Trigger Interrupt\n              Line"
    - !Field
      name: WTL
      bit_offset: 16
      bit_width: 1
      description: "Watch Trigger Interrupt\n              Line"
    - !Field
      name: AWL
      bit_offset: 17
      bit_width: 1
      description: "Application Watchdog Interrupt\n              Line"
    - !Field
      name: CERL
      bit_offset: 18
      bit_width: 1
      description: "Configuration Error Interrupt\n              Line"
  - !Register
    name: FDCAN_TTOST
    addr: 0x12c
    size_bits: 32
    description: "FDCAN TT Operation Status\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EL
      bit_offset: 0
      bit_width: 2
      description: Error Level
    - !Field
      name: MS
      bit_offset: 2
      bit_width: 2
      description: Master State.
    - !Field
      name: SYS
      bit_offset: 4
      bit_width: 2
      description: Synchronization State
    - !Field
      name: GTP
      bit_offset: 6
      bit_width: 1
      description: "Quality of Global Time\n              Phase"
    - !Field
      name: QCS
      bit_offset: 7
      bit_width: 1
      description: Quality of Clock Speed
    - !Field
      name: RTO
      bit_offset: 8
      bit_width: 8
      description: Reference Trigger Offset
    - !Field
      name: WGTD
      bit_offset: 22
      bit_width: 1
      description: "Wait for Global Time\n              Discontinuity"
    - !Field
      name: GFI
      bit_offset: 23
      bit_width: 1
      description: Gap Finished Indicator.
    - !Field
      name: TMP
      bit_offset: 24
      bit_width: 3
      description: Time Master Priority
    - !Field
      name: GSI
      bit_offset: 27
      bit_width: 1
      description: Gap Started Indicator.
    - !Field
      name: WFE
      bit_offset: 28
      bit_width: 1
      description: Wait for Event
    - !Field
      name: AWE
      bit_offset: 29
      bit_width: 1
      description: Application Watchdog Event
    - !Field
      name: WECS
      bit_offset: 30
      bit_width: 1
      description: "Wait for External Clock\n              Synchronization"
    - !Field
      name: SPL
      bit_offset: 31
      bit_width: 1
      description: Schedule Phase Lock
  - !Register
    name: FDCAN_TURNA
    addr: 0x130
    size_bits: 32
    description: "FDCAN TUR Numerator Actual\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NAV
      bit_offset: 0
      bit_width: 18
      description: Numerator Actual Value
  - !Register
    name: FDCAN_TTLGT
    addr: 0x134
    size_bits: 32
    description: "FDCAN TT Local and Global Time\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LT
      bit_offset: 0
      bit_width: 16
      description: Local Time
    - !Field
      name: GT
      bit_offset: 16
      bit_width: 16
      description: Global Time
  - !Register
    name: FDCAN_TTCTC
    addr: 0x138
    size_bits: 32
    description: "FDCAN TT Cycle Time and Count\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CT
      bit_offset: 0
      bit_width: 16
      description: Cycle Time
    - !Field
      name: CC
      bit_offset: 16
      bit_width: 6
      description: Cycle Count
  - !Register
    name: FDCAN_TTCPT
    addr: 0x13c
    size_bits: 32
    description: FDCAN TT Capture Time Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CT
      bit_offset: 0
      bit_width: 6
      description: Cycle Count Value
    - !Field
      name: SWV
      bit_offset: 16
      bit_width: 16
      description: Stop Watch Value
  - !Register
    name: FDCAN_TTCSM
    addr: 0x140
    size_bits: 32
    description: "FDCAN TT Cycle Sync Mark\n          Register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CSM
      bit_offset: 0
      bit_width: 16
      description: Cycle Sync Mark
  - !Register
    name: FDCAN_TTTS
    addr: 0x300
    size_bits: 32
    description: "FDCAN TT Trigger Select\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWTDEL
      bit_offset: 0
      bit_width: 2
      description: "Stop watch trigger input\n              selection"
    - !Field
      name: EVTSEL
      bit_offset: 4
      bit_width: 2
      description: "Event trigger input\n              selection"
- !Module
  name: CAN_CCU
  description: CCU registers
  base_addr: 0x4000a800
  size: 0x400
  registers:
  - !Register
    name: CREL
    addr: 0x0
    size_bits: 32
    description: "Clock Calibration Unit Core Release\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAY
      bit_offset: 0
      bit_width: 8
      description: Time Stamp Day
    - !Field
      name: MON
      bit_offset: 8
      bit_width: 8
      description: Time Stamp Month
    - !Field
      name: YEAR
      bit_offset: 16
      bit_width: 4
      description: Time Stamp Year
    - !Field
      name: SUBSTEP
      bit_offset: 20
      bit_width: 4
      description: Sub-step of Core Release
    - !Field
      name: STEP
      bit_offset: 24
      bit_width: 4
      description: Step of Core Release
    - !Field
      name: REL
      bit_offset: 28
      bit_width: 4
      description: Core Release
  - !Register
    name: CCFG
    addr: 0x4
    size_bits: 32
    description: "Calibration Configuration\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TQBT
      bit_offset: 0
      bit_width: 5
      description: Time Quanta per Bit Time
    - !Field
      name: BCC
      bit_offset: 6
      bit_width: 1
      description: Bypass Clock Calibration
    - !Field
      name: CFL
      bit_offset: 7
      bit_width: 1
      description: Calibration Field Length
    - !Field
      name: OCPM
      bit_offset: 8
      bit_width: 8
      description: "Oscillator Clock Periods\n              Minimum"
    - !Field
      name: CDIV
      bit_offset: 16
      bit_width: 4
      description: Clock Divider
    - !Field
      name: SWR
      bit_offset: 31
      bit_width: 1
      description: Software Reset
  - !Register
    name: CSTAT
    addr: 0x8
    size_bits: 32
    description: Calibration Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OCPC
      bit_offset: 0
      bit_width: 18
      description: "Oscillator Clock Period\n              Counter"
    - !Field
      name: TQC
      bit_offset: 18
      bit_width: 11
      description: Time Quanta Counter
    - !Field
      name: CALS
      bit_offset: 30
      bit_width: 2
      description: Calibration State
  - !Register
    name: CWD
    addr: 0xc
    size_bits: 32
    description: Calibration Watchdog Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDC
      bit_offset: 0
      bit_width: 16
      description: WDC
    - !Field
      name: WDV
      bit_offset: 16
      bit_width: 16
      description: WDV
  - !Register
    name: IR
    addr: 0x10
    size_bits: 32
    description: "Clock Calibration Unit Interrupt\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CWE
      bit_offset: 0
      bit_width: 1
      description: Calibration Watchdog Event
    - !Field
      name: CSC
      bit_offset: 1
      bit_width: 1
      description: Calibration State Changed
  - !Register
    name: IE
    addr: 0x14
    size_bits: 32
    description: "Clock Calibration Unit Interrupt Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CWEE
      bit_offset: 0
      bit_width: 1
      description: "Calibration Watchdog Event\n              Enable"
    - !Field
      name: CSCE
      bit_offset: 1
      bit_width: 1
      description: "Calibration State Changed\n              Enable"
- !Module
  name: MDIOS
  description: Management data input/output slave
  base_addr: 0x40009400
  size: 0x400
  registers:
  - !Register
    name: MDIOS_CR
    addr: 0x0
    size_bits: 32
    description: MDIOS configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Peripheral enable
    - !Field
      name: WRIE
      bit_offset: 1
      bit_width: 1
      description: "Register write interrupt\n              enable"
    - !Field
      name: RDIE
      bit_offset: 2
      bit_width: 1
      description: "Register Read Interrupt\n              Enable"
    - !Field
      name: EIE
      bit_offset: 3
      bit_width: 1
      description: Error interrupt enable
    - !Field
      name: DPC
      bit_offset: 7
      bit_width: 1
      description: Disable Preamble Check
    - !Field
      name: PORT_ADDRESS
      bit_offset: 8
      bit_width: 5
      description: Slaves's address
  - !Register
    name: MDIOS_WRFR
    addr: 0x4
    size_bits: 32
    description: MDIOS write flag register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WRF
      bit_offset: 0
      bit_width: 32
      description: "Write flags for MDIO registers 0 to\n              31"
  - !Register
    name: MDIOS_CWRFR
    addr: 0x8
    size_bits: 32
    description: "MDIOS clear write flag\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CWRF
      bit_offset: 0
      bit_width: 32
      description: Clear the write flag
  - !Register
    name: MDIOS_RDFR
    addr: 0xc
    size_bits: 32
    description: MDIOS read flag register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDF
      bit_offset: 0
      bit_width: 32
      description: "Read flags for MDIO registers 0 to\n              31"
  - !Register
    name: MDIOS_CRDFR
    addr: 0x10
    size_bits: 32
    description: MDIOS clear read flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRDF
      bit_offset: 0
      bit_width: 32
      description: Clear the read flag
  - !Register
    name: MDIOS_SR
    addr: 0x14
    size_bits: 32
    description: MDIOS status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERF
      bit_offset: 0
      bit_width: 1
      description: Preamble error flag
    - !Field
      name: SERF
      bit_offset: 1
      bit_width: 1
      description: Start error flag
    - !Field
      name: TERF
      bit_offset: 2
      bit_width: 1
      description: Turnaround error flag
  - !Register
    name: MDIOS_CLRFR
    addr: 0x18
    size_bits: 32
    description: MDIOS clear flag register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPERF
      bit_offset: 0
      bit_width: 1
      description: "Clear the preamble error\n              flag"
    - !Field
      name: CSERF
      bit_offset: 1
      bit_width: 1
      description: Clear the start error flag
    - !Field
      name: CTERF
      bit_offset: 2
      bit_width: 1
      description: "Clear the turnaround error\n              flag"
  - !Register
    name: MDIOS_DINR0
    addr: 0x1c
    size_bits: 32
    description: MDIOS input data register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN0
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR1
    addr: 0x20
    size_bits: 32
    description: MDIOS input data register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN1
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR2
    addr: 0x24
    size_bits: 32
    description: MDIOS input data register 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN2
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR3
    addr: 0x28
    size_bits: 32
    description: MDIOS input data register 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN3
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR4
    addr: 0x2c
    size_bits: 32
    description: MDIOS input data register 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN4
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR5
    addr: 0x30
    size_bits: 32
    description: MDIOS input data register 5
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN5
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR6
    addr: 0x34
    size_bits: 32
    description: MDIOS input data register 6
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN6
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR7
    addr: 0x38
    size_bits: 32
    description: MDIOS input data register 7
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN7
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR8
    addr: 0x3c
    size_bits: 32
    description: MDIOS input data register 8
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN8
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR9
    addr: 0x40
    size_bits: 32
    description: MDIOS input data register 9
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN9
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR10
    addr: 0x44
    size_bits: 32
    description: MDIOS input data register 10
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN10
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR11
    addr: 0x48
    size_bits: 32
    description: MDIOS input data register 11
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN11
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR12
    addr: 0x4c
    size_bits: 32
    description: MDIOS input data register 12
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN12
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR13
    addr: 0x50
    size_bits: 32
    description: MDIOS input data register 13
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN13
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR14
    addr: 0x54
    size_bits: 32
    description: MDIOS input data register 14
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN14
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR15
    addr: 0x58
    size_bits: 32
    description: MDIOS input data register 15
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN15
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR16
    addr: 0x5c
    size_bits: 32
    description: MDIOS input data register 16
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN16
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR17
    addr: 0x60
    size_bits: 32
    description: MDIOS input data register 17
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN17
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR18
    addr: 0x64
    size_bits: 32
    description: MDIOS input data register 18
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN18
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR19
    addr: 0x68
    size_bits: 32
    description: MDIOS input data register 19
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN19
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR20
    addr: 0x6c
    size_bits: 32
    description: MDIOS input data register 20
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN20
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR21
    addr: 0x70
    size_bits: 32
    description: MDIOS input data register 21
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN21
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR22
    addr: 0x74
    size_bits: 32
    description: MDIOS input data register 22
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN22
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR23
    addr: 0x78
    size_bits: 32
    description: MDIOS input data register 23
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN23
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR24
    addr: 0x7c
    size_bits: 32
    description: MDIOS input data register 24
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN24
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR25
    addr: 0x80
    size_bits: 32
    description: MDIOS input data register 25
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN25
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR26
    addr: 0x84
    size_bits: 32
    description: MDIOS input data register 26
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN26
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR27
    addr: 0x88
    size_bits: 32
    description: MDIOS input data register 27
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN27
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR28
    addr: 0x8c
    size_bits: 32
    description: MDIOS input data register 28
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN28
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR29
    addr: 0x90
    size_bits: 32
    description: MDIOS input data register 29
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN29
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR30
    addr: 0x94
    size_bits: 32
    description: MDIOS input data register 30
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN30
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DINR31
    addr: 0x98
    size_bits: 32
    description: MDIOS input data register 31
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIN31
      bit_offset: 0
      bit_width: 16
      description: "Input data received from MDIO Master\n              during write\
        \ frames"
  - !Register
    name: MDIOS_DOUTR0
    addr: 0x9c
    size_bits: 32
    description: MDIOS output data register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT0
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR1
    addr: 0xa0
    size_bits: 32
    description: MDIOS output data register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT1
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR2
    addr: 0xa4
    size_bits: 32
    description: MDIOS output data register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT2
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR3
    addr: 0xa8
    size_bits: 32
    description: MDIOS output data register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT3
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR4
    addr: 0xac
    size_bits: 32
    description: MDIOS output data register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT4
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR5
    addr: 0xb0
    size_bits: 32
    description: MDIOS output data register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT5
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR6
    addr: 0xb4
    size_bits: 32
    description: MDIOS output data register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT6
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR7
    addr: 0xb8
    size_bits: 32
    description: MDIOS output data register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT7
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR8
    addr: 0xbc
    size_bits: 32
    description: MDIOS output data register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT8
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR9
    addr: 0xc0
    size_bits: 32
    description: MDIOS output data register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT9
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR10
    addr: 0xc4
    size_bits: 32
    description: MDIOS output data register 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT10
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR11
    addr: 0xc8
    size_bits: 32
    description: MDIOS output data register 11
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT11
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR12
    addr: 0xcc
    size_bits: 32
    description: MDIOS output data register 12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT12
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR13
    addr: 0xd0
    size_bits: 32
    description: MDIOS output data register 13
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT13
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR14
    addr: 0xd4
    size_bits: 32
    description: MDIOS output data register 14
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT14
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR15
    addr: 0xd8
    size_bits: 32
    description: MDIOS output data register 15
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT15
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR16
    addr: 0xdc
    size_bits: 32
    description: MDIOS output data register 16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT16
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR17
    addr: 0xe0
    size_bits: 32
    description: MDIOS output data register 17
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT17
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR18
    addr: 0xe4
    size_bits: 32
    description: MDIOS output data register 18
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT18
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR19
    addr: 0xe8
    size_bits: 32
    description: MDIOS output data register 19
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT19
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR20
    addr: 0xec
    size_bits: 32
    description: MDIOS output data register 20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT20
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR21
    addr: 0xf0
    size_bits: 32
    description: MDIOS output data register 21
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT21
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR22
    addr: 0xf4
    size_bits: 32
    description: MDIOS output data register 22
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT22
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR23
    addr: 0xf8
    size_bits: 32
    description: MDIOS output data register 23
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT23
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR24
    addr: 0xfc
    size_bits: 32
    description: MDIOS output data register 24
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT24
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR25
    addr: 0x100
    size_bits: 32
    description: MDIOS output data register 25
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT25
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR26
    addr: 0x104
    size_bits: 32
    description: MDIOS output data register 26
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT26
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR27
    addr: 0x108
    size_bits: 32
    description: MDIOS output data register 27
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT27
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR28
    addr: 0x10c
    size_bits: 32
    description: MDIOS output data register 28
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT28
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR29
    addr: 0x110
    size_bits: 32
    description: MDIOS output data register 29
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT29
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR30
    addr: 0x114
    size_bits: 32
    description: MDIOS output data register 30
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT30
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
  - !Register
    name: MDIOS_DOUTR31
    addr: 0x118
    size_bits: 32
    description: MDIOS output data register 31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOUT31
      bit_offset: 0
      bit_width: 16
      description: "Output data sent to MDIO Master during\n              read frames"
- !Module
  name: OPAMP
  description: Operational amplifiers
  base_addr: 0x40009000
  size: 0x400
  registers:
  - !Register
    name: OPAMP1_CSR
    addr: 0x0
    size_bits: 32
    description: OPAMP1 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: "Operational amplifier\n              Enable"
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: "Force internal reference on VP (reserved\n              for test"
    - !Field
      name: VP_SEL
      bit_offset: 2
      bit_width: 2
      description: "Operational amplifier PGA\n              mode"
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: Inverting input selection
    - !Field
      name: OPAHSM
      bit_offset: 8
      bit_width: 1
      description: "Operational amplifier high-speed\n              mode"
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: Calibration mode enabled
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: Calibration selection
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 4
      description: "allows to switch from AOP offset trimmed\n              values\
        \ to AOP offset"
    - !Field
      name: USERTRIM
      bit_offset: 18
      bit_width: 1
      description: User trimming enable
    - !Field
      name: TSTREF
      bit_offset: 29
      bit_width: 1
      description: "OPAMP calibration reference voltage\n              output control\
        \ (reserved for test)"
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: "Operational amplifier calibration\n              output"
  - !Register
    name: OPAMP1_OTR
    addr: 0x4
    size_bits: 32
    description: "OPAMP1 offset trimming register in normal\n          mode"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIMOFFSETN
      bit_offset: 0
      bit_width: 5
      description: "Trim for NMOS differential\n              pairs"
    - !Field
      name: TRIMOFFSETP
      bit_offset: 8
      bit_width: 5
      description: "Trim for PMOS differential\n              pairs"
  - !Register
    name: OPAMP1_HSOTR
    addr: 0x8
    size_bits: 32
    description: "OPAMP1 offset trimming register in low-power\n          mode"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIMLPOFFSETN
      bit_offset: 0
      bit_width: 5
      description: "Trim for NMOS differential\n              pairs"
    - !Field
      name: TRIMLPOFFSETP
      bit_offset: 8
      bit_width: 5
      description: "Trim for PMOS differential\n              pairs"
  - !Register
    name: OPAMP2_CSR
    addr: 0x10
    size_bits: 32
    description: OPAMP2 control/status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OPAEN
      bit_offset: 0
      bit_width: 1
      description: "Operational amplifier\n              Enable"
    - !Field
      name: FORCE_VP
      bit_offset: 1
      bit_width: 1
      description: "Force internal reference on VP (reserved\n              for test)"
    - !Field
      name: VM_SEL
      bit_offset: 5
      bit_width: 2
      description: Inverting input selection
    - !Field
      name: OPAHSM
      bit_offset: 8
      bit_width: 1
      description: "Operational amplifier high-speed\n              mode"
    - !Field
      name: CALON
      bit_offset: 11
      bit_width: 1
      description: Calibration mode enabled
    - !Field
      name: CALSEL
      bit_offset: 12
      bit_width: 2
      description: Calibration selection
    - !Field
      name: PGA_GAIN
      bit_offset: 14
      bit_width: 4
      description: "Operational amplifier Programmable\n              amplifier gain\
        \ value"
    - !Field
      name: USERTRIM
      bit_offset: 18
      bit_width: 1
      description: User trimming enable
    - !Field
      name: TSTREF
      bit_offset: 29
      bit_width: 1
      description: "OPAMP calibration reference voltage\n              output control\
        \ (reserved for test)"
    - !Field
      name: CALOUT
      bit_offset: 30
      bit_width: 1
      description: "Operational amplifier calibration\n              output"
  - !Register
    name: OPAMP2_OTR
    addr: 0x14
    size_bits: 32
    description: "OPAMP2 offset trimming register in normal\n          mode"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIMOFFSETN
      bit_offset: 0
      bit_width: 5
      description: "Trim for NMOS differential\n              pairs"
    - !Field
      name: TRIMOFFSETP
      bit_offset: 8
      bit_width: 5
      description: "Trim for PMOS differential\n              pairs"
  - !Register
    name: OPAMP2_HSOTR
    addr: 0x18
    size_bits: 32
    description: "OPAMP2 offset trimming register in low-power\n          mode"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIMLPOFFSETN
      bit_offset: 0
      bit_width: 5
      description: "Trim for NMOS differential\n              pairs"
    - !Field
      name: TRIMLPOFFSETP
      bit_offset: 8
      bit_width: 5
      description: "Trim for PMOS differential\n              pairs"
- !Module
  name: SWPMI
  description: "Single Wire Protocol Master\n      Interface"
  base_addr: 0x40008800
  size: 0x400
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: "SWPMI Configuration/Control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXDMA
      bit_offset: 0
      bit_width: 1
      description: Reception DMA enable
    - !Field
      name: TXDMA
      bit_offset: 1
      bit_width: 1
      description: Transmission DMA enable
    - !Field
      name: RXMODE
      bit_offset: 2
      bit_width: 1
      description: Reception buffering mode
    - !Field
      name: TXMODE
      bit_offset: 3
      bit_width: 1
      description: "Transmission buffering\n              mode"
    - !Field
      name: LPBK
      bit_offset: 4
      bit_width: 1
      description: Loopback mode enable
    - !Field
      name: SWPACT
      bit_offset: 5
      bit_width: 1
      description: "Single wire protocol master interface\n              activate"
    - !Field
      name: DEACT
      bit_offset: 10
      bit_width: 1
      description: "Single wire protocol master interface\n              deactivate"
    - !Field
      name: SWPTEN
      bit_offset: 11
      bit_width: 1
      description: "Single wire protocol master transceiver\n              enable"
  - !Register
    name: BRR
    addr: 0x4
    size_bits: 32
    description: SWPMI Bitrate register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 8
      description: Bitrate prescaler
  - !Register
    name: ISR
    addr: 0xc
    size_bits: 32
    description: "SWPMI Interrupt and Status\n          register"
    read_allowed: true
    write_allowed: false
    reset_value: 0x2c2
    fields:
    - !Field
      name: RXBFF
      bit_offset: 0
      bit_width: 1
      description: Receive buffer full flag
    - !Field
      name: TXBEF
      bit_offset: 1
      bit_width: 1
      description: Transmit buffer empty flag
    - !Field
      name: RXBERF
      bit_offset: 2
      bit_width: 1
      description: Receive CRC error flag
    - !Field
      name: RXOVRF
      bit_offset: 3
      bit_width: 1
      description: Receive overrun error flag
    - !Field
      name: TXUNRF
      bit_offset: 4
      bit_width: 1
      description: "Transmit underrun error\n              flag"
    - !Field
      name: RXNE
      bit_offset: 5
      bit_width: 1
      description: "Receive data register not\n              empty"
    - !Field
      name: TXE
      bit_offset: 6
      bit_width: 1
      description: "Transmit data register\n              empty"
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer complete flag
    - !Field
      name: SRF
      bit_offset: 8
      bit_width: 1
      description: Slave resume flag
    - !Field
      name: SUSP
      bit_offset: 9
      bit_width: 1
      description: SUSPEND flag
    - !Field
      name: DEACTF
      bit_offset: 10
      bit_width: 1
      description: DEACTIVATED flag
    - !Field
      name: RDYF
      bit_offset: 11
      bit_width: 1
      description: transceiver ready flag
  - !Register
    name: ICR
    addr: 0x10
    size_bits: 32
    description: "SWPMI Interrupt Flag Clear\n          register"
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CRXBFF
      bit_offset: 0
      bit_width: 1
      description: "Clear receive buffer full\n              flag"
    - !Field
      name: CTXBEF
      bit_offset: 1
      bit_width: 1
      description: "Clear transmit buffer empty\n              flag"
    - !Field
      name: CRXBERF
      bit_offset: 2
      bit_width: 1
      description: "Clear receive CRC error\n              flag"
    - !Field
      name: CRXOVRF
      bit_offset: 3
      bit_width: 1
      description: "Clear receive overrun error\n              flag"
    - !Field
      name: CTXUNRF
      bit_offset: 4
      bit_width: 1
      description: "Clear transmit underrun error\n              flag"
    - !Field
      name: CTCF
      bit_offset: 7
      bit_width: 1
      description: "Clear transfer complete\n              flag"
    - !Field
      name: CSRF
      bit_offset: 8
      bit_width: 1
      description: Clear slave resume flag
    - !Field
      name: CRDYF
      bit_offset: 11
      bit_width: 1
      description: "Clear transceiver ready\n              flag"
  - !Register
    name: IER
    addr: 0x14
    size_bits: 32
    description: "SWPMI Interrupt Enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXBFIE
      bit_offset: 0
      bit_width: 1
      description: "Receive buffer full interrupt\n              enable"
    - !Field
      name: TXBEIE
      bit_offset: 1
      bit_width: 1
      description: "Transmit buffer empty interrupt\n              enable"
    - !Field
      name: RXBERIE
      bit_offset: 2
      bit_width: 1
      description: "Receive CRC error interrupt\n              enable"
    - !Field
      name: RXOVRIE
      bit_offset: 3
      bit_width: 1
      description: "Receive overrun error interrupt\n              enable"
    - !Field
      name: TXUNRIE
      bit_offset: 4
      bit_width: 1
      description: "Transmit underrun error interrupt\n              enable"
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receive interrupt enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Transmit interrupt enable
    - !Field
      name: TCIE
      bit_offset: 7
      bit_width: 1
      description: "Transmit complete interrupt\n              enable"
    - !Field
      name: SRIE
      bit_offset: 8
      bit_width: 1
      description: "Slave resume interrupt\n              enable"
    - !Field
      name: RDYIE
      bit_offset: 11
      bit_width: 1
      description: "Transceiver ready interrupt\n              enable"
  - !Register
    name: RFL
    addr: 0x18
    size_bits: 32
    description: "SWPMI Receive Frame Length\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RFL
      bit_offset: 0
      bit_width: 5
      description: Receive frame length
  - !Register
    name: TDR
    addr: 0x1c
    size_bits: 32
    description: SWPMI Transmit data register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TD
      bit_offset: 0
      bit_width: 32
      description: Transmit data
  - !Register
    name: RDR
    addr: 0x20
    size_bits: 32
    description: SWPMI Receive data register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RD
      bit_offset: 0
      bit_width: 32
      description: received data
  - !Register
    name: OR
    addr: 0x24
    size_bits: 32
    description: SWPMI Option register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWP_TBYP
      bit_offset: 0
      bit_width: 1
      description: SWP transceiver bypass
    - !Field
      name: SWP_CLASS
      bit_offset: 1
      bit_width: 1
      description: SWP class selection
- !Module
  name: TIM2
  description: General purpose timers
  base_addr: 0x40000000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM3
  description: General purpose timers
  base_addr: 0x40000400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM4
  description: General purpose timers
  base_addr: 0x40000800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM5
  description: General purpose timers
  base_addr: 0x40000c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM12
  description: General purpose timers
  base_addr: 0x40001800
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM13
  description: General purpose timers
  base_addr: 0x40001c00
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM14
  description: General purpose timers
  base_addr: 0x40002000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: CKD
      bit_offset: 8
      bit_width: 2
      description: Clock division
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: CMS
      bit_offset: 5
      bit_width: 2
      description: "Center-aligned mode\n              selection"
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Direction
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1S
      bit_offset: 7
      bit_width: 1
      description: TI1 selection
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
    - !Field
      name: CCDS
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare DMA\n              selection"
  - !Register
    name: SMCR
    addr: 0x8
    size_bits: 32
    description: slave mode control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TS_4_3
      bit_offset: 20
      bit_width: 2
      description: Trigger selection
    - !Field
      name: SMS_3
      bit_offset: 16
      bit_width: 1
      description: "Slave mode selection - bit\n              3"
    - !Field
      name: ETP
      bit_offset: 15
      bit_width: 1
      description: External trigger polarity
    - !Field
      name: ECE
      bit_offset: 14
      bit_width: 1
      description: External clock enable
    - !Field
      name: ETPS
      bit_offset: 12
      bit_width: 2
      description: External trigger prescaler
    - !Field
      name: ETF
      bit_offset: 8
      bit_width: 4
      description: External trigger filter
    - !Field
      name: MSM
      bit_offset: 7
      bit_width: 1
      description: Master/Slave mode
    - !Field
      name: TS
      bit_offset: 4
      bit_width: 3
      description: Trigger selection
    - !Field
      name: SMS
      bit_offset: 0
      bit_width: 3
      description: Slave mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TDE
      bit_offset: 14
      bit_width: 1
      description: Trigger DMA request enable
    - !Field
      name: CC4DE
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 DMA request\n              enable"
    - !Field
      name: CC3DE
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 DMA request\n              enable"
    - !Field
      name: CC2DE
      bit_offset: 10
      bit_width: 1
      description: "Capture/Compare 2 DMA request\n              enable"
    - !Field
      name: CC1DE
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 DMA request\n              enable"
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt enable
    - !Field
      name: CC4IE
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              enable"
    - !Field
      name: CC3IE
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              enable"
    - !Field
      name: CC2IE
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              enable"
    - !Field
      name: CC1IE
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 interrupt\n              enable"
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4OF
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 overcapture\n              flag"
    - !Field
      name: CC3OF
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 overcapture\n              flag"
    - !Field
      name: CC2OF
      bit_offset: 10
      bit_width: 1
      description: "Capture/compare 2 overcapture\n              flag"
    - !Field
      name: CC1OF
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 1 overcapture\n              flag"
    - !Field
      name: TIF
      bit_offset: 6
      bit_width: 1
      description: Trigger interrupt flag
    - !Field
      name: CC4IF
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 4 interrupt\n              flag"
    - !Field
      name: CC3IF
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 3 interrupt\n              flag"
    - !Field
      name: CC2IF
      bit_offset: 2
      bit_width: 1
      description: "Capture/Compare 2 interrupt\n              flag"
    - !Field
      name: CC1IF
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1 interrupt\n              flag"
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TG
      bit_offset: 6
      bit_width: 1
      description: Trigger generation
    - !Field
      name: CC4G
      bit_offset: 4
      bit_width: 1
      description: "Capture/compare 4\n              generation"
    - !Field
      name: CC3G
      bit_offset: 3
      bit_width: 1
      description: "Capture/compare 3\n              generation"
    - !Field
      name: CC2G
      bit_offset: 2
      bit_width: 1
      description: "Capture/compare 2\n              generation"
    - !Field
      name: CC1G
      bit_offset: 1
      bit_width: 1
      description: "Capture/compare 1\n              generation"
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CCMR1_Output
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: CC1S
    - !Field
      name: OC1FE
      bit_offset: 2
      bit_width: 1
      description: OC1FE
    - !Field
      name: OC1PE
      bit_offset: 3
      bit_width: 1
      description: OC1PE
    - !Field
      name: OC1M
      bit_offset: 4
      bit_width: 3
      description: OC1M
    - !Field
      name: OC1CE
      bit_offset: 7
      bit_width: 1
      description: OC1CE
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: CC2S
    - !Field
      name: OC2FE
      bit_offset: 10
      bit_width: 1
      description: OC2FE
    - !Field
      name: OC2PE
      bit_offset: 11
      bit_width: 1
      description: OC2PE
    - !Field
      name: OC2M
      bit_offset: 12
      bit_width: 3
      description: OC2M
    - !Field
      name: OC2CE
      bit_offset: 15
      bit_width: 1
      description: OC2CE
    - !Field
      name: OC1M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: OC2M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
  - !Register
    name: CCMR1_Input
    addr: 0x18
    size_bits: 32
    description: "capture/compare mode register 1 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC2F
      bit_offset: 12
      bit_width: 4
      description: Input capture 2 filter
    - !Field
      name: IC2PCS
      bit_offset: 10
      bit_width: 2
      description: Input capture 2 prescaler
    - !Field
      name: CC2S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 2\n              selection"
    - !Field
      name: IC1F
      bit_offset: 4
      bit_width: 4
      description: Input capture 1 filter
    - !Field
      name: ICPCS
      bit_offset: 2
      bit_width: 2
      description: Input capture 1 prescaler
    - !Field
      name: CC1S
      bit_offset: 0
      bit_width: 2
      description: "Capture/Compare 1\n              selection"
  - !Register
    name: CCMR2_Output
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (output\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OC4M_3
      bit_offset: 24
      bit_width: 1
      description: "Output Compare 2 mode - bit\n              3"
    - !Field
      name: OC3M_3
      bit_offset: 16
      bit_width: 1
      description: "Output Compare 1 mode - bit\n              3"
    - !Field
      name: O24CE
      bit_offset: 15
      bit_width: 1
      description: O24CE
    - !Field
      name: OC4M
      bit_offset: 12
      bit_width: 3
      description: OC4M
    - !Field
      name: OC4PE
      bit_offset: 11
      bit_width: 1
      description: OC4PE
    - !Field
      name: OC4FE
      bit_offset: 10
      bit_width: 1
      description: OC4FE
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: CC4S
    - !Field
      name: OC3CE
      bit_offset: 7
      bit_width: 1
      description: OC3CE
    - !Field
      name: OC3M
      bit_offset: 4
      bit_width: 3
      description: OC3M
    - !Field
      name: OC3PE
      bit_offset: 3
      bit_width: 1
      description: OC3PE
    - !Field
      name: OC3FE
      bit_offset: 2
      bit_width: 1
      description: OC3FE
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: CC3S
  - !Register
    name: CCMR2_Input
    addr: 0x1c
    size_bits: 32
    description: "capture/compare mode register 2 (input\n          mode)"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IC4F
      bit_offset: 12
      bit_width: 4
      description: Input capture 4 filter
    - !Field
      name: IC4PSC
      bit_offset: 10
      bit_width: 2
      description: Input capture 4 prescaler
    - !Field
      name: CC4S
      bit_offset: 8
      bit_width: 2
      description: "Capture/Compare 4\n              selection"
    - !Field
      name: IC3F
      bit_offset: 4
      bit_width: 4
      description: Input capture 3 filter
    - !Field
      name: IC3PSC
      bit_offset: 2
      bit_width: 2
      description: Input capture 3 prescaler
    - !Field
      name: CC3S
      bit_offset: 0
      bit_width: 2
      description: "Capture/compare 3\n              selection"
  - !Register
    name: CCER
    addr: 0x20
    size_bits: 32
    description: "capture/compare enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC4NP
      bit_offset: 15
      bit_width: 1
      description: "Capture/Compare 4 output\n              Polarity"
    - !Field
      name: CC4P
      bit_offset: 13
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC4E
      bit_offset: 12
      bit_width: 1
      description: "Capture/Compare 4 output\n              enable"
    - !Field
      name: CC3NP
      bit_offset: 11
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3P
      bit_offset: 9
      bit_width: 1
      description: "Capture/Compare 3 output\n              Polarity"
    - !Field
      name: CC3E
      bit_offset: 8
      bit_width: 1
      description: "Capture/Compare 3 output\n              enable"
    - !Field
      name: CC2NP
      bit_offset: 7
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2P
      bit_offset: 5
      bit_width: 1
      description: "Capture/Compare 2 output\n              Polarity"
    - !Field
      name: CC2E
      bit_offset: 4
      bit_width: 1
      description: "Capture/Compare 2 output\n              enable"
    - !Field
      name: CC1NP
      bit_offset: 3
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1P
      bit_offset: 1
      bit_width: 1
      description: "Capture/Compare 1 output\n              Polarity"
    - !Field
      name: CC1E
      bit_offset: 0
      bit_width: 1
      description: "Capture/Compare 1 output\n              enable"
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT_L
      bit_offset: 0
      bit_width: 16
      description: low counter value
    - !Field
      name: CNT_H
      bit_offset: 16
      bit_width: 16
      description: High counter value
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR_H
      bit_offset: 16
      bit_width: 16
      description: High Auto-reload value
    - !Field
      name: ARR_L
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
  - !Register
    name: CCR1
    addr: 0x34
    size_bits: 32
    description: capture/compare register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR1_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 1\n              value"
    - !Field
      name: CCR1_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 1\n              value"
  - !Register
    name: CCR2
    addr: 0x38
    size_bits: 32
    description: capture/compare register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR2_H
      bit_offset: 16
      bit_width: 16
      description: "High Capture/Compare 2\n              value"
    - !Field
      name: CCR2_L
      bit_offset: 0
      bit_width: 16
      description: "Low Capture/Compare 2\n              value"
  - !Register
    name: CCR3
    addr: 0x3c
    size_bits: 32
    description: capture/compare register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR3_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR3_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: CCR4
    addr: 0x40
    size_bits: 32
    description: capture/compare register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCR4_H
      bit_offset: 16
      bit_width: 16
      description: High Capture/Compare value
    - !Field
      name: CCR4_L
      bit_offset: 0
      bit_width: 16
      description: Low Capture/Compare value
  - !Register
    name: DCR
    addr: 0x48
    size_bits: 32
    description: DMA control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBL
      bit_offset: 8
      bit_width: 5
      description: DMA burst length
    - !Field
      name: DBA
      bit_offset: 0
      bit_width: 5
      description: DMA base address
  - !Register
    name: DMAR
    addr: 0x4c
    size_bits: 32
    description: DMA address for full transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAB
      bit_offset: 0
      bit_width: 16
      description: "DMA register for burst\n              accesses"
  - !Register
    name: AF1
    addr: 0x60
    size_bits: 32
    description: "TIM alternate function option register\n          1"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ETRSEL
      bit_offset: 14
      bit_width: 4
      description: ETR source selection
  - !Register
    name: TISEL
    addr: 0x68
    size_bits: 32
    description: "TIM timer input selection\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TI1SEL
      bit_offset: 0
      bit_width: 4
      description: "TI1[0] to TI1[15] input\n              selection"
    - !Field
      name: TI2SEL
      bit_offset: 8
      bit_width: 4
      description: "TI2[0] to TI2[15] input\n              selection"
    - !Field
      name: TI3SEL
      bit_offset: 16
      bit_width: 4
      description: "TI3[0] to TI3[15] input\n              selection"
    - !Field
      name: TI4SEL
      bit_offset: 24
      bit_width: 4
      description: "TI4[0] to TI4[15] input\n              selection"
- !Module
  name: TIM6
  description: Basic timers
  base_addr: 0x40001000
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Low counter value
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
- !Module
  name: TIM7
  description: Basic timers
  base_addr: 0x40001400
  size: 0x400
  registers:
  - !Register
    name: CR1
    addr: 0x0
    size_bits: 32
    description: control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIFREMAP
      bit_offset: 11
      bit_width: 1
      description: UIF status bit remapping
    - !Field
      name: ARPE
      bit_offset: 7
      bit_width: 1
      description: Auto-reload preload enable
    - !Field
      name: OPM
      bit_offset: 3
      bit_width: 1
      description: One-pulse mode
    - !Field
      name: URS
      bit_offset: 2
      bit_width: 1
      description: Update request source
    - !Field
      name: UDIS
      bit_offset: 1
      bit_width: 1
      description: Update disable
    - !Field
      name: CEN
      bit_offset: 0
      bit_width: 1
      description: Counter enable
  - !Register
    name: CR2
    addr: 0x4
    size_bits: 32
    description: control register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MMS
      bit_offset: 4
      bit_width: 3
      description: Master mode selection
  - !Register
    name: DIER
    addr: 0xc
    size_bits: 32
    description: DMA/Interrupt enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UDE
      bit_offset: 8
      bit_width: 1
      description: Update DMA request enable
    - !Field
      name: UIE
      bit_offset: 0
      bit_width: 1
      description: Update interrupt enable
  - !Register
    name: SR
    addr: 0x10
    size_bits: 32
    description: status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UIF
      bit_offset: 0
      bit_width: 1
      description: Update interrupt flag
  - !Register
    name: EGR
    addr: 0x14
    size_bits: 32
    description: event generation register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: UG
      bit_offset: 0
      bit_width: 1
      description: Update generation
  - !Register
    name: CNT
    addr: 0x24
    size_bits: 32
    description: counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: Low counter value
    - !Field
      name: UIFCPY
      bit_offset: 31
      bit_width: 1
      description: UIF Copy
  - !Register
    name: PSC
    addr: 0x28
    size_bits: 32
    description: prescaler
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSC
      bit_offset: 0
      bit_width: 16
      description: Prescaler value
  - !Register
    name: ARR
    addr: 0x2c
    size_bits: 32
    description: auto-reload register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARR
      bit_offset: 0
      bit_width: 16
      description: Low Auto-reload value
- !Module
  name: NVIC
  description: "Nested Vectored Interrupt\n      Controller"
  base_addr: 0xe000e100
  size: 0x401
  registers:
  - !Register
    name: ISER0
    addr: 0x0
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ISER1
    addr: 0x4
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ISER2
    addr: 0x8
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA
      bit_offset: 0
      bit_width: 32
      description: SETENA
  - !Register
    name: ICER0
    addr: 0x80
    size_bits: 32
    description: "Interrupt Clear-Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ICER1
    addr: 0x84
    size_bits: 32
    description: "Interrupt Clear-Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ICER2
    addr: 0x88
    size_bits: 32
    description: "Interrupt Clear-Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA
      bit_offset: 0
      bit_width: 32
      description: CLRENA
  - !Register
    name: ISPR0
    addr: 0x100
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ISPR1
    addr: 0x104
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ISPR2
    addr: 0x108
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND
      bit_offset: 0
      bit_width: 32
      description: SETPEND
  - !Register
    name: ICPR0
    addr: 0x180
    size_bits: 32
    description: "Interrupt Clear-Pending\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: ICPR1
    addr: 0x184
    size_bits: 32
    description: "Interrupt Clear-Pending\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: ICPR2
    addr: 0x188
    size_bits: 32
    description: "Interrupt Clear-Pending\n          Register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND
      bit_offset: 0
      bit_width: 32
      description: CLRPEND
  - !Register
    name: IABR0
    addr: 0x200
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IABR1
    addr: 0x204
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IABR2
    addr: 0x208
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACTIVE
      bit_offset: 0
      bit_width: 32
      description: ACTIVE
  - !Register
    name: IPR0
    addr: 0x300
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR1
    addr: 0x304
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR2
    addr: 0x308
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR3
    addr: 0x30c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR4
    addr: 0x310
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR5
    addr: 0x314
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR6
    addr: 0x318
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR7
    addr: 0x31c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR8
    addr: 0x320
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR9
    addr: 0x324
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR10
    addr: 0x328
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR11
    addr: 0x32c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR12
    addr: 0x330
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR13
    addr: 0x334
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR14
    addr: 0x338
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR15
    addr: 0x33c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR16
    addr: 0x340
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR17
    addr: 0x344
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR18
    addr: 0x348
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR19
    addr: 0x34c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR20
    addr: 0x350
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR21
    addr: 0x354
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR22
    addr: 0x358
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR23
    addr: 0x35c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR24
    addr: 0x360
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR25
    addr: 0x364
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR26
    addr: 0x368
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR27
    addr: 0x36c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR28
    addr: 0x370
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR29
    addr: 0x374
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR30
    addr: 0x378
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR31
    addr: 0x37c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR32
    addr: 0x380
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR33
    addr: 0x384
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR34
    addr: 0x388
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR35
    addr: 0x38c
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR36
    addr: 0x390
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR37
    addr: 0x394
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: IPR38
    addr: 0x398
    size_bits: 32
    description: Interrupt Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IPR_N0
      bit_offset: 0
      bit_width: 8
      description: IPR_N0
    - !Field
      name: IPR_N1
      bit_offset: 8
      bit_width: 8
      description: IPR_N1
    - !Field
      name: IPR_N2
      bit_offset: 16
      bit_width: 8
      description: IPR_N2
    - !Field
      name: IPR_N3
      bit_offset: 24
      bit_width: 8
      description: IPR_N3
  - !Register
    name: ISER3
    addr: 0xc
    size_bits: 32
    description: Interrupt Set-Enable Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ICER3
    addr: 0x8c
    size_bits: 32
    description: "Interrupt Clear-Enable\n          Register"
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ISPR3
    addr: 0x10c
    size_bits: 32
    description: Interrupt Set-Pending Register
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: ICPR3
    addr: 0x1c0
    size_bits: 32
    description: "Interrupt Clear-Pending\n          Register"
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: IABR3
    addr: 0x20c
    size_bits: 32
    description: Interrupt Active Bit Register
    read_allowed: true
    write_allowed: true
    fields: []
- !Module
  name: MPU
  description: Memory protection unit
  base_addr: 0xe000ed90
  size: 0x15
  registers:
  - !Register
    name: MPU_TYPER
    addr: 0x0
    size_bits: 32
    description: MPU type register
    read_allowed: true
    write_allowed: false
    reset_value: 0x800
    fields:
    - !Field
      name: SEPARATE
      bit_offset: 0
      bit_width: 1
      description: Separate flag
    - !Field
      name: DREGION
      bit_offset: 8
      bit_width: 8
      description: Number of MPU data regions
    - !Field
      name: IREGION
      bit_offset: 16
      bit_width: 8
      description: "Number of MPU instruction\n              regions"
  - !Register
    name: MPU_CTRL
    addr: 0x4
    size_bits: 32
    description: MPU control register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Enables the MPU
    - !Field
      name: HFNMIENA
      bit_offset: 1
      bit_width: 1
      description: "Enables the operation of MPU during hard\n              fault"
    - !Field
      name: PRIVDEFENA
      bit_offset: 2
      bit_width: 1
      description: "Enable priviliged software access to\n              default memory\
        \ map"
  - !Register
    name: MPU_RNR
    addr: 0x8
    size_bits: 32
    description: MPU region number register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REGION
      bit_offset: 0
      bit_width: 8
      description: MPU region
  - !Register
    name: MPU_RBAR
    addr: 0xc
    size_bits: 32
    description: "MPU region base address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REGION
      bit_offset: 0
      bit_width: 4
      description: MPU region field
    - !Field
      name: VALID
      bit_offset: 4
      bit_width: 1
      description: MPU region number valid
    - !Field
      name: ADDR
      bit_offset: 5
      bit_width: 27
      description: Region base address field
  - !Register
    name: MPU_RASR
    addr: 0x10
    size_bits: 32
    description: "MPU region attribute and size\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Region enable bit.
    - !Field
      name: SIZE
      bit_offset: 1
      bit_width: 5
      description: "Size of the MPU protection\n              region"
    - !Field
      name: SRD
      bit_offset: 8
      bit_width: 8
      description: Subregion disable bits
    - !Field
      name: B
      bit_offset: 16
      bit_width: 1
      description: memory attribute
    - !Field
      name: C
      bit_offset: 17
      bit_width: 1
      description: memory attribute
    - !Field
      name: S
      bit_offset: 18
      bit_width: 1
      description: Shareable memory attribute
    - !Field
      name: TEX
      bit_offset: 19
      bit_width: 3
      description: memory attribute
    - !Field
      name: AP
      bit_offset: 24
      bit_width: 3
      description: Access permission
    - !Field
      name: XN
      bit_offset: 28
      bit_width: 1
      description: "Instruction access disable\n              bit"
- !Module
  name: STK
  description: SysTick timer
  base_addr: 0xe000e010
  size: 0x11
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: "SysTick control and status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Counter enable
    - !Field
      name: TICKINT
      bit_offset: 1
      bit_width: 1
      description: "SysTick exception request\n              enable"
    - !Field
      name: CLKSOURCE
      bit_offset: 2
      bit_width: 1
      description: Clock source selection
    - !Field
      name: COUNTFLAG
      bit_offset: 16
      bit_width: 1
      description: COUNTFLAG
  - !Register
    name: RVR
    addr: 0x4
    size_bits: 32
    description: SysTick reload value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 24
      description: RELOAD value
  - !Register
    name: CVR
    addr: 0x8
    size_bits: 32
    description: SysTick current value register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CURRENT
      bit_offset: 0
      bit_width: 24
      description: Current counter value
  - !Register
    name: CALIB
    addr: 0xc
    size_bits: 32
    description: "SysTick calibration value\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TENMS
      bit_offset: 0
      bit_width: 24
      description: Calibration value
    - !Field
      name: SKEW
      bit_offset: 30
      bit_width: 1
      description: "SKEW flag: Indicates whether the TENMS\n              value is\
        \ exact"
    - !Field
      name: NOREF
      bit_offset: 31
      bit_width: 1
      description: NOREF flag. Reads as zero
- !Module
  name: NVIC_STIR
  description: "Nested vectored interrupt\n      controller"
  base_addr: 0xe000ef00
  size: 0x5
  registers:
  - !Register
    name: STIR
    addr: 0x0
    size_bits: 32
    description: "Software trigger interrupt\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTID
      bit_offset: 0
      bit_width: 9
      description: "Software generated interrupt\n              ID"
- !Module
  name: FPU_CPACR
  description: Floating point unit CPACR
  base_addr: 0xe000ed88
  size: 0x5
  registers:
  - !Register
    name: CPACR
    addr: 0x0
    size_bits: 32
    description: "Coprocessor access control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CP
      bit_offset: 20
      bit_width: 4
      description: CP
- !Module
  name: SCB_ACTRL
  description: System control block ACTLR
  base_addr: 0xe000e008
  size: 0x5
  registers:
  - !Register
    name: ACTRL
    addr: 0x0
    size_bits: 32
    description: Auxiliary control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DISFOLD
      bit_offset: 2
      bit_width: 1
      description: DISFOLD
    - !Field
      name: FPEXCODIS
      bit_offset: 10
      bit_width: 1
      description: FPEXCODIS
    - !Field
      name: DISRAMODE
      bit_offset: 11
      bit_width: 1
      description: DISRAMODE
    - !Field
      name: DISITMATBFLUSH
      bit_offset: 12
      bit_width: 1
      description: DISITMATBFLUSH
- !Module
  name: FPU
  description: Floting point unit
  base_addr: 0xe000ef34
  size: 0xd
  registers:
  - !Register
    name: FPCCR
    addr: 0x0
    size_bits: 32
    description: "Floating-point context control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSPACT
      bit_offset: 0
      bit_width: 1
      description: LSPACT
    - !Field
      name: USER
      bit_offset: 1
      bit_width: 1
      description: USER
    - !Field
      name: THREAD
      bit_offset: 3
      bit_width: 1
      description: THREAD
    - !Field
      name: HFRDY
      bit_offset: 4
      bit_width: 1
      description: HFRDY
    - !Field
      name: MMRDY
      bit_offset: 5
      bit_width: 1
      description: MMRDY
    - !Field
      name: BFRDY
      bit_offset: 6
      bit_width: 1
      description: BFRDY
    - !Field
      name: MONRDY
      bit_offset: 8
      bit_width: 1
      description: MONRDY
    - !Field
      name: LSPEN
      bit_offset: 30
      bit_width: 1
      description: LSPEN
    - !Field
      name: ASPEN
      bit_offset: 31
      bit_width: 1
      description: ASPEN
  - !Register
    name: FPCAR
    addr: 0x4
    size_bits: 32
    description: "Floating-point context address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 3
      bit_width: 29
      description: "Location of unpopulated\n              floating-point"
  - !Register
    name: FPSCR
    addr: 0x8
    size_bits: 32
    description: "Floating-point status control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IOC
      bit_offset: 0
      bit_width: 1
      description: "Invalid operation cumulative exception\n              bit"
    - !Field
      name: DZC
      bit_offset: 1
      bit_width: 1
      description: "Division by zero cumulative exception\n              bit."
    - !Field
      name: OFC
      bit_offset: 2
      bit_width: 1
      description: "Overflow cumulative exception\n              bit"
    - !Field
      name: UFC
      bit_offset: 3
      bit_width: 1
      description: "Underflow cumulative exception\n              bit"
    - !Field
      name: IXC
      bit_offset: 4
      bit_width: 1
      description: "Inexact cumulative exception\n              bit"
    - !Field
      name: IDC
      bit_offset: 7
      bit_width: 1
      description: "Input denormal cumulative exception\n              bit."
    - !Field
      name: RMode
      bit_offset: 22
      bit_width: 2
      description: "Rounding Mode control\n              field"
    - !Field
      name: FZ
      bit_offset: 24
      bit_width: 1
      description: "Flush-to-zero mode control\n              bit:"
    - !Field
      name: DN
      bit_offset: 25
      bit_width: 1
      description: "Default NaN mode control\n              bit"
    - !Field
      name: AHP
      bit_offset: 26
      bit_width: 1
      description: "Alternative half-precision control\n              bit"
    - !Field
      name: V
      bit_offset: 28
      bit_width: 1
      description: "Overflow condition code\n              flag"
    - !Field
      name: C
      bit_offset: 29
      bit_width: 1
      description: Carry condition code flag
    - !Field
      name: Z
      bit_offset: 30
      bit_width: 1
      description: Zero condition code flag
    - !Field
      name: N
      bit_offset: 31
      bit_width: 1
      description: "Negative condition code\n              flag"
- !Module
  name: SCB
  description: System control block
  base_addr: 0xe000ed00
  size: 0x41
  registers:
  - !Register
    name: CPUID
    addr: 0x0
    size_bits: 32
    description: CPUID base register
    read_allowed: true
    write_allowed: false
    reset_value: 0x410fc241
    fields:
    - !Field
      name: Revision
      bit_offset: 0
      bit_width: 4
      description: Revision number
    - !Field
      name: PartNo
      bit_offset: 4
      bit_width: 12
      description: "Part number of the\n              processor"
    - !Field
      name: Constant
      bit_offset: 16
      bit_width: 4
      description: Reads as 0xF
    - !Field
      name: Variant
      bit_offset: 20
      bit_width: 4
      description: Variant number
    - !Field
      name: Implementer
      bit_offset: 24
      bit_width: 8
      description: Implementer code
  - !Register
    name: ICSR
    addr: 0x4
    size_bits: 32
    description: "Interrupt control and state\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTACTIVE
      bit_offset: 0
      bit_width: 9
      description: Active vector
    - !Field
      name: RETTOBASE
      bit_offset: 11
      bit_width: 1
      description: Return to base level
    - !Field
      name: VECTPENDING
      bit_offset: 12
      bit_width: 7
      description: Pending vector
    - !Field
      name: ISRPENDING
      bit_offset: 22
      bit_width: 1
      description: Interrupt pending flag
    - !Field
      name: PENDSTCLR
      bit_offset: 25
      bit_width: 1
      description: "SysTick exception clear-pending\n              bit"
    - !Field
      name: PENDSTSET
      bit_offset: 26
      bit_width: 1
      description: "SysTick exception set-pending\n              bit"
    - !Field
      name: PENDSVCLR
      bit_offset: 27
      bit_width: 1
      description: PendSV clear-pending bit
    - !Field
      name: PENDSVSET
      bit_offset: 28
      bit_width: 1
      description: PendSV set-pending bit
    - !Field
      name: NMIPENDSET
      bit_offset: 31
      bit_width: 1
      description: NMI set-pending bit.
  - !Register
    name: VTOR
    addr: 0x8
    size_bits: 32
    description: Vector table offset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBLOFF
      bit_offset: 9
      bit_width: 21
      description: "Vector table base offset\n              field"
  - !Register
    name: AIRCR
    addr: 0xc
    size_bits: 32
    description: "Application interrupt and reset control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTRESET
      bit_offset: 0
      bit_width: 1
      description: VECTRESET
    - !Field
      name: VECTCLRACTIVE
      bit_offset: 1
      bit_width: 1
      description: VECTCLRACTIVE
    - !Field
      name: SYSRESETREQ
      bit_offset: 2
      bit_width: 1
      description: SYSRESETREQ
    - !Field
      name: PRIGROUP
      bit_offset: 8
      bit_width: 3
      description: PRIGROUP
    - !Field
      name: ENDIANESS
      bit_offset: 15
      bit_width: 1
      description: ENDIANESS
    - !Field
      name: VECTKEYSTAT
      bit_offset: 16
      bit_width: 16
      description: Register key
  - !Register
    name: SCR
    addr: 0x10
    size_bits: 32
    description: System control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLEEPONEXIT
      bit_offset: 1
      bit_width: 1
      description: SLEEPONEXIT
    - !Field
      name: SLEEPDEEP
      bit_offset: 2
      bit_width: 1
      description: SLEEPDEEP
    - !Field
      name: SEVEONPEND
      bit_offset: 4
      bit_width: 1
      description: Send Event on Pending bit
  - !Register
    name: CCR
    addr: 0x14
    size_bits: 32
    description: "Configuration and control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NONBASETHRDENA
      bit_offset: 0
      bit_width: 1
      description: "Configures how the processor enters\n              Thread mode"
    - !Field
      name: USERSETMPEND
      bit_offset: 1
      bit_width: 1
      description: USERSETMPEND
    - !Field
      name: UNALIGN__TRP
      bit_offset: 3
      bit_width: 1
      description: UNALIGN_ TRP
    - !Field
      name: DIV_0_TRP
      bit_offset: 4
      bit_width: 1
      description: DIV_0_TRP
    - !Field
      name: BFHFNMIGN
      bit_offset: 8
      bit_width: 1
      description: BFHFNMIGN
    - !Field
      name: STKALIGN
      bit_offset: 9
      bit_width: 1
      description: STKALIGN
    - !Field
      name: DC
      bit_offset: 16
      bit_width: 1
      description: DC
    - !Field
      name: IC
      bit_offset: 17
      bit_width: 1
      description: IC
    - !Field
      name: BP
      bit_offset: 18
      bit_width: 1
      description: BP
  - !Register
    name: SHPR1
    addr: 0x18
    size_bits: 32
    description: "System handler priority\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_4
      bit_offset: 0
      bit_width: 8
      description: "Priority of system handler\n              4"
    - !Field
      name: PRI_5
      bit_offset: 8
      bit_width: 8
      description: "Priority of system handler\n              5"
    - !Field
      name: PRI_6
      bit_offset: 16
      bit_width: 8
      description: "Priority of system handler\n              6"
  - !Register
    name: SHPR2
    addr: 0x1c
    size_bits: 32
    description: "System handler priority\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_11
      bit_offset: 24
      bit_width: 8
      description: "Priority of system handler\n              11"
  - !Register
    name: SHPR3
    addr: 0x20
    size_bits: 32
    description: "System handler priority\n          registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_14
      bit_offset: 16
      bit_width: 8
      description: "Priority of system handler\n              14"
    - !Field
      name: PRI_15
      bit_offset: 24
      bit_width: 8
      description: "Priority of system handler\n              15"
  - !Register
    name: SHCRS
    addr: 0x24
    size_bits: 32
    description: "System handler control and state\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MEMFAULTACT
      bit_offset: 0
      bit_width: 1
      description: "Memory management fault exception active\n              bit"
    - !Field
      name: BUSFAULTACT
      bit_offset: 1
      bit_width: 1
      description: "Bus fault exception active\n              bit"
    - !Field
      name: USGFAULTACT
      bit_offset: 3
      bit_width: 1
      description: "Usage fault exception active\n              bit"
    - !Field
      name: SVCALLACT
      bit_offset: 7
      bit_width: 1
      description: SVC call active bit
    - !Field
      name: MONITORACT
      bit_offset: 8
      bit_width: 1
      description: Debug monitor active bit
    - !Field
      name: PENDSVACT
      bit_offset: 10
      bit_width: 1
      description: "PendSV exception active\n              bit"
    - !Field
      name: SYSTICKACT
      bit_offset: 11
      bit_width: 1
      description: "SysTick exception active\n              bit"
    - !Field
      name: USGFAULTPENDED
      bit_offset: 12
      bit_width: 1
      description: "Usage fault exception pending\n              bit"
    - !Field
      name: MEMFAULTPENDED
      bit_offset: 13
      bit_width: 1
      description: "Memory management fault exception\n              pending bit"
    - !Field
      name: BUSFAULTPENDED
      bit_offset: 14
      bit_width: 1
      description: "Bus fault exception pending\n              bit"
    - !Field
      name: SVCALLPENDED
      bit_offset: 15
      bit_width: 1
      description: SVC call pending bit
    - !Field
      name: MEMFAULTENA
      bit_offset: 16
      bit_width: 1
      description: "Memory management fault enable\n              bit"
    - !Field
      name: BUSFAULTENA
      bit_offset: 17
      bit_width: 1
      description: Bus fault enable bit
    - !Field
      name: USGFAULTENA
      bit_offset: 18
      bit_width: 1
      description: Usage fault enable bit
  - !Register
    name: CFSR_UFSR_BFSR_MMFSR
    addr: 0x28
    size_bits: 32
    description: "Configurable fault status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IACCVIOL
      bit_offset: 0
      bit_width: 1
      description: IACCVIOL
    - !Field
      name: DACCVIOL
      bit_offset: 1
      bit_width: 1
      description: DACCVIOL
    - !Field
      name: MUNSTKERR
      bit_offset: 3
      bit_width: 1
      description: MUNSTKERR
    - !Field
      name: MSTKERR
      bit_offset: 4
      bit_width: 1
      description: MSTKERR
    - !Field
      name: MLSPERR
      bit_offset: 5
      bit_width: 1
      description: MLSPERR
    - !Field
      name: MMARVALID
      bit_offset: 7
      bit_width: 1
      description: MMARVALID
    - !Field
      name: IBUSERR
      bit_offset: 8
      bit_width: 1
      description: Instruction bus error
    - !Field
      name: PRECISERR
      bit_offset: 9
      bit_width: 1
      description: Precise data bus error
    - !Field
      name: IMPRECISERR
      bit_offset: 10
      bit_width: 1
      description: Imprecise data bus error
    - !Field
      name: UNSTKERR
      bit_offset: 11
      bit_width: 1
      description: "Bus fault on unstacking for a return\n              from exception"
    - !Field
      name: STKERR
      bit_offset: 12
      bit_width: 1
      description: "Bus fault on stacking for exception\n              entry"
    - !Field
      name: LSPERR
      bit_offset: 13
      bit_width: 1
      description: "Bus fault on floating-point lazy state\n              preservation"
    - !Field
      name: BFARVALID
      bit_offset: 15
      bit_width: 1
      description: "Bus Fault Address Register (BFAR) valid\n              flag"
    - !Field
      name: UNDEFINSTR
      bit_offset: 16
      bit_width: 1
      description: "Undefined instruction usage\n              fault"
    - !Field
      name: INVSTATE
      bit_offset: 17
      bit_width: 1
      description: Invalid state usage fault
    - !Field
      name: INVPC
      bit_offset: 18
      bit_width: 1
      description: "Invalid PC load usage\n              fault"
    - !Field
      name: NOCP
      bit_offset: 19
      bit_width: 1
      description: "No coprocessor usage\n              fault."
    - !Field
      name: UNALIGNED
      bit_offset: 24
      bit_width: 1
      description: "Unaligned access usage\n              fault"
    - !Field
      name: DIVBYZERO
      bit_offset: 25
      bit_width: 1
      description: Divide by zero usage fault
  - !Register
    name: HFSR
    addr: 0x2c
    size_bits: 32
    description: Hard fault status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTTBL
      bit_offset: 1
      bit_width: 1
      description: Vector table hard fault
    - !Field
      name: FORCED
      bit_offset: 30
      bit_width: 1
      description: Forced hard fault
    - !Field
      name: DEBUG_VT
      bit_offset: 31
      bit_width: 1
      description: Reserved for Debug use
  - !Register
    name: MMFAR
    addr: 0x34
    size_bits: 32
    description: "Memory management fault address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: "Memory management fault\n              address"
  - !Register
    name: BFAR
    addr: 0x38
    size_bits: 32
    description: Bus fault address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 32
      description: Bus fault address
- !Module
  name: PF
  description: Processor features
  base_addr: 0xe000ed78
  size: 0xd
  registers:
  - !Register
    name: CLIDR
    addr: 0x0
    size_bits: 32
    description: Cache Level ID register
    read_allowed: true
    write_allowed: false
    reset_value: 0x9000003
    fields:
    - !Field
      name: CL1
      bit_offset: 0
      bit_width: 3
      description: CL1
    - !Field
      name: CL2
      bit_offset: 3
      bit_width: 3
      description: CL2
    - !Field
      name: CL3
      bit_offset: 6
      bit_width: 3
      description: CL3
    - !Field
      name: CL4
      bit_offset: 9
      bit_width: 3
      description: CL4
    - !Field
      name: CL5
      bit_offset: 12
      bit_width: 3
      description: CL5
    - !Field
      name: CL6
      bit_offset: 15
      bit_width: 3
      description: CL6
    - !Field
      name: CL7
      bit_offset: 18
      bit_width: 3
      description: CL7
    - !Field
      name: LoUIS
      bit_offset: 21
      bit_width: 3
      description: LoUIS
    - !Field
      name: LoC
      bit_offset: 24
      bit_width: 3
      description: LoC
    - !Field
      name: LoU
      bit_offset: 27
      bit_width: 3
      description: LoU
  - !Register
    name: CTR
    addr: 0x4
    size_bits: 32
    description: Cache Type register
    read_allowed: true
    write_allowed: false
    reset_value: 0x8303c003
    fields:
    - !Field
      name: _IminLine
      bit_offset: 0
      bit_width: 4
      description: IminLine
    - !Field
      name: DMinLine
      bit_offset: 16
      bit_width: 4
      description: DMinLine
    - !Field
      name: ERG
      bit_offset: 20
      bit_width: 4
      description: ERG
    - !Field
      name: CWG
      bit_offset: 24
      bit_width: 4
      description: CWG
    - !Field
      name: Format
      bit_offset: 29
      bit_width: 3
      description: Format
  - !Register
    name: CCSIDR
    addr: 0x8
    size_bits: 32
    description: Cache Size ID register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LineSize
      bit_offset: 0
      bit_width: 3
      description: LineSize
    - !Field
      name: Associativity
      bit_offset: 3
      bit_width: 10
      description: Associativity
    - !Field
      name: NumSets
      bit_offset: 13
      bit_width: 15
      description: NumSets
    - !Field
      name: WA
      bit_offset: 28
      bit_width: 1
      description: WA
    - !Field
      name: RA
      bit_offset: 29
      bit_width: 1
      description: RA
    - !Field
      name: WB
      bit_offset: 30
      bit_width: 1
      description: WB
    - !Field
      name: WT
      bit_offset: 31
      bit_width: 1
      description: WT
- !Module
  name: AC
  description: Access control
  base_addr: 0xe000ef90
  size: 0x1d
  registers:
  - !Register
    name: ITCMCR
    addr: 0x0
    size_bits: 32
    description: "Instruction and Data Tightly-Coupled Memory\n          Control Registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
    - !Field
      name: RMW
      bit_offset: 1
      bit_width: 1
      description: RMW
    - !Field
      name: RETEN
      bit_offset: 2
      bit_width: 1
      description: RETEN
    - !Field
      name: SZ
      bit_offset: 3
      bit_width: 4
      description: SZ
  - !Register
    name: DTCMCR
    addr: 0x4
    size_bits: 32
    description: "Instruction and Data Tightly-Coupled Memory\n          Control Registers"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
    - !Field
      name: RMW
      bit_offset: 1
      bit_width: 1
      description: RMW
    - !Field
      name: RETEN
      bit_offset: 2
      bit_width: 1
      description: RETEN
    - !Field
      name: SZ
      bit_offset: 3
      bit_width: 4
      description: SZ
  - !Register
    name: AHBPCR
    addr: 0x8
    size_bits: 32
    description: AHBP Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
    - !Field
      name: SZ
      bit_offset: 1
      bit_width: 3
      description: SZ
  - !Register
    name: CACR
    addr: 0xc
    size_bits: 32
    description: "Auxiliary Cache Control\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIWT
      bit_offset: 0
      bit_width: 1
      description: SIWT
    - !Field
      name: ECCEN
      bit_offset: 1
      bit_width: 1
      description: ECCEN
    - !Field
      name: FORCEWT
      bit_offset: 2
      bit_width: 1
      description: FORCEWT
  - !Register
    name: AHBSCR
    addr: 0x10
    size_bits: 32
    description: AHB Slave Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTL
      bit_offset: 0
      bit_width: 2
      description: CTL
    - !Field
      name: TPRI
      bit_offset: 2
      bit_width: 9
      description: TPRI
    - !Field
      name: INITCOUNT
      bit_offset: 11
      bit_width: 5
      description: INITCOUNT
  - !Register
    name: ABFSR
    addr: 0x18
    size_bits: 32
    description: "Auxiliary Bus Fault Status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ITCM
      bit_offset: 0
      bit_width: 1
      description: ITCM
    - !Field
      name: DTCM
      bit_offset: 1
      bit_width: 1
      description: DTCM
    - !Field
      name: AHBP
      bit_offset: 2
      bit_width: 1
      description: AHBP
    - !Field
      name: AXIM
      bit_offset: 3
      bit_width: 1
      description: AXIM
    - !Field
      name: EPPB
      bit_offset: 4
      bit_width: 1
      description: EPPB
    - !Field
      name: AXIMTYPE
      bit_offset: 8
      bit_width: 2
      description: AXIMTYPE
- !Module
  name: RAMECC1
  description: "ECC controller is associated to each RAM\n      area"
  base_addr: 0x52009000
  size: 0x400
  registers:
  - !Register
    name: IER
    addr: 0x0
    size_bits: 32
    description: "RAMECC interrupt enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GIE
      bit_offset: 0
      bit_width: 1
      description: Global interrupt enable
    - !Field
      name: GECCSEIE_
      bit_offset: 1
      bit_width: 1
      description: "Global ECC single error interrupt\n              enable"
    - !Field
      name: GECCDEIE
      bit_offset: 2
      bit_width: 1
      description: "Global ECC double error interrupt\n              enable"
    - !Field
      name: GECCDEBWIE
      bit_offset: 3
      bit_width: 1
      description: "Global ECC double error on byte write\n              (BW) interrupt\
        \ enable"
  - !Register
    name: M1CR
    addr: 0x20
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1SR
    addr: 0x24
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1FAR
    addr: 0x28
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1FDRL
    addr: 0x2c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1FDRH
    addr: 0x30
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1FECR
    addr: 0x34
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2CR
    addr: 0x40
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2SR
    addr: 0x44
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2FAR
    addr: 0x48
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2FDRL
    addr: 0x4c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2FDRH
    addr: 0x50
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M2FECR
    addr: 0x58
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M3CR
    addr: 0x60
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M3SR
    addr: 0x64
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M3FAR
    addr: 0x68
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M3FDRL
    addr: 0x6c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M3FDRH
    addr: 0x70
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M3FECR
    addr: 0x7c
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M4CR
    addr: 0x80
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M4SR
    addr: 0x84
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M4FAR
    addr: 0x88
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M4FDRL
    addr: 0x8c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M4FDRH
    addr: 0x90
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M4FECR
    addr: 0x90
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M5CR
    addr: 0xa0
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M5SR
    addr: 0xa4
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M5FAR
    addr: 0xa8
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M5FDRL
    addr: 0xac
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M5FDRH
    addr: 0xb0
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M5FECR
    addr: 0xb4
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
- !Module
  name: RAMECC2
  description: "ECC controller is associated to each RAM\n      area"
  base_addr: 0x48023000
  size: 0x400
  registers:
  - !Register
    name: IER
    addr: 0x0
    size_bits: 32
    description: "RAMECC interrupt enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GIE
      bit_offset: 0
      bit_width: 1
      description: Global interrupt enable
    - !Field
      name: GECCSEIE_
      bit_offset: 1
      bit_width: 1
      description: "Global ECC single error interrupt\n              enable"
    - !Field
      name: GECCDEIE
      bit_offset: 2
      bit_width: 1
      description: "Global ECC double error interrupt\n              enable"
    - !Field
      name: GECCDEBWIE
      bit_offset: 3
      bit_width: 1
      description: "Global ECC double error on byte write\n              (BW) interrupt\
        \ enable"
  - !Register
    name: M1CR
    addr: 0x20
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M2CR
    addr: 0x40
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M3CR
    addr: 0x60
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M4CR
    addr: 0x80
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M5CR
    addr: 0xa0
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1SR
    addr: 0x24
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2SR
    addr: 0x44
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M3SR
    addr: 0x64
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M4SR
    addr: 0x84
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M5SR
    addr: 0xa4
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M1FAR
    addr: 0x28
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M2FAR
    addr: 0x48
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M3FAR
    addr: 0x68
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M4FAR
    addr: 0x88
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M5FAR
    addr: 0xa8
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M1FDRL
    addr: 0x2c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M2FDRL
    addr: 0x4c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M3FDRL
    addr: 0x6c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M4FDRL
    addr: 0x8c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M5FDRL
    addr: 0xac
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M1FDRH
    addr: 0x30
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M2FDRH
    addr: 0x50
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M3FDRH
    addr: 0x70
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M4FDRH
    addr: 0x90
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M5FDRH
    addr: 0xb0
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M1FECR
    addr: 0x34
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M2FECR
    addr: 0x58
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M3FECR
    addr: 0x7c
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M4FECR
    addr: 0x90
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M5FECR
    addr: 0xb4
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
- !Module
  name: RAMECC3
  description: "ECC controller is associated to each RAM\n      area"
  base_addr: 0x58027000
  size: 0x400
  registers:
  - !Register
    name: IER
    addr: 0x0
    size_bits: 32
    description: "RAMECC interrupt enable\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GIE
      bit_offset: 0
      bit_width: 1
      description: Global interrupt enable
    - !Field
      name: GECCSEIE_
      bit_offset: 1
      bit_width: 1
      description: "Global ECC single error interrupt\n              enable"
    - !Field
      name: GECCDEIE
      bit_offset: 2
      bit_width: 1
      description: "Global ECC double error interrupt\n              enable"
    - !Field
      name: GECCDEBWIE
      bit_offset: 3
      bit_width: 1
      description: "Global ECC double error on byte write\n              (BW) interrupt\
        \ enable"
  - !Register
    name: M1CR
    addr: 0x20
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M2CR
    addr: 0x40
    size_bits: 32
    description: "RAMECC monitor x configuration\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECCSEIE
      bit_offset: 2
      bit_width: 1
      description: "ECC single error interrupt\n              enable"
    - !Field
      name: ECCDEIE
      bit_offset: 3
      bit_width: 1
      description: "ECC double error interrupt\n              enable"
    - !Field
      name: ECCDEBWIE
      bit_offset: 4
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              interrupt enable"
    - !Field
      name: ECCELEN
      bit_offset: 5
      bit_width: 1
      description: ECC error latching enable
  - !Register
    name: M1SR
    addr: 0x24
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M2SR
    addr: 0x44
    size_bits: 32
    description: "RAMECC monitor x status\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEDCF
      bit_offset: 0
      bit_width: 1
      description: "ECC single error detected and corrected\n              flag"
    - !Field
      name: DEDF
      bit_offset: 1
      bit_width: 1
      description: "ECC double error detected\n              flag"
    - !Field
      name: DEBWDF
      bit_offset: 2
      bit_width: 1
      description: "ECC double error on byte write (BW)\n              detected flag"
  - !Register
    name: M1FAR
    addr: 0x28
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M2FAR
    addr: 0x48
    size_bits: 32
    description: "RAMECC monitor x failing address\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FADD
      bit_offset: 0
      bit_width: 32
      description: ECC error failing address
  - !Register
    name: M1FDRL
    addr: 0x2c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M2FDRL
    addr: 0x4c
    size_bits: 32
    description: "RAMECC monitor x failing data low\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAL
      bit_offset: 0
      bit_width: 32
      description: Failing data low
  - !Register
    name: M1FDRH
    addr: 0x30
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M2FDRH
    addr: 0x50
    size_bits: 32
    description: "RAMECC monitor x failing data high\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FDATAH
      bit_offset: 0
      bit_width: 32
      description: "Failing data high (64-bit\n              memory)"
  - !Register
    name: M1FECR
    addr: 0x34
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
  - !Register
    name: M2FECR
    addr: 0x58
    size_bits: 32
    description: "RAMECC monitor x failing ECC error code\n          register"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEC
      bit_offset: 0
      bit_width: 32
      description: Failing error code
- !Module
  name: ART
  description: "accelerator - control register\n      (ART_CTR)"
  base_addr: 0x40024400
  size: 0x400
  registers:
  - !Register
    name: CTR
    addr: 0x0
    size_bits: 32
    description: control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Cache enable
    - !Field
      name: PCACHEADDR
      bit_offset: 8
      bit_width: 12
      description: Cacheable page index
