Classic Timing Analyzer report for seg7_1
Tue Apr 26 20:19:30 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.522 ns    ; a[1] ; b[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.522 ns        ; a[1] ; b[6] ;
; N/A   ; None              ; 9.374 ns        ; a[3] ; b[6] ;
; N/A   ; None              ; 9.185 ns        ; a[2] ; b[6] ;
; N/A   ; None              ; 9.127 ns        ; a[1] ; b[5] ;
; N/A   ; None              ; 8.982 ns        ; a[2] ; b[4] ;
; N/A   ; None              ; 8.976 ns        ; a[3] ; b[5] ;
; N/A   ; None              ; 8.909 ns        ; a[0] ; b[6] ;
; N/A   ; None              ; 8.908 ns        ; a[1] ; b[4] ;
; N/A   ; None              ; 8.787 ns        ; a[2] ; b[5] ;
; N/A   ; None              ; 8.689 ns        ; a[0] ; b[4] ;
; N/A   ; None              ; 8.511 ns        ; a[0] ; b[5] ;
; N/A   ; None              ; 8.300 ns        ; a[3] ; b[4] ;
; N/A   ; None              ; 8.185 ns        ; a[0] ; b[3] ;
; N/A   ; None              ; 8.185 ns        ; a[0] ; b[2] ;
; N/A   ; None              ; 8.165 ns        ; a[0] ; b[0] ;
; N/A   ; None              ; 8.164 ns        ; a[0] ; b[1] ;
; N/A   ; None              ; 8.001 ns        ; a[1] ; b[3] ;
; N/A   ; None              ; 8.000 ns        ; a[1] ; b[2] ;
; N/A   ; None              ; 7.979 ns        ; a[1] ; b[1] ;
; N/A   ; None              ; 7.978 ns        ; a[1] ; b[0] ;
; N/A   ; None              ; 7.892 ns        ; a[2] ; b[3] ;
; N/A   ; None              ; 7.892 ns        ; a[2] ; b[2] ;
; N/A   ; None              ; 7.871 ns        ; a[2] ; b[1] ;
; N/A   ; None              ; 7.869 ns        ; a[2] ; b[0] ;
; N/A   ; None              ; 7.770 ns        ; a[3] ; b[3] ;
; N/A   ; None              ; 7.770 ns        ; a[3] ; b[2] ;
; N/A   ; None              ; 7.754 ns        ; a[3] ; b[0] ;
; N/A   ; None              ; 7.752 ns        ; a[3] ; b[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Apr 26 20:19:29 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg7_1 -c seg7_1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "a[1]" to destination pin "b[6]" is 9.522 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_129; Fanout = 7; PIN Node = 'a[1]'
    Info: 2: + IC(2.928 ns) + CELL(0.914 ns) = 4.974 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'Mux0~0'
    Info: 3: + IC(2.226 ns) + CELL(2.322 ns) = 9.522 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'b[6]'
    Info: Total cell delay = 4.368 ns ( 45.87 % )
    Info: Total interconnect delay = 5.154 ns ( 54.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Tue Apr 26 20:19:31 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


