# Reading C:/FPGA/modelsim_ase/tcl/vsim/pref.tcl
# do Multiplicador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/FPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Projects/RISCV-ELTD05/Multiplicador/Counter {C:/Projects/RISCV-ELTD05/Multiplicador/Counter/Counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:44 on Jun 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/RISCV-ELTD05/Multiplicador/Counter" C:/Projects/RISCV-ELTD05/Multiplicador/Counter/Counter.v 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 11:00:44 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/RISCV-ELTD05/Multiplicador/CONTROL {C:/Projects/RISCV-ELTD05/Multiplicador/CONTROL/CONTROL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:44 on Jun 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/RISCV-ELTD05/Multiplicador/CONTROL" C:/Projects/RISCV-ELTD05/Multiplicador/CONTROL/CONTROL.v 
# -- Compiling module CONTROL
# 
# Top level modules:
# 	CONTROL
# End time: 11:00:44 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/RISCV-ELTD05/Multiplicador/Adder {C:/Projects/RISCV-ELTD05/Multiplicador/Adder/Adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:44 on Jun 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/RISCV-ELTD05/Multiplicador/Adder" C:/Projects/RISCV-ELTD05/Multiplicador/Adder/Adder.v 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 11:00:45 on Jun 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/RISCV-ELTD05/Multiplicador/ACC {C:/Projects/RISCV-ELTD05/Multiplicador/ACC/ACC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:45 on Jun 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/RISCV-ELTD05/Multiplicador/ACC" C:/Projects/RISCV-ELTD05/Multiplicador/ACC/ACC.v 
# -- Compiling module ACC
# 
# Top level modules:
# 	ACC
# End time: 11:00:45 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/RISCV-ELTD05/Multiplicador {C:/Projects/RISCV-ELTD05/Multiplicador/Multiplicador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:45 on Jun 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/RISCV-ELTD05/Multiplicador" C:/Projects/RISCV-ELTD05/Multiplicador/Multiplicador.v 
# -- Compiling module Multiplicador
# 
# Top level modules:
# 	Multiplicador
# End time: 11:00:45 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Projects/RISCV-ELTD05/Multiplicador {C:/Projects/RISCV-ELTD05/Multiplicador/Multiplicador_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:45 on Jun 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/RISCV-ELTD05/Multiplicador" C:/Projects/RISCV-ELTD05/Multiplicador/Multiplicador_TB.v 
# -- Compiling module Multiplicador_TB
# 
# Top level modules:
# 	Multiplicador_TB
# End time: 11:00:45 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Multiplicador_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Multiplicador_TB 
# Start time: 11:00:46 on Jun 25,2025
# Loading work.Multiplicador_TB
# Loading work.Multiplicador
# Loading work.ACC
# Loading work.Counter
# Loading work.CONTROL
# Loading work.Adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Projects/RISCV-ELTD05/Multiplicador/Multiplicador_TB.v(74)
#    Time: 800 ns  Iteration: 0  Instance: /Multiplicador_TB
# Break in Module Multiplicador_TB at C:/Projects/RISCV-ELTD05/Multiplicador/Multiplicador_TB.v line 74
# End time: 11:01:43 on Jun 25,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
