
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b58c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0800b714  0800b714  0000c714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb98  0800bb98  0000d22c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bb98  0800bb98  0000cb98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bba0  0800bba0  0000d22c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bba0  0800bba0  0000cba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bba4  0800bba4  0000cba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0800bba8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015dc  20000230  0800bdd4  0000d230  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000180c  0800bdd4  0000d80c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d22c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae39  00000000  00000000  0000d255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ae0  00000000  00000000  0002808e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001740  00000000  00000000  0002cb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011b6  00000000  00000000  0002e2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023943  00000000  00000000  0002f466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e9ce  00000000  00000000  00052da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c40f4  00000000  00000000  00071777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013586b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065f4  00000000  00000000  001358b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0013bea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000230 	.word	0x20000230
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b6fc 	.word	0x0800b6fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000234 	.word	0x20000234
 80001c4:	0800b6fc 	.word	0x0800b6fc

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	@ 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	3c01      	subs	r4, #1
 8000318:	bf28      	it	cs
 800031a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031e:	d2e9      	bcs.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c6:	bf08      	it	eq
 80004c8:	4770      	bxeq	lr
 80004ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ce:	bf04      	itt	eq
 80004d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e4:	e71c      	b.n	8000320 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_ul2d>:
 80004e8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ec:	bf08      	it	eq
 80004ee:	4770      	bxeq	lr
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	f04f 0500 	mov.w	r5, #0
 80004f6:	e00a      	b.n	800050e <__aeabi_l2d+0x16>

080004f8 <__aeabi_l2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000506:	d502      	bpl.n	800050e <__aeabi_l2d+0x16>
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000512:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051a:	f43f aed8 	beq.w	80002ce <__adddf3+0xe6>
 800051e:	f04f 0203 	mov.w	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	fa00 fc03 	lsl.w	ip, r0, r3
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 fe03 	lsl.w	lr, r1, r3
 8000546:	ea40 000e 	orr.w	r0, r0, lr
 800054a:	fa21 f102 	lsr.w	r1, r1, r2
 800054e:	4414      	add	r4, r2
 8000550:	e6bd      	b.n	80002ce <__adddf3+0xe6>
 8000552:	bf00      	nop

08000554 <__aeabi_dmul>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000562:	bf1d      	ittte	ne
 8000564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000568:	ea94 0f0c 	teqne	r4, ip
 800056c:	ea95 0f0c 	teqne	r5, ip
 8000570:	f000 f8de 	bleq	8000730 <__aeabi_dmul+0x1dc>
 8000574:	442c      	add	r4, r5
 8000576:	ea81 0603 	eor.w	r6, r1, r3
 800057a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000582:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000586:	bf18      	it	ne
 8000588:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800058c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000594:	d038      	beq.n	8000608 <__aeabi_dmul+0xb4>
 8000596:	fba0 ce02 	umull	ip, lr, r0, r2
 800059a:	f04f 0500 	mov.w	r5, #0
 800059e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005aa:	f04f 0600 	mov.w	r6, #0
 80005ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b2:	f09c 0f00 	teq	ip, #0
 80005b6:	bf18      	it	ne
 80005b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c8:	d204      	bcs.n	80005d4 <__aeabi_dmul+0x80>
 80005ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ce:	416d      	adcs	r5, r5
 80005d0:	eb46 0606 	adc.w	r6, r6, r6
 80005d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005ec:	bf88      	it	hi
 80005ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f2:	d81e      	bhi.n	8000632 <__aeabi_dmul+0xde>
 80005f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f8:	bf08      	it	eq
 80005fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fe:	f150 0000 	adcs.w	r0, r0, #0
 8000602:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800060c:	ea46 0101 	orr.w	r1, r6, r1
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	ea81 0103 	eor.w	r1, r1, r3
 8000618:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800061c:	bfc2      	ittt	gt
 800061e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000622:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000626:	bd70      	popgt	{r4, r5, r6, pc}
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f04f 0e00 	mov.w	lr, #0
 8000630:	3c01      	subs	r4, #1
 8000632:	f300 80ab 	bgt.w	800078c <__aeabi_dmul+0x238>
 8000636:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063a:	bfde      	ittt	le
 800063c:	2000      	movle	r0, #0
 800063e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000642:	bd70      	pople	{r4, r5, r6, pc}
 8000644:	f1c4 0400 	rsb	r4, r4, #0
 8000648:	3c20      	subs	r4, #32
 800064a:	da35      	bge.n	80006b8 <__aeabi_dmul+0x164>
 800064c:	340c      	adds	r4, #12
 800064e:	dc1b      	bgt.n	8000688 <__aeabi_dmul+0x134>
 8000650:	f104 0414 	add.w	r4, r4, #20
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f305 	lsl.w	r3, r0, r5
 800065c:	fa20 f004 	lsr.w	r0, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800066c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000674:	fa21 f604 	lsr.w	r6, r1, r4
 8000678:	eb42 0106 	adc.w	r1, r2, r6
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f1c4 040c 	rsb	r4, r4, #12
 800068c:	f1c4 0520 	rsb	r5, r4, #32
 8000690:	fa00 f304 	lsl.w	r3, r0, r4
 8000694:	fa20 f005 	lsr.w	r0, r0, r5
 8000698:	fa01 f204 	lsl.w	r2, r1, r4
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	f141 0100 	adc.w	r1, r1, #0
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f205 	lsl.w	r2, r0, r5
 80006c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c4:	fa20 f304 	lsr.w	r3, r0, r4
 80006c8:	fa01 f205 	lsl.w	r2, r1, r5
 80006cc:	ea43 0302 	orr.w	r3, r3, r2
 80006d0:	fa21 f004 	lsr.w	r0, r1, r4
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	fa21 f204 	lsr.w	r2, r1, r4
 80006dc:	ea20 0002 	bic.w	r0, r0, r2
 80006e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e8:	bf08      	it	eq
 80006ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f094 0f00 	teq	r4, #0
 80006f4:	d10f      	bne.n	8000716 <__aeabi_dmul+0x1c2>
 80006f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fa:	0040      	lsls	r0, r0, #1
 80006fc:	eb41 0101 	adc.w	r1, r1, r1
 8000700:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000704:	bf08      	it	eq
 8000706:	3c01      	subeq	r4, #1
 8000708:	d0f7      	beq.n	80006fa <__aeabi_dmul+0x1a6>
 800070a:	ea41 0106 	orr.w	r1, r1, r6
 800070e:	f095 0f00 	teq	r5, #0
 8000712:	bf18      	it	ne
 8000714:	4770      	bxne	lr
 8000716:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071a:	0052      	lsls	r2, r2, #1
 800071c:	eb43 0303 	adc.w	r3, r3, r3
 8000720:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3d01      	subeq	r5, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1c6>
 800072a:	ea43 0306 	orr.w	r3, r3, r6
 800072e:	4770      	bx	lr
 8000730:	ea94 0f0c 	teq	r4, ip
 8000734:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000738:	bf18      	it	ne
 800073a:	ea95 0f0c 	teqne	r5, ip
 800073e:	d00c      	beq.n	800075a <__aeabi_dmul+0x206>
 8000740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000744:	bf18      	it	ne
 8000746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074a:	d1d1      	bne.n	80006f0 <__aeabi_dmul+0x19c>
 800074c:	ea81 0103 	eor.w	r1, r1, r3
 8000750:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	bd70      	pop	{r4, r5, r6, pc}
 800075a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075e:	bf06      	itte	eq
 8000760:	4610      	moveq	r0, r2
 8000762:	4619      	moveq	r1, r3
 8000764:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000768:	d019      	beq.n	800079e <__aeabi_dmul+0x24a>
 800076a:	ea94 0f0c 	teq	r4, ip
 800076e:	d102      	bne.n	8000776 <__aeabi_dmul+0x222>
 8000770:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000774:	d113      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000776:	ea95 0f0c 	teq	r5, ip
 800077a:	d105      	bne.n	8000788 <__aeabi_dmul+0x234>
 800077c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000780:	bf1c      	itt	ne
 8000782:	4610      	movne	r0, r2
 8000784:	4619      	movne	r1, r3
 8000786:	d10a      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000794:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a6:	bd70      	pop	{r4, r5, r6, pc}

080007a8 <__aeabi_ddiv>:
 80007a8:	b570      	push	{r4, r5, r6, lr}
 80007aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b6:	bf1d      	ittte	ne
 80007b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007bc:	ea94 0f0c 	teqne	r4, ip
 80007c0:	ea95 0f0c 	teqne	r5, ip
 80007c4:	f000 f8a7 	bleq	8000916 <__aeabi_ddiv+0x16e>
 80007c8:	eba4 0405 	sub.w	r4, r4, r5
 80007cc:	ea81 0e03 	eor.w	lr, r1, r3
 80007d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d8:	f000 8088 	beq.w	80008ec <__aeabi_ddiv+0x144>
 80007dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000800:	429d      	cmp	r5, r3
 8000802:	bf08      	it	eq
 8000804:	4296      	cmpeq	r6, r2
 8000806:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080e:	d202      	bcs.n	8000816 <__aeabi_ddiv+0x6e>
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	1ab6      	subs	r6, r6, r2
 8000818:	eb65 0503 	sbc.w	r5, r5, r3
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000826:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 000c 	orrcs.w	r0, r0, ip
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000884:	ea55 0e06 	orrs.w	lr, r5, r6
 8000888:	d018      	beq.n	80008bc <__aeabi_ddiv+0x114>
 800088a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000892:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000896:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a6:	d1c0      	bne.n	800082a <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	d10b      	bne.n	80008c6 <__aeabi_ddiv+0x11e>
 80008ae:	ea41 0100 	orr.w	r1, r1, r0
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ba:	e7b6      	b.n	800082a <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf04      	itt	eq
 80008c2:	4301      	orreq	r1, r0
 80008c4:	2000      	moveq	r0, #0
 80008c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ca:	bf88      	it	hi
 80008cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d0:	f63f aeaf 	bhi.w	8000632 <__aeabi_dmul+0xde>
 80008d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d8:	bf04      	itt	eq
 80008da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e2:	f150 0000 	adcs.w	r0, r0, #0
 80008e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f8:	bfc2      	ittt	gt
 80008fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000902:	bd70      	popgt	{r4, r5, r6, pc}
 8000904:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000908:	f04f 0e00 	mov.w	lr, #0
 800090c:	3c01      	subs	r4, #1
 800090e:	e690      	b.n	8000632 <__aeabi_dmul+0xde>
 8000910:	ea45 0e06 	orr.w	lr, r5, r6
 8000914:	e68d      	b.n	8000632 <__aeabi_dmul+0xde>
 8000916:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091a:	ea94 0f0c 	teq	r4, ip
 800091e:	bf08      	it	eq
 8000920:	ea95 0f0c 	teqeq	r5, ip
 8000924:	f43f af3b 	beq.w	800079e <__aeabi_dmul+0x24a>
 8000928:	ea94 0f0c 	teq	r4, ip
 800092c:	d10a      	bne.n	8000944 <__aeabi_ddiv+0x19c>
 800092e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000932:	f47f af34 	bne.w	800079e <__aeabi_dmul+0x24a>
 8000936:	ea95 0f0c 	teq	r5, ip
 800093a:	f47f af25 	bne.w	8000788 <__aeabi_dmul+0x234>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e72c      	b.n	800079e <__aeabi_dmul+0x24a>
 8000944:	ea95 0f0c 	teq	r5, ip
 8000948:	d106      	bne.n	8000958 <__aeabi_ddiv+0x1b0>
 800094a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094e:	f43f aefd 	beq.w	800074c <__aeabi_dmul+0x1f8>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e722      	b.n	800079e <__aeabi_dmul+0x24a>
 8000958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800095c:	bf18      	it	ne
 800095e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000962:	f47f aec5 	bne.w	80006f0 <__aeabi_dmul+0x19c>
 8000966:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096a:	f47f af0d 	bne.w	8000788 <__aeabi_dmul+0x234>
 800096e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000972:	f47f aeeb 	bne.w	800074c <__aeabi_dmul+0x1f8>
 8000976:	e712      	b.n	800079e <__aeabi_dmul+0x24a>

08000978 <__aeabi_d2uiz>:
 8000978:	004a      	lsls	r2, r1, #1
 800097a:	d211      	bcs.n	80009a0 <__aeabi_d2uiz+0x28>
 800097c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000980:	d211      	bcs.n	80009a6 <__aeabi_d2uiz+0x2e>
 8000982:	d50d      	bpl.n	80009a0 <__aeabi_d2uiz+0x28>
 8000984:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000988:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800098c:	d40e      	bmi.n	80009ac <__aeabi_d2uiz+0x34>
 800098e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000992:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000996:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099a:	fa23 f002 	lsr.w	r0, r3, r2
 800099e:	4770      	bx	lr
 80009a0:	f04f 0000 	mov.w	r0, #0
 80009a4:	4770      	bx	lr
 80009a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009aa:	d102      	bne.n	80009b2 <__aeabi_d2uiz+0x3a>
 80009ac:	f04f 30ff 	mov.w	r0, #4294967295
 80009b0:	4770      	bx	lr
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	4770      	bx	lr

080009b8 <__aeabi_d2f>:
 80009b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c0:	bf24      	itt	cs
 80009c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ca:	d90d      	bls.n	80009e8 <__aeabi_d2f+0x30>
 80009cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e0:	bf08      	it	eq
 80009e2:	f020 0001 	biceq.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009ec:	d121      	bne.n	8000a32 <__aeabi_d2f+0x7a>
 80009ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f2:	bfbc      	itt	lt
 80009f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	4770      	bxlt	lr
 80009fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a02:	f1c2 0218 	rsb	r2, r2, #24
 8000a06:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a12:	bf18      	it	ne
 8000a14:	f040 0001 	orrne.w	r0, r0, #1
 8000a18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a24:	ea40 000c 	orr.w	r0, r0, ip
 8000a28:	fa23 f302 	lsr.w	r3, r3, r2
 8000a2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a30:	e7cc      	b.n	80009cc <__aeabi_d2f+0x14>
 8000a32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a36:	d107      	bne.n	8000a48 <__aeabi_d2f+0x90>
 8000a38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a3c:	bf1e      	ittt	ne
 8000a3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a46:	4770      	bxne	lr
 8000a48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__gesf2>:
 8000a58:	f04f 3cff 	mov.w	ip, #4294967295
 8000a5c:	e006      	b.n	8000a6c <__cmpsf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__lesf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	e002      	b.n	8000a6c <__cmpsf2+0x4>
 8000a66:	bf00      	nop

08000a68 <__cmpsf2>:
 8000a68:	f04f 0c01 	mov.w	ip, #1
 8000a6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d011      	beq.n	8000aa8 <__cmpsf2+0x40>
 8000a84:	b001      	add	sp, #4
 8000a86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a8a:	bf18      	it	ne
 8000a8c:	ea90 0f01 	teqne	r0, r1
 8000a90:	bf58      	it	pl
 8000a92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a96:	bf88      	it	hi
 8000a98:	17c8      	asrhi	r0, r1, #31
 8000a9a:	bf38      	it	cc
 8000a9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000aa0:	bf18      	it	ne
 8000aa2:	f040 0001 	orrne.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	d102      	bne.n	8000ab4 <__cmpsf2+0x4c>
 8000aae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ab2:	d105      	bne.n	8000ac0 <__cmpsf2+0x58>
 8000ab4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ab8:	d1e4      	bne.n	8000a84 <__cmpsf2+0x1c>
 8000aba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000abe:	d0e1      	beq.n	8000a84 <__cmpsf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cfrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4608      	mov	r0, r1
 8000acc:	4661      	mov	r1, ip
 8000ace:	e7ff      	b.n	8000ad0 <__aeabi_cfcmpeq>

08000ad0 <__aeabi_cfcmpeq>:
 8000ad0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ad2:	f7ff ffc9 	bl	8000a68 <__cmpsf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ae0 <__aeabi_fcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_fcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_fcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffd2 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc8 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b98c 	b.w	8000e74 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9d08      	ldr	r5, [sp, #32]
 8000b7a:	468e      	mov	lr, r1
 8000b7c:	4604      	mov	r4, r0
 8000b7e:	4688      	mov	r8, r1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d14a      	bne.n	8000c1a <__udivmoddi4+0xa6>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	4617      	mov	r7, r2
 8000b88:	d962      	bls.n	8000c50 <__udivmoddi4+0xdc>
 8000b8a:	fab2 f682 	clz	r6, r2
 8000b8e:	b14e      	cbz	r6, 8000ba4 <__udivmoddi4+0x30>
 8000b90:	f1c6 0320 	rsb	r3, r6, #32
 8000b94:	fa01 f806 	lsl.w	r8, r1, r6
 8000b98:	fa20 f303 	lsr.w	r3, r0, r3
 8000b9c:	40b7      	lsls	r7, r6
 8000b9e:	ea43 0808 	orr.w	r8, r3, r8
 8000ba2:	40b4      	lsls	r4, r6
 8000ba4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bb4:	fb01 f20c 	mul.w	r2, r1, ip
 8000bb8:	0c23      	lsrs	r3, r4, #16
 8000bba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d909      	bls.n	8000bd6 <__udivmoddi4+0x62>
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bc8:	f080 80eb 	bcs.w	8000da2 <__udivmoddi4+0x22e>
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	f240 80e8 	bls.w	8000da2 <__udivmoddi4+0x22e>
 8000bd2:	3902      	subs	r1, #2
 8000bd4:	443b      	add	r3, r7
 8000bd6:	1a9a      	subs	r2, r3, r2
 8000bd8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bdc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000be0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be4:	b2a3      	uxth	r3, r4
 8000be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bea:	459c      	cmp	ip, r3
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0x8e>
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf4:	f080 80d7 	bcs.w	8000da6 <__udivmoddi4+0x232>
 8000bf8:	459c      	cmp	ip, r3
 8000bfa:	f240 80d4 	bls.w	8000da6 <__udivmoddi4+0x232>
 8000bfe:	443b      	add	r3, r7
 8000c00:	3802      	subs	r0, #2
 8000c02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c06:	2100      	movs	r1, #0
 8000c08:	eba3 030c 	sub.w	r3, r3, ip
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa2>
 8000c0e:	2200      	movs	r2, #0
 8000c10:	40f3      	lsrs	r3, r6
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xb6>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb0>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x14c>
 8000c32:	4573      	cmp	r3, lr
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xc8>
 8000c36:	4282      	cmp	r2, r0
 8000c38:	f200 8108 	bhi.w	8000e4c <__udivmoddi4+0x2d8>
 8000c3c:	1a84      	subs	r4, r0, r2
 8000c3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	4690      	mov	r8, r2
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d0e5      	beq.n	8000c16 <__udivmoddi4+0xa2>
 8000c4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c4e:	e7e2      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	f000 8091 	beq.w	8000d78 <__udivmoddi4+0x204>
 8000c56:	fab2 f682 	clz	r6, r2
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	f040 80a5 	bne.w	8000daa <__udivmoddi4+0x236>
 8000c60:	1a8a      	subs	r2, r1, r2
 8000c62:	2101      	movs	r1, #1
 8000c64:	0c03      	lsrs	r3, r0, #16
 8000c66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6a:	b280      	uxth	r0, r0
 8000c6c:	b2bc      	uxth	r4, r7
 8000c6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d907      	bls.n	8000c92 <__udivmoddi4+0x11e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c88:	d202      	bcs.n	8000c90 <__udivmoddi4+0x11c>
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	f200 80e3 	bhi.w	8000e56 <__udivmoddi4+0x2e2>
 8000c90:	46c4      	mov	ip, r8
 8000c92:	1a9b      	subs	r3, r3, r2
 8000c94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c9c:	fb02 f404 	mul.w	r4, r2, r4
 8000ca0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ca4:	429c      	cmp	r4, r3
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x144>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x142>
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2dc>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	1b1b      	subs	r3, r3, r4
 8000cba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x98>
 8000cc0:	f1c1 0620 	rsb	r6, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cca:	431f      	orrs	r7, r3
 8000ccc:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cd0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cd4:	fbba f8f9 	udiv	r8, sl, r9
 8000cd8:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cdc:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce0:	fb09 aa18 	mls	sl, r9, r8, sl
 8000ce4:	fa1f fc87 	uxth.w	ip, r7
 8000ce8:	ea43 030e 	orr.w	r3, r3, lr
 8000cec:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cf0:	fb08 f00c 	mul.w	r0, r8, ip
 8000cf4:	0c1c      	lsrs	r4, r3, #16
 8000cf6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cfa:	42a0      	cmp	r0, r4
 8000cfc:	fa02 f201 	lsl.w	r2, r2, r1
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x1a4>
 8000d02:	193c      	adds	r4, r7, r4
 8000d04:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d08:	f080 809e 	bcs.w	8000e48 <__udivmoddi4+0x2d4>
 8000d0c:	42a0      	cmp	r0, r4
 8000d0e:	f240 809b 	bls.w	8000e48 <__udivmoddi4+0x2d4>
 8000d12:	f1a8 0802 	sub.w	r8, r8, #2
 8000d16:	443c      	add	r4, r7
 8000d18:	1a24      	subs	r4, r4, r0
 8000d1a:	b298      	uxth	r0, r3
 8000d1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d20:	fb09 4413 	mls	r4, r9, r3, r4
 8000d24:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d28:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x1d0>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d36:	f080 8085 	bcs.w	8000e44 <__udivmoddi4+0x2d0>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8082 	bls.w	8000e44 <__udivmoddi4+0x2d0>
 8000d40:	3b02      	subs	r3, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d50:	4564      	cmp	r4, ip
 8000d52:	4643      	mov	r3, r8
 8000d54:	46e1      	mov	r9, ip
 8000d56:	d364      	bcc.n	8000e22 <__udivmoddi4+0x2ae>
 8000d58:	d061      	beq.n	8000e1e <__udivmoddi4+0x2aa>
 8000d5a:	b15d      	cbz	r5, 8000d74 <__udivmoddi4+0x200>
 8000d5c:	ebbe 0203 	subs.w	r2, lr, r3
 8000d60:	eb64 0409 	sbc.w	r4, r4, r9
 8000d64:	fa04 f606 	lsl.w	r6, r4, r6
 8000d68:	fa22 f301 	lsr.w	r3, r2, r1
 8000d6c:	431e      	orrs	r6, r3
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	e9c5 6400 	strd	r6, r4, [r5]
 8000d74:	2100      	movs	r1, #0
 8000d76:	e74e      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000d78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d82:	b280      	uxth	r0, r0
 8000d84:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d88:	463b      	mov	r3, r7
 8000d8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d8e:	4638      	mov	r0, r7
 8000d90:	463c      	mov	r4, r7
 8000d92:	46b8      	mov	r8, r7
 8000d94:	46be      	mov	lr, r7
 8000d96:	2620      	movs	r6, #32
 8000d98:	eba2 0208 	sub.w	r2, r2, r8
 8000d9c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000da0:	e765      	b.n	8000c6e <__udivmoddi4+0xfa>
 8000da2:	4601      	mov	r1, r0
 8000da4:	e717      	b.n	8000bd6 <__udivmoddi4+0x62>
 8000da6:	4610      	mov	r0, r2
 8000da8:	e72b      	b.n	8000c02 <__udivmoddi4+0x8e>
 8000daa:	f1c6 0120 	rsb	r1, r6, #32
 8000dae:	fa2e fc01 	lsr.w	ip, lr, r1
 8000db2:	40b7      	lsls	r7, r6
 8000db4:	fa0e fe06 	lsl.w	lr, lr, r6
 8000db8:	fa20 f101 	lsr.w	r1, r0, r1
 8000dbc:	ea41 010e 	orr.w	r1, r1, lr
 8000dc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc4:	fbbc f8fe 	udiv	r8, ip, lr
 8000dc8:	b2bc      	uxth	r4, r7
 8000dca:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dce:	fb08 f904 	mul.w	r9, r8, r4
 8000dd2:	0c0a      	lsrs	r2, r1, #16
 8000dd4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000dd8:	40b0      	lsls	r0, r6
 8000dda:	4591      	cmp	r9, r2
 8000ddc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000de0:	b280      	uxth	r0, r0
 8000de2:	d93e      	bls.n	8000e62 <__udivmoddi4+0x2ee>
 8000de4:	18ba      	adds	r2, r7, r2
 8000de6:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dea:	d201      	bcs.n	8000df0 <__udivmoddi4+0x27c>
 8000dec:	4591      	cmp	r9, r2
 8000dee:	d81f      	bhi.n	8000e30 <__udivmoddi4+0x2bc>
 8000df0:	eba2 0209 	sub.w	r2, r2, r9
 8000df4:	fbb2 f9fe 	udiv	r9, r2, lr
 8000df8:	fb09 f804 	mul.w	r8, r9, r4
 8000dfc:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000e00:	b28a      	uxth	r2, r1
 8000e02:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000e06:	4542      	cmp	r2, r8
 8000e08:	d229      	bcs.n	8000e5e <__udivmoddi4+0x2ea>
 8000e0a:	18ba      	adds	r2, r7, r2
 8000e0c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e10:	d2c2      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e12:	4542      	cmp	r2, r8
 8000e14:	d2c0      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e16:	f1a9 0102 	sub.w	r1, r9, #2
 8000e1a:	443a      	add	r2, r7
 8000e1c:	e7bc      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e1e:	45c6      	cmp	lr, r8
 8000e20:	d29b      	bcs.n	8000d5a <__udivmoddi4+0x1e6>
 8000e22:	ebb8 0302 	subs.w	r3, r8, r2
 8000e26:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	46e1      	mov	r9, ip
 8000e2e:	e794      	b.n	8000d5a <__udivmoddi4+0x1e6>
 8000e30:	eba7 0909 	sub.w	r9, r7, r9
 8000e34:	444a      	add	r2, r9
 8000e36:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e3a:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e3e:	fb09 f804 	mul.w	r8, r9, r4
 8000e42:	e7db      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e44:	4603      	mov	r3, r0
 8000e46:	e77d      	b.n	8000d44 <__udivmoddi4+0x1d0>
 8000e48:	46d0      	mov	r8, sl
 8000e4a:	e765      	b.n	8000d18 <__udivmoddi4+0x1a4>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e6fa      	b.n	8000c46 <__udivmoddi4+0xd2>
 8000e50:	443b      	add	r3, r7
 8000e52:	3a02      	subs	r2, #2
 8000e54:	e730      	b.n	8000cb8 <__udivmoddi4+0x144>
 8000e56:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5a:	443b      	add	r3, r7
 8000e5c:	e719      	b.n	8000c92 <__udivmoddi4+0x11e>
 8000e5e:	4649      	mov	r1, r9
 8000e60:	e79a      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e62:	eba2 0209 	sub.w	r2, r2, r9
 8000e66:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e6a:	46c4      	mov	ip, r8
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7c4      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e72:	bf00      	nop

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	6839      	ldr	r1, [r7, #0]
 8000e8e:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <spi_write_array+0x24>)
 8000e90:	f005 f9cf 	bl	8006232 <HAL_SPI_Transmit>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200003f0 	.word	0x200003f0

08000ea0 <spi_write_read>:
 * @param rx_len length of the data array to be received
 */

static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len,
                                  uint8_t *rx_data, uint8_t rx_len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b0a6      	sub	sp, #152	@ 0x98
 8000ea4:	af02      	add	r7, sp, #8
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	72fb      	strb	r3, [r7, #11]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	72bb      	strb	r3, [r7, #10]
    uint8_t tmp_tx[64] = {0};
 8000eb4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000eb8:	2240      	movs	r2, #64	@ 0x40
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f00a fb83 	bl	800b5c8 <memset>
    uint8_t tmp_rx[64] = {0};
 8000ec2:	f107 0310 	add.w	r3, r7, #16
 8000ec6:	2240      	movs	r2, #64	@ 0x40
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f00a fb7c 	bl	800b5c8 <memset>

    // Kommando vorne rein
    memcpy(tmp_tx, tx_Data, tx_len);
 8000ed0:	7afa      	ldrb	r2, [r7, #11]
 8000ed2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ed6:	68f9      	ldr	r1, [r7, #12]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f00a fbb9 	bl	800b650 <memcpy>

    // Ein Transfer: cmd senden + dummy clocks f√ºr rx
    HAL_SPI_TransmitReceive(&hspi3, tmp_tx, tmp_rx, tx_len + rx_len, HAL_MAX_DELAY);
 8000ede:	7afb      	ldrb	r3, [r7, #11]
 8000ee0:	b29a      	uxth	r2, r3
 8000ee2:	7abb      	ldrb	r3, [r7, #10]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4413      	add	r3, r2
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	f107 0210 	add.w	r2, r7, #16
 8000eee:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8000ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef6:	9000      	str	r0, [sp, #0]
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <spi_write_read+0x78>)
 8000efa:	f005 fade 	bl	80064ba <HAL_SPI_TransmitReceive>

    // Antwort steht nach den cmd-bytes
    memcpy(rx_data, &tmp_rx[tx_len], rx_len);
 8000efe:	7afb      	ldrb	r3, [r7, #11]
 8000f00:	f107 0210 	add.w	r2, r7, #16
 8000f04:	4413      	add	r3, r2
 8000f06:	7aba      	ldrb	r2, [r7, #10]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f00a fba0 	bl	800b650 <memcpy>
}
 8000f10:	bf00      	nop
 8000f12:	3790      	adds	r7, #144	@ 0x90
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	200003f0 	.word	0x200003f0

08000f1c <LTC6811_initialize>:

uint8_t pec = 0;
uint8_t data [8];

void LTC6811_initialize()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000f22:	2302      	movs	r3, #2
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2300      	movs	r3, #0
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2002      	movs	r0, #2
 8000f2e:	f000 f823 	bl	8000f78 <set_adc>
 // LTC6811_adstat();
 //set_selftest(MD_NORMAL, ST_1);
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <wakeup_idle>:

void wakeup_idle(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
    uint8_t dummy[2] = {0x00, 0x00};
 8000f3e:	2300      	movs	r3, #0
 8000f40:	80bb      	strh	r3, [r7, #4]

    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f48:	4809      	ldr	r0, [pc, #36]	@ (8000f70 <wakeup_idle+0x38>)
 8000f4a:	f003 fa87 	bl	800445c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, dummy, 2, HAL_MAX_DELAY);
 8000f4e:	1d39      	adds	r1, r7, #4
 8000f50:	f04f 33ff 	mov.w	r3, #4294967295
 8000f54:	2202      	movs	r2, #2
 8000f56:	4807      	ldr	r0, [pc, #28]	@ (8000f74 <wakeup_idle+0x3c>)
 8000f58:	f005 f96b 	bl	8006232 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f62:	4803      	ldr	r0, [pc, #12]	@ (8000f70 <wakeup_idle+0x38>)
 8000f64:	f003 fa7a 	bl	800445c <HAL_GPIO_WritePin>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40020000 	.word	0x40020000
 8000f74:	200003f0 	.word	0x200003f0

08000f78 <set_adc>:
			|ADCV:	    |   0   |   1   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
			|ADSTAT:    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |   0   |   1   |CHST[2]|CHST[1]|CHST[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000f78:	b490      	push	{r4, r7}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4604      	mov	r4, r0
 8000f80:	4608      	mov	r0, r1
 8000f82:	4611      	mov	r1, r2
 8000f84:	461a      	mov	r2, r3
 8000f86:	4623      	mov	r3, r4
 8000f88:	71fb      	strb	r3, [r7, #7]
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71bb      	strb	r3, [r7, #6]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	717b      	strb	r3, [r7, #5]
 8000f92:	4613      	mov	r3, r2
 8000f94:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	105b      	asrs	r3, r3, #1
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b27      	ldr	r3, [pc, #156]	@ (8001048 <set_adc+0xd0>)
 8000fac:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	01db      	lsls	r3, r3, #7
 8000fb2:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000fb4:	79bb      	ldrb	r3, [r7, #6]
 8000fb6:	011b      	lsls	r3, r3, #4
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	797b      	ldrb	r3, [r7, #5]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8001048 <set_adc+0xd0>)
 8000fce:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	105b      	asrs	r3, r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	f043 0304 	orr.w	r3, r3, #4
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <set_adc+0xd4>)
 8000fe6:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	01db      	lsls	r3, r3, #7
 8000fec:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000fee:	7bfa      	ldrb	r2, [r7, #15]
 8000ff0:	793b      	ldrb	r3, [r7, #4]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	4b13      	ldr	r3, [pc, #76]	@ (800104c <set_adc+0xd4>)
 8000ffe:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x07;
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <set_adc+0xd8>)
 8001002:	2207      	movs	r2, #7
 8001004:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 8001006:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <set_adc+0xd8>)
 8001008:	2212      	movs	r2, #18
 800100a:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	105b      	asrs	r3, r3, #1
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	b2da      	uxtb	r2, r3
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <set_adc+0xdc>)
 8001022:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	01db      	lsls	r3, r3, #7
 8001028:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 800102a:	7bfa      	ldrb	r2, [r7, #15]
 800102c:	7e3b      	ldrb	r3, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <set_adc+0xdc>)
 800103a:	705a      	strb	r2, [r3, #1]
}
 800103c:	bf00      	nop
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bc90      	pop	{r4, r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	2000024c 	.word	0x2000024c
 800104c:	20000250 	.word	0x20000250
 8001050:	20000258 	.word	0x20000258
 8001054:	20000254 	.word	0x20000254

08001058 <LTC6811_adstat>:
	//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}

void LTC6811_adstat()
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//uint8_t wakeup = 0xff;

	//1
	cmd[0] = ADSTAT[0];
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <LTC6811_adstat+0x5c>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADSTAT[1];
 8001064:	4b13      	ldr	r3, [pc, #76]	@ (80010b4 <LTC6811_adstat+0x5c>)
 8001066:	785b      	ldrb	r3, [r3, #1]
 8001068:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADSTAT);
 800106a:	4912      	ldr	r1, [pc, #72]	@ (80010b4 <LTC6811_adstat+0x5c>)
 800106c:	2002      	movs	r0, #2
 800106e:	f000 f941 	bl	80012f4 <pec15_calc>
 8001072:	4603      	mov	r3, r0
 8001074:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	b29b      	uxth	r3, r3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8001080:	88fb      	ldrh	r3, [r7, #6]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	70fb      	strb	r3, [r7, #3]

	wakeup_idle();
 8001086:	f7ff ff57 	bl	8000f38 <wakeup_idle>

	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001090:	4809      	ldr	r0, [pc, #36]	@ (80010b8 <LTC6811_adstat+0x60>)
 8001092:	f003 f9e3 	bl	800445c <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8001096:	463b      	mov	r3, r7
 8001098:	4619      	mov	r1, r3
 800109a:	2004      	movs	r0, #4
 800109c:	f7ff feec 	bl	8000e78 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010a6:	4804      	ldr	r0, [pc, #16]	@ (80010b8 <LTC6811_adstat+0x60>)
 80010a8:	f003 f9d8 	bl	800445c <HAL_GPIO_WritePin>

	//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000254 	.word	0x20000254
 80010b8:	40020000 	.word	0x40020000

080010bc <LTC6811_rdstat>:
	return 0;

}

int8_t LTC6811_rdstat(uint8_t addr, uint8_t *data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	6039      	str	r1, [r7, #0]
 80010c6:	71fb      	strb	r3, [r7, #7]
	uint8_t RDSTAT[4];
	//uint8_t data[8];

	uint16_t temp_pec;

	RDSTAT[0] = 0x80 + (addr << 3);
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	3b80      	subs	r3, #128	@ 0x80
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	723b      	strb	r3, [r7, #8]
	RDSTAT[1] = 0x10;
 80010d4:	2310      	movs	r3, #16
 80010d6:	727b      	strb	r3, [r7, #9]
	temp_pec = pec15_calc(2, RDSTAT);
 80010d8:	f107 0308 	add.w	r3, r7, #8
 80010dc:	4619      	mov	r1, r3
 80010de:	2002      	movs	r0, #2
 80010e0:	f000 f908 	bl	80012f4 <pec15_calc>
 80010e4:	4603      	mov	r3, r0
 80010e6:	81fb      	strh	r3, [r7, #14]
	RDSTAT[2] = (uint8_t)(temp_pec >> 8);
 80010e8:	89fb      	ldrh	r3, [r7, #14]
 80010ea:	0a1b      	lsrs	r3, r3, #8
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	72bb      	strb	r3, [r7, #10]
	RDSTAT[3] = (uint8_t)(temp_pec);
 80010f2:	89fb      	ldrh	r3, [r7, #14]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	72fb      	strb	r3, [r7, #11]

	wakeup_idle();
 80010f8:	f7ff ff1e 	bl	8000f38 <wakeup_idle>

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001102:	480a      	ldr	r0, [pc, #40]	@ (800112c <LTC6811_rdstat+0x70>)
 8001104:	f003 f9aa 	bl	800445c <HAL_GPIO_WritePin>
	spi_write_read(RDSTAT, 4, data, 8);
 8001108:	f107 0008 	add.w	r0, r7, #8
 800110c:	2308      	movs	r3, #8
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	2104      	movs	r1, #4
 8001112:	f7ff fec5 	bl	8000ea0 <spi_write_read>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800111c:	4803      	ldr	r0, [pc, #12]	@ (800112c <LTC6811_rdstat+0x70>)
 800111e:	f003 f99d 	bl	800445c <HAL_GPIO_WritePin>

	//uint16_t received_pec = ((uint16_t)data[6] << 8) | data[7];
	//uint16_t calc_pec     = pec15_calc(6, &data[0]);

	//return (received_pec == calc_pec) ? 0 : -1;
	return 0;
 8001122:	2300      	movs	r3, #0
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40020000 	.word	0x40020000

08001130 <LTC6811_wrcfg>:

void LTC6811_wrcfg(uint8_t config [][6])

{
 8001130:	b580      	push	{r7, lr}
 8001132:	b09e      	sub	sp, #120	@ 0x78
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	uint16_t temp_pec;
	uint8_t current_ic;
	uint8_t WRCFG_index = 4;
 8001138:	2304      	movs	r3, #4
 800113a:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

	uint8_t WRCFG[CMD_LEN];

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001144:	e052      	b.n	80011ec <LTC6811_wrcfg+0xbc>
	{
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001146:	2300      	movs	r3, #0
 8001148:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 800114c:	e01b      	b.n	8001186 <LTC6811_wrcfg+0x56>
		{
			WRCFG[WRCFG_index] = config[current_ic][current_byte];
 800114e:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8001152:	4613      	mov	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	4413      	add	r3, r2
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	461a      	mov	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	1899      	adds	r1, r3, r2
 8001160:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 8001164:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001168:	5c8a      	ldrb	r2, [r1, r2]
 800116a:	3378      	adds	r3, #120	@ 0x78
 800116c:	443b      	add	r3, r7
 800116e:	f803 2c6c 	strb.w	r2, [r3, #-108]
			WRCFG_index++;
 8001172:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001176:	3301      	adds	r3, #1
 8001178:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800117c:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001180:	3301      	adds	r3, #1
 8001182:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8001186:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 800118a:	2b05      	cmp	r3, #5
 800118c:	d9df      	bls.n	800114e <LTC6811_wrcfg+0x1e>
		}
		temp_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic][0]);
 800118e:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8001192:	4613      	mov	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4413      	add	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	461a      	mov	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4413      	add	r3, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	2006      	movs	r0, #6
 80011a4:	f000 f8a6 	bl	80012f4 <pec15_calc>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		WRCFG[WRCFG_index] = (uint8_t)(temp_pec >> 8);
 80011ae:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80011b2:	0a1b      	lsrs	r3, r3, #8
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	3378      	adds	r3, #120	@ 0x78
 80011be:	443b      	add	r3, r7
 80011c0:	f803 2c6c 	strb.w	r2, [r3, #-108]
		WRCFG[WRCFG_index + 1] = (uint8_t)temp_pec;
 80011c4:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80011c8:	3301      	adds	r3, #1
 80011ca:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	3378      	adds	r3, #120	@ 0x78
 80011d2:	443b      	add	r3, r7
 80011d4:	f803 2c6c 	strb.w	r2, [r3, #-108]
		WRCFG_index += 2;
 80011d8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80011dc:	3302      	adds	r3, #2
 80011de:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 80011e2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011e6:	3301      	adds	r3, #1
 80011e8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80011ec:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011f0:	2b0b      	cmp	r3, #11
 80011f2:	d9a8      	bls.n	8001146 <LTC6811_wrcfg+0x16>
	}
	wakeup_idle();
 80011f4:	f7ff fea0 	bl	8000f38 <wakeup_idle>

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80011fe:	e03d      	b.n	800127c <LTC6811_wrcfg+0x14c>
	{
	    WRCFG[0] = 0x80 + (current_ic << 3); //Setting address
 8001200:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001204:	00db      	lsls	r3, r3, #3
 8001206:	b2db      	uxtb	r3, r3
 8001208:	3b80      	subs	r3, #128	@ 0x80
 800120a:	b2db      	uxtb	r3, r3
 800120c:	733b      	strb	r3, [r7, #12]
	    WRCFG[1] = 0x01;
 800120e:	2301      	movs	r3, #1
 8001210:	737b      	strb	r3, [r7, #13]
	    temp_pec = pec15_calc(2, WRCFG);
 8001212:	f107 030c 	add.w	r3, r7, #12
 8001216:	4619      	mov	r1, r3
 8001218:	2002      	movs	r0, #2
 800121a:	f000 f86b 	bl	80012f4 <pec15_calc>
 800121e:	4603      	mov	r3, r0
 8001220:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	    WRCFG[2] = (uint8_t)(temp_pec >> 8);
 8001224:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001228:	0a1b      	lsrs	r3, r3, #8
 800122a:	b29b      	uxth	r3, r3
 800122c:	b2db      	uxtb	r3, r3
 800122e:	73bb      	strb	r3, [r7, #14]
	    WRCFG[3] = (uint8_t)(temp_pec);
 8001230:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001234:	b2db      	uxtb	r3, r3
 8001236:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001238:	2200      	movs	r2, #0
 800123a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800123e:	4814      	ldr	r0, [pc, #80]	@ (8001290 <LTC6811_wrcfg+0x160>)
 8001240:	f003 f90c 	bl	800445c <HAL_GPIO_WritePin>
		spi_write_array(4, WRCFG);
 8001244:	f107 030c 	add.w	r3, r7, #12
 8001248:	4619      	mov	r1, r3
 800124a:	2004      	movs	r0, #4
 800124c:	f7ff fe14 	bl	8000e78 <spi_write_array>
		spi_write_array(8, &WRCFG[4 + (8 * current_ic)]);
 8001250:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	3304      	adds	r3, #4
 8001258:	f107 020c 	add.w	r2, r7, #12
 800125c:	4413      	add	r3, r2
 800125e:	4619      	mov	r1, r3
 8001260:	2008      	movs	r0, #8
 8001262:	f7ff fe09 	bl	8000e78 <spi_write_array>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800126c:	4808      	ldr	r0, [pc, #32]	@ (8001290 <LTC6811_wrcfg+0x160>)
 800126e:	f003 f8f5 	bl	800445c <HAL_GPIO_WritePin>
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001272:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001276:	3301      	adds	r3, #1
 8001278:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800127c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001280:	2b0b      	cmp	r3, #11
 8001282:	d9bd      	bls.n	8001200 <LTC6811_wrcfg+0xd0>

		//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
		//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	}
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3778      	adds	r7, #120	@ 0x78
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020000 	.word	0x40020000

08001294 <LTC6811_clrstat>:
    }
}


void LTC6811_clrstat()
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t cmd_pec;
	//1
	cmd[0] = 0x07;
 800129a:	2307      	movs	r3, #7
 800129c:	703b      	strb	r3, [r7, #0]
	cmd[1] = 0x13;
 800129e:	2313      	movs	r3, #19
 80012a0:	707b      	strb	r3, [r7, #1]
	//2
	cmd_pec = pec15_calc(2, cmd);
 80012a2:	463b      	mov	r3, r7
 80012a4:	4619      	mov	r1, r3
 80012a6:	2002      	movs	r0, #2
 80012a8:	f000 f824 	bl	80012f4 <pec15_calc>
 80012ac:	4603      	mov	r3, r0
 80012ae:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	0a1b      	lsrs	r3, r3, #8
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(cmd_pec);
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	70fb      	strb	r3, [r7, #3]

	wakeup_idle();
 80012c0:	f7ff fe3a 	bl	8000f38 <wakeup_idle>

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012ca:	4809      	ldr	r0, [pc, #36]	@ (80012f0 <LTC6811_clrstat+0x5c>)
 80012cc:	f003 f8c6 	bl	800445c <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 80012d0:	463b      	mov	r3, r7
 80012d2:	4619      	mov	r1, r3
 80012d4:	2004      	movs	r0, #4
 80012d6:	f7ff fdcf 	bl	8000e78 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80012da:	2201      	movs	r2, #1
 80012dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012e0:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <LTC6811_clrstat+0x5c>)
 80012e2:	f003 f8bb 	bl	800445c <HAL_GPIO_WritePin>

	//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	//HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40020000 	.word	0x40020000

080012f4 <pec15_calc>:

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80012f4:	b480      	push	{r7}
 80012f6:	b087      	sub	sp, #28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	6039      	str	r1, [r7, #0]
 80012fe:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 8001300:	2310      	movs	r3, #16
 8001302:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001304:	2300      	movs	r3, #0
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	e017      	b.n	800133a <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 800130a:	8afb      	ldrh	r3, [r7, #22]
 800130c:	09db      	lsrs	r3, r3, #7
 800130e:	b29b      	uxth	r3, r3
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	6839      	ldr	r1, [r7, #0]
 8001314:	440a      	add	r2, r1
 8001316:	7812      	ldrb	r2, [r2, #0]
 8001318:	4053      	eors	r3, r2
 800131a:	b29b      	uxth	r3, r3
 800131c:	b2db      	uxtb	r3, r3
 800131e:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 8001320:	8afb      	ldrh	r3, [r7, #22]
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	b29a      	uxth	r2, r3
 8001326:	89fb      	ldrh	r3, [r7, #14]
 8001328:	490a      	ldr	r1, [pc, #40]	@ (8001354 <pec15_calc+0x60>)
 800132a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800132e:	b29b      	uxth	r3, r3
 8001330:	4053      	eors	r3, r2
 8001332:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	3301      	adds	r3, #1
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	429a      	cmp	r2, r3
 8001340:	dbe3      	blt.n	800130a <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8001342:	8afb      	ldrh	r3, [r7, #22]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	b29b      	uxth	r3, r3
 }
 8001348:	4618      	mov	r0, r3
 800134a:	371c      	adds	r7, #28
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	0800b788 	.word	0x0800b788

08001358 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800136a:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <MX_ADC1_Init+0x98>)
 800136c:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <MX_ADC1_Init+0x9c>)
 800136e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001370:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <MX_ADC1_Init+0x98>)
 8001372:	2200      	movs	r2, #0
 8001374:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <MX_ADC1_Init+0x98>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800137c:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <MX_ADC1_Init+0x98>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001382:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <MX_ADC1_Init+0x98>)
 8001384:	2200      	movs	r2, #0
 8001386:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001388:	4b19      	ldr	r3, [pc, #100]	@ (80013f0 <MX_ADC1_Init+0x98>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001390:	4b17      	ldr	r3, [pc, #92]	@ (80013f0 <MX_ADC1_Init+0x98>)
 8001392:	2200      	movs	r2, #0
 8001394:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001396:	4b16      	ldr	r3, [pc, #88]	@ (80013f0 <MX_ADC1_Init+0x98>)
 8001398:	4a17      	ldr	r2, [pc, #92]	@ (80013f8 <MX_ADC1_Init+0xa0>)
 800139a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800139c:	4b14      	ldr	r3, [pc, #80]	@ (80013f0 <MX_ADC1_Init+0x98>)
 800139e:	2200      	movs	r2, #0
 80013a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013a2:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <MX_ADC1_Init+0x98>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_ADC1_Init+0x98>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <MX_ADC1_Init+0x98>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013b6:	480e      	ldr	r0, [pc, #56]	@ (80013f0 <MX_ADC1_Init+0x98>)
 80013b8:	f001 fcae 	bl	8002d18 <HAL_ADC_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80013c2:	f001 f881 	bl	80024c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80013c6:	230a      	movs	r3, #10
 80013c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013ca:	2301      	movs	r3, #1
 80013cc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013ce:	2300      	movs	r3, #0
 80013d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d2:	463b      	mov	r3, r7
 80013d4:	4619      	mov	r1, r3
 80013d6:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <MX_ADC1_Init+0x98>)
 80013d8:	f001 fce2 	bl	8002da0 <HAL_ADC_ConfigChannel>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80013e2:	f001 f871 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	2000025c 	.word	0x2000025c
 80013f4:	40012000 	.word	0x40012000
 80013f8:	0f000001 	.word	0x0f000001

080013fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001402:	463b      	mov	r3, r7
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800140e:	4b21      	ldr	r3, [pc, #132]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001410:	4a21      	ldr	r2, [pc, #132]	@ (8001498 <MX_ADC2_Init+0x9c>)
 8001412:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001414:	4b1f      	ldr	r3, [pc, #124]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800141a:	4b1e      	ldr	r3, [pc, #120]	@ (8001494 <MX_ADC2_Init+0x98>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001420:	4b1c      	ldr	r3, [pc, #112]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001426:	4b1b      	ldr	r3, [pc, #108]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001428:	2200      	movs	r2, #0
 800142a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800142c:	4b19      	ldr	r3, [pc, #100]	@ (8001494 <MX_ADC2_Init+0x98>)
 800142e:	2200      	movs	r2, #0
 8001430:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001434:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001436:	2200      	movs	r2, #0
 8001438:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800143a:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <MX_ADC2_Init+0x98>)
 800143c:	4a17      	ldr	r2, [pc, #92]	@ (800149c <MX_ADC2_Init+0xa0>)
 800143e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001440:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001446:	4b13      	ldr	r3, [pc, #76]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001448:	2201      	movs	r2, #1
 800144a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <MX_ADC2_Init+0x98>)
 800144e:	2200      	movs	r2, #0
 8001450:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001454:	4b0f      	ldr	r3, [pc, #60]	@ (8001494 <MX_ADC2_Init+0x98>)
 8001456:	2201      	movs	r2, #1
 8001458:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800145a:	480e      	ldr	r0, [pc, #56]	@ (8001494 <MX_ADC2_Init+0x98>)
 800145c:	f001 fc5c 	bl	8002d18 <HAL_ADC_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001466:	f001 f82f 	bl	80024c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800146a:	230b      	movs	r3, #11
 800146c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800146e:	2301      	movs	r3, #1
 8001470:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001472:	2300      	movs	r3, #0
 8001474:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001476:	463b      	mov	r3, r7
 8001478:	4619      	mov	r1, r3
 800147a:	4806      	ldr	r0, [pc, #24]	@ (8001494 <MX_ADC2_Init+0x98>)
 800147c:	f001 fc90 	bl	8002da0 <HAL_ADC_ConfigChannel>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001486:	f001 f81f 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200002a4 	.word	0x200002a4
 8001498:	40012100 	.word	0x40012100
 800149c:	0f000001 	.word	0x0f000001

080014a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08c      	sub	sp, #48	@ 0x30
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a2e      	ldr	r2, [pc, #184]	@ (8001578 <HAL_ADC_MspInit+0xd8>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d128      	bne.n	8001514 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]
 80014c6:	4b2d      	ldr	r3, [pc, #180]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 80014c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ca:	4a2c      	ldr	r2, [pc, #176]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 80014cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014d2:	4b2a      	ldr	r3, [pc, #168]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014da:	61bb      	str	r3, [r7, #24]
 80014dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	4b26      	ldr	r3, [pc, #152]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a25      	ldr	r2, [pc, #148]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 80014e8:	f043 0304 	orr.w	r3, r3, #4
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b23      	ldr	r3, [pc, #140]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014fa:	2301      	movs	r3, #1
 80014fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014fe:	2303      	movs	r3, #3
 8001500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	481c      	ldr	r0, [pc, #112]	@ (8001580 <HAL_ADC_MspInit+0xe0>)
 800150e:	f002 fe07 	bl	8004120 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001512:	e02c      	b.n	800156e <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a1a      	ldr	r2, [pc, #104]	@ (8001584 <HAL_ADC_MspInit+0xe4>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d127      	bne.n	800156e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	4b16      	ldr	r3, [pc, #88]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 8001524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001526:	4a15      	ldr	r2, [pc, #84]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 8001528:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800152c:	6453      	str	r3, [r2, #68]	@ 0x44
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001532:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a0e      	ldr	r2, [pc, #56]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <HAL_ADC_MspInit+0xdc>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001556:	2302      	movs	r3, #2
 8001558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800155a:	2303      	movs	r3, #3
 800155c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 031c 	add.w	r3, r7, #28
 8001566:	4619      	mov	r1, r3
 8001568:	4805      	ldr	r0, [pc, #20]	@ (8001580 <HAL_ADC_MspInit+0xe0>)
 800156a:	f002 fdd9 	bl	8004120 <HAL_GPIO_Init>
}
 800156e:	bf00      	nop
 8001570:	3730      	adds	r7, #48	@ 0x30
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40012000 	.word	0x40012000
 800157c:	40023800 	.word	0x40023800
 8001580:	40020800 	.word	0x40020800
 8001584:	40012100 	.word	0x40012100

08001588 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001598:	d101      	bne.n	800159e <HAL_TIM_PeriodElapsedCallback+0x16>
	    {
	        CAN_interrupt();   // eure Logik
 800159a:	f000 f93d 	bl	8001818 <CAN_interrupt>
	        //CAN_TIM2_Tick();   // eure can.c Tick-Funktion
	    }
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80015a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015aa:	b089      	sub	sp, #36	@ 0x24
 80015ac:	af06      	add	r7, sp, #24
 80015ae:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 80015b0:	4e0f      	ldr	r6, [pc, #60]	@ (80015f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80015b2:	466d      	mov	r5, sp
 80015b4:	f106 0410 	add.w	r4, r6, #16
 80015b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80015c4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80015c8:	f000 fa46 	bl	8001a58 <CAN_RX>
    CAN_RX_IVT(hcan2);
 80015cc:	4e09      	ldr	r6, [pc, #36]	@ (80015f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80015ce:	466d      	mov	r5, sp
 80015d0:	f106 0410 	add.w	r4, r6, #16
 80015d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80015e0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80015e4:	f000 fbb4 	bl	8001d50 <CAN_RX_IVT>
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f0:	20000388 	.word	0x20000388
 80015f4:	200003b0 	.word	0x200003b0

080015f8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80015f8:	b5b0      	push	{r4, r5, r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	7f1b      	ldrb	r3, [r3, #28]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d136      	bne.n	8001676 <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001608:	2104      	movs	r1, #4
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f005 ff66 	bl	80074dc <HAL_TIM_ReadCapturedValue>
 8001610:	4603      	mov	r3, r0
 8001612:	4a3b      	ldr	r2, [pc, #236]	@ (8001700 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001614:	6013      	str	r3, [r2, #0]
		if(ICValue != 0){
 8001616:	4b3a      	ldr	r3, [pc, #232]	@ (8001700 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d02b      	beq.n	8001676 <HAL_TIM_IC_CaptureCallback+0x7e>
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue; // calculate the Duty Cycle
 800161e:	2100      	movs	r1, #0
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f005 ff5b 	bl	80074dc <HAL_TIM_ReadCapturedValue>
 8001626:	4603      	mov	r3, r0
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ff19 	bl	8000460 <__aeabi_ui2d>
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	4b34      	ldr	r3, [pc, #208]	@ (8001704 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001634:	f7fe ff8e 	bl	8000554 <__aeabi_dmul>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4614      	mov	r4, r2
 800163e:	461d      	mov	r5, r3
 8001640:	4b2f      	ldr	r3, [pc, #188]	@ (8001700 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe ff0b 	bl	8000460 <__aeabi_ui2d>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4620      	mov	r0, r4
 8001650:	4629      	mov	r1, r5
 8001652:	f7ff f8a9 	bl	80007a8 <__aeabi_ddiv>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	f04f 0000 	mov.w	r0, #0
 800165e:	4929      	ldr	r1, [pc, #164]	@ (8001704 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001660:	f7fe fdc0 	bl	80001e4 <__aeabi_dsub>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4610      	mov	r0, r2
 800166a:	4619      	mov	r1, r3
 800166c:	f7ff f9a4 	bl	80009b8 <__aeabi_d2f>
 8001670:	4603      	mov	r3, r0
 8001672:	4a25      	ldr	r2, [pc, #148]	@ (8001708 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001674:	6013      	str	r3, [r2, #0]
		}
	}
	if(Duty < 10) {
 8001676:	4b24      	ldr	r3, [pc, #144]	@ (8001708 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4924      	ldr	r1, [pc, #144]	@ (800170c <HAL_TIM_IC_CaptureCallback+0x114>)
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff fa39 	bl	8000af4 <__aeabi_fcmplt>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_TIM_IC_CaptureCallback+0x98>
		Duty = 10;
 8001688:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <HAL_TIM_IC_CaptureCallback+0x110>)
 800168a:	4a20      	ldr	r2, [pc, #128]	@ (800170c <HAL_TIM_IC_CaptureCallback+0x114>)
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	e00b      	b.n	80016a8 <HAL_TIM_IC_CaptureCallback+0xb0>
	}
	else if(Duty > 90){
 8001690:	4b1d      	ldr	r3, [pc, #116]	@ (8001708 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	491e      	ldr	r1, [pc, #120]	@ (8001710 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fa4a 	bl	8000b30 <__aeabi_fcmpgt>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d002      	beq.n	80016a8 <HAL_TIM_IC_CaptureCallback+0xb0>
		Duty = 90;
 80016a2:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <HAL_TIM_IC_CaptureCallback+0x110>)
 80016a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001710 <HAL_TIM_IC_CaptureCallback+0x118>)
 80016a6:	601a      	str	r2, [r3, #0]
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 80016a8:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <HAL_TIM_IC_CaptureCallback+0x110>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe fef9 	bl	80004a4 <__aeabi_f2d>
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	4b17      	ldr	r3, [pc, #92]	@ (8001714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80016b8:	f7fe fd94 	bl	80001e4 <__aeabi_dsub>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	a10d      	add	r1, pc, #52	@ (adr r1, 80016f8 <HAL_TIM_IC_CaptureCallback+0x100>)
 80016c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016c6:	f7ff f86f 	bl	80007a8 <__aeabi_ddiv>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4610      	mov	r0, r2
 80016d0:	4619      	mov	r1, r3
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_TIM_IC_CaptureCallback+0x120>)
 80016d8:	f7fe fd84 	bl	80001e4 <__aeabi_dsub>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	f7ff f948 	bl	8000978 <__aeabi_d2uiz>
 80016e8:	4603      	mov	r3, r0
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	4b0b      	ldr	r3, [pc, #44]	@ (800171c <HAL_TIM_IC_CaptureCallback+0x124>)
 80016ee:	801a      	strh	r2, [r3, #0]
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bdb0      	pop	{r4, r5, r7, pc}
 80016f8:	00000000 	.word	0x00000000
 80016fc:	40fa5e00 	.word	0x40fa5e00
 8001700:	200002f4 	.word	0x200002f4
 8001704:	40590000 	.word	0x40590000
 8001708:	200002f8 	.word	0x200002f8
 800170c:	41200000 	.word	0x41200000
 8001710:	42b40000 	.word	0x42b40000
 8001714:	40140000 	.word	0x40140000
 8001718:	4092c000 	.word	0x4092c000
 800171c:	200002fc 	.word	0x200002fc

08001720 <BMS_init>:

void BMS_init()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 8001724:	f7ff fbfa 	bl	8000f1c <LTC6811_initialize>
}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}

0800172c <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
	static uint32_t last_usb = 0;
	if (HAL_GetTick() - last_usb < 100) return;   // nur alle 100ms (10Hz)
 8001732:	f001 fac3 	bl	8002cbc <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	4b32      	ldr	r3, [pc, #200]	@ (8001804 <BMS+0xd8>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b63      	cmp	r3, #99	@ 0x63
 8001740:	d95c      	bls.n	80017fc <BMS+0xd0>
	last_usb = HAL_GetTick();
 8001742:	f001 fabb 	bl	8002cbc <HAL_GetTick>
 8001746:	4603      	mov	r3, r0
 8001748:	4a2e      	ldr	r2, [pc, #184]	@ (8001804 <BMS+0xd8>)
 800174a:	6013      	str	r3, [r2, #0]
	uint8_t stA[8] = {0};
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
	int16_t temp_c10 = 0x7FFF;			// Default: Fehlerwert (wichtig!)
 8001756:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800175a:	82fb      	strh	r3, [r7, #22]

	LTC6811_wrcfg((uint8_t(*)[6])cfg);		// Write config
 800175c:	482a      	ldr	r0, [pc, #168]	@ (8001808 <BMS+0xdc>)
 800175e:	f7ff fce7 	bl	8001130 <LTC6811_wrcfg>
	HAL_Delay(3);
 8001762:	2003      	movs	r0, #3
 8001764:	f001 fab4 	bl	8002cd0 <HAL_Delay>
	LTC6811_clrstat();
 8001768:	f7ff fd94 	bl	8001294 <LTC6811_clrstat>
	HAL_Delay(2);
 800176c:	2002      	movs	r0, #2
 800176e:	f001 faaf 	bl	8002cd0 <HAL_Delay>
	LTC6811_adstat();
 8001772:	f7ff fc71 	bl	8001058 <LTC6811_adstat>
	HAL_Delay(20);
 8001776:	2014      	movs	r0, #20
 8001778:	f001 faaa 	bl	8002cd0 <HAL_Delay>
	// Status Register A lesen (ITMP liegt in Byte 2 und 3)
	if (LTC6811_rdstat(0, stA) == 0)
 800177c:	f107 0308 	add.w	r3, r7, #8
 8001780:	4619      	mov	r1, r3
 8001782:	2000      	movs	r0, #0
 8001784:	f7ff fc9a 	bl	80010bc <LTC6811_rdstat>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d11d      	bne.n	80017ca <BMS+0x9e>
	{
		uint16_t itmp = (uint16_t)stA[2] | ((uint16_t)stA[3] << 8);
 800178e:	7abb      	ldrb	r3, [r7, #10]
 8001790:	b21a      	sxth	r2, r3
 8001792:	7afb      	ldrb	r3, [r7, #11]
 8001794:	b21b      	sxth	r3, r3
 8001796:	021b      	lsls	r3, r3, #8
 8001798:	b21b      	sxth	r3, r3
 800179a:	4313      	orrs	r3, r2
 800179c:	b21b      	sxth	r3, r3
 800179e:	82bb      	strh	r3, [r7, #20]
		temp_c10 = (int16_t)(((int32_t)itmp * 10 + 37) / 75 - 2730); // 0.1¬∞C
 80017a0:	8aba      	ldrh	r2, [r7, #20]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	3325      	adds	r3, #37	@ 0x25
 80017ac:	4a17      	ldr	r2, [pc, #92]	@ (800180c <BMS+0xe0>)
 80017ae:	fb82 1203 	smull	r1, r2, r2, r3
 80017b2:	10d2      	asrs	r2, r2, #3
 80017b4:	17db      	asrs	r3, r3, #31
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	f6a3 23aa 	subw	r3, r3, #2730	@ 0xaaa
 80017be:	b29b      	uxth	r3, r3
 80017c0:	82fb      	strh	r3, [r7, #22]
		PEC_ERROR = 0;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <BMS+0xe4>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
 80017c8:	e005      	b.n	80017d6 <BMS+0xaa>
	}
	else
	{
		temp_c10 = 0x7FFF;
 80017ca:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80017ce:	82fb      	strh	r3, [r7, #22]
		PEC_ERROR = 1;
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <BMS+0xe4>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
	}

	uint8_t payload[3];
	uint16_t temp_u16 = (uint16_t)temp_c10;   // 16-Bit Wert (0.1¬∞C)
 80017d6:	8afb      	ldrh	r3, [r7, #22]
 80017d8:	827b      	strh	r3, [r7, #18]
	payload[0] = 0x03;                        // ID: LTC_Internal_Temp
 80017da:	2303      	movs	r3, #3
 80017dc:	713b      	strb	r3, [r7, #4]
	payload[1] = (uint8_t)(temp_u16 >> 8);   // High Byte
 80017de:	8a7b      	ldrh	r3, [r7, #18]
 80017e0:	0a1b      	lsrs	r3, r3, #8
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	717b      	strb	r3, [r7, #5]
	payload[2] = (uint8_t)(temp_u16 & 0xFF); // Low Byte
 80017e8:	8a7b      	ldrh	r3, [r7, #18]
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	71bb      	strb	r3, [r7, #6]
	USB_control("slave", payload, sizeof(payload)); // = 3
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	2203      	movs	r2, #3
 80017f2:	4619      	mov	r1, r3
 80017f4:	4807      	ldr	r0, [pc, #28]	@ (8001814 <BMS+0xe8>)
 80017f6:	f001 f937 	bl	8002a68 <USB_control>
 80017fa:	e000      	b.n	80017fe <BMS+0xd2>
	if (HAL_GetTick() - last_usb < 100) return;   // nur alle 100ms (10Hz)
 80017fc:	bf00      	nop


}
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000368 	.word	0x20000368
 8001808:	20000300 	.word	0x20000300
 800180c:	1b4e81b5 	.word	0x1b4e81b5
 8001810:	200002f2 	.word	0x200002f2
 8001814:	0800b714 	.word	0x0800b714

08001818 <CAN_interrupt>:
	}
	else return 0xFFFF;
}

void CAN_interrupt()
{
 8001818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
	if (HAL_GetTick()>= last20 + 20)
 8001820:	f001 fa4c 	bl	8002cbc <HAL_GetTick>
 8001824:	4603      	mov	r3, r0
 8001826:	2200      	movs	r2, #0
 8001828:	613b      	str	r3, [r7, #16]
 800182a:	617a      	str	r2, [r7, #20]
 800182c:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <CAN_interrupt+0xa0>)
 800182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001832:	f112 0814 	adds.w	r8, r2, #20
 8001836:	f143 0900 	adc.w	r9, r3, #0
 800183a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800183e:	4611      	mov	r1, r2
 8001840:	4541      	cmp	r1, r8
 8001842:	eb73 0309 	sbcs.w	r3, r3, r9
 8001846:	d30f      	bcc.n	8001868 <CAN_interrupt+0x50>
	{
		can_put_data();           // <-- DAS FEHLT
 8001848:	f000 fa24 	bl	8001c94 <can_put_data>
		CAN_50(AMS0_databytes);
 800184c:	481b      	ldr	r0, [pc, #108]	@ (80018bc <CAN_interrupt+0xa4>)
 800184e:	f000 faf7 	bl	8001e40 <CAN_50>
		last20 = HAL_GetTick();
 8001852:	f001 fa33 	bl	8002cbc <HAL_GetTick>
 8001856:	4603      	mov	r3, r0
 8001858:	2200      	movs	r2, #0
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	60fa      	str	r2, [r7, #12]
 800185e:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <CAN_interrupt+0xa0>)
 8001860:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001864:	e9c3 1200 	strd	r1, r2, [r3]
	}
	if (HAL_GetTick()>= last100 + 100)
 8001868:	f001 fa28 	bl	8002cbc <HAL_GetTick>
 800186c:	4603      	mov	r3, r0
 800186e:	2200      	movs	r2, #0
 8001870:	469a      	mov	sl, r3
 8001872:	4693      	mov	fp, r2
 8001874:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <CAN_interrupt+0xa8>)
 8001876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187a:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 800187e:	f143 0500 	adc.w	r5, r3, #0
 8001882:	45a2      	cmp	sl, r4
 8001884:	eb7b 0305 	sbcs.w	r3, fp, r5
 8001888:	d311      	bcc.n	80018ae <CAN_interrupt+0x96>
	{
		CAN_10(AMS1_databytes);
 800188a:	480e      	ldr	r0, [pc, #56]	@ (80018c4 <CAN_interrupt+0xac>)
 800188c:	f000 fb0c 	bl	8001ea8 <CAN_10>

		HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 8001890:	2110      	movs	r1, #16
 8001892:	480d      	ldr	r0, [pc, #52]	@ (80018c8 <CAN_interrupt+0xb0>)
 8001894:	f002 fdfa 	bl	800448c <HAL_GPIO_TogglePin>
		//HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
		last100 = HAL_GetTick();
 8001898:	f001 fa10 	bl	8002cbc <HAL_GetTick>
 800189c:	4603      	mov	r3, r0
 800189e:	2200      	movs	r2, #0
 80018a0:	603b      	str	r3, [r7, #0]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <CAN_interrupt+0xa8>)
 80018a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80018aa:	e9c3 1200 	strd	r1, r2, [r3]
		//send_usb();
	}
}
 80018ae:	bf00      	nop
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018b8:	20000358 	.word	0x20000358
 80018bc:	20000348 	.word	0x20000348
 80018c0:	20000360 	.word	0x20000360
 80018c4:	20000350 	.word	0x20000350
 80018c8:	40020000 	.word	0x40020000

080018cc <CAN_TX>:
CAN_TxHeaderTypeDef IVT_MSG_COMMAND = {0x411, 0,CAN_ID_STD, CAN_RTR_DATA,8};


// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 80018cc:	b084      	sub	sp, #16
 80018ce:	b5b0      	push	{r4, r5, r7, lr}
 80018d0:	b090      	sub	sp, #64	@ 0x40
 80018d2:	af0e      	add	r7, sp, #56	@ 0x38
 80018d4:	f107 0418 	add.w	r4, r7, #24
 80018d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 80018dc:	f107 0018 	add.w	r0, r7, #24
 80018e0:	f001 ff73 	bl	80037ca <HAL_CAN_GetTxMailboxesFreeLevel>
 80018e4:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d037      	beq.n	800195c <CAN_TX+0x90>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80018ec:	463b      	mov	r3, r7
 80018ee:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80018f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80018f4:	f107 0018 	add.w	r0, r7, #24
 80018f8:	f001 fe98 	bl	800362c <HAL_CAN_AddTxMessage>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d02c      	beq.n	800195c <CAN_TX+0x90>
		{
			static uint8_t retries = 0;
			if (retries < 5) {  // Maximum retries
 8001902:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <CAN_TX+0xa8>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b04      	cmp	r3, #4
 8001908:	d81f      	bhi.n	800194a <CAN_TX+0x7e>
				retries++;
 800190a:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <CAN_TX+0xa8>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	3301      	adds	r3, #1
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4b18      	ldr	r3, [pc, #96]	@ (8001974 <CAN_TX+0xa8>)
 8001914:	701a      	strb	r2, [r3, #0]
				CAN_TX(hcan, TxHeader, TxData);
 8001916:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001918:	930c      	str	r3, [sp, #48]	@ 0x30
 800191a:	ad06      	add	r5, sp, #24
 800191c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001920:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001924:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001928:	e885 0003 	stmia.w	r5, {r0, r1}
 800192c:	466d      	mov	r5, sp
 800192e:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001932:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001934:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001936:	e894 0003 	ldmia.w	r4, {r0, r1}
 800193a:	e885 0003 	stmia.w	r5, {r0, r1}
 800193e:	f107 0318 	add.w	r3, r7, #24
 8001942:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001944:	f7ff ffc2 	bl	80018cc <CAN_TX>
 8001948:	e008      	b.n	800195c <CAN_TX+0x90>
			} else {
				retries = 0;  // Reset retry count after a failure
 800194a:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <CAN_TX+0xa8>)
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
				// Optionally, handle the failure (e.g., by logging it)
				HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001956:	4808      	ldr	r0, [pc, #32]	@ (8001978 <CAN_TX+0xac>)
 8001958:	f002 fd80 	bl	800445c <HAL_GPIO_WritePin>
		/*else
		{
			CAN_TX(hcan, TxHeader, TxData);
		}
		*/
		if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) return;
 800195c:	f107 0018 	add.w	r0, r7, #24
 8001960:	f001 ff33 	bl	80037ca <HAL_CAN_GetTxMailboxesFreeLevel>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
}
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001970:	b004      	add	sp, #16
 8001972:	4770      	bx	lr
 8001974:	200003dc 	.word	0x200003dc
 8001978:	40020c00 	.word	0x40020c00

0800197c <CAN_TX_IVT>:

	// receive CAN message
void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 800197c:	b084      	sub	sp, #16
 800197e:	b5b0      	push	{r4, r5, r7, lr}
 8001980:	b090      	sub	sp, #64	@ 0x40
 8001982:	af0e      	add	r7, sp, #56	@ 0x38
 8001984:	f107 0418 	add.w	r4, r7, #24
 8001988:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 800198c:	f107 0018 	add.w	r0, r7, #24
 8001990:	f001 ff1b 	bl	80037ca <HAL_CAN_GetTxMailboxesFreeLevel>
 8001994:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d038      	beq.n	8001a0e <CAN_TX_IVT+0x92>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800199c:	463b      	mov	r3, r7
 800199e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80019a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80019a4:	f107 0018 	add.w	r0, r7, #24
 80019a8:	f001 fe40 	bl	800362c <HAL_CAN_AddTxMessage>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d046      	beq.n	8001a40 <CAN_TX_IVT+0xc4>
		{
		    static uint8_t retries = 0;
		    if (retries < 5) {  // Maximum retries
 80019b2:	4b27      	ldr	r3, [pc, #156]	@ (8001a50 <CAN_TX_IVT+0xd4>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	d81f      	bhi.n	80019fa <CAN_TX_IVT+0x7e>
		    	retries++;
 80019ba:	4b25      	ldr	r3, [pc, #148]	@ (8001a50 <CAN_TX_IVT+0xd4>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	3301      	adds	r3, #1
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4b23      	ldr	r3, [pc, #140]	@ (8001a50 <CAN_TX_IVT+0xd4>)
 80019c4:	701a      	strb	r2, [r3, #0]
			    CAN_TX_IVT(hcan, TxHeader, TxData);
 80019c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019c8:	930c      	str	r3, [sp, #48]	@ 0x30
 80019ca:	ad06      	add	r5, sp, #24
 80019cc:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80019d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80019dc:	466d      	mov	r5, sp
 80019de:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80019e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80019ee:	f107 0318 	add.w	r3, r7, #24
 80019f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019f4:	f7ff ffc2 	bl	800197c <CAN_TX_IVT>
	}
	else
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);
	}
}
 80019f8:	e022      	b.n	8001a40 <CAN_TX_IVT+0xc4>
		        retries = 0;  // Reset retry count after a failure
 80019fa:	4b15      	ldr	r3, [pc, #84]	@ (8001a50 <CAN_TX_IVT+0xd4>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
		        HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 8001a00:	2201      	movs	r2, #1
 8001a02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a06:	4813      	ldr	r0, [pc, #76]	@ (8001a54 <CAN_TX_IVT+0xd8>)
 8001a08:	f002 fd28 	bl	800445c <HAL_GPIO_WritePin>
}
 8001a0c:	e018      	b.n	8001a40 <CAN_TX_IVT+0xc4>
		CAN_TX_IVT(hcan, TxHeader, TxData);
 8001a0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a10:	930c      	str	r3, [sp, #48]	@ 0x30
 8001a12:	ad06      	add	r5, sp, #24
 8001a14:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001a18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a20:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a24:	466d      	mov	r5, sp
 8001a26:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001a2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a2e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a32:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a36:	f107 0318 	add.w	r3, r7, #24
 8001a3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a3c:	f7ff ff9e 	bl	800197c <CAN_TX_IVT>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001a4a:	b004      	add	sp, #16
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	200003dd 	.word	0x200003dd
 8001a54:	40020c00 	.word	0x40020c00

08001a58 <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef hcan)
{
 8001a58:	b084      	sub	sp, #16
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b08a      	sub	sp, #40	@ 0x28
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001a64:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	f107 020c 	add.w	r2, r7, #12
 8001a6e:	2100      	movs	r1, #0
 8001a70:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001a74:	f001 fedd 	bl	8003832 <HAL_CAN_GetRxMessage>
	{
	}
	if( RxHeader.StdId == 0x500)		// Buttons on DIC
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001a7e:	d10f      	bne.n	8001aa0 <CAN_RX+0x48>
		{
			if((RxData[0]& 1) == 1)				// close SC
 8001a80:	793b      	ldrb	r3, [r7, #4]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d005      	beq.n	8001a96 <CAN_RX+0x3e>
			{
				ts_on = 1;
 8001a8a:	4b09      	ldr	r3, [pc, #36]	@ (8001ab0 <CAN_RX+0x58>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	701a      	strb	r2, [r3, #0]
				switch_on = 1;
 8001a90:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <CAN_RX+0x5c>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
			}

			charging = (RxData[0]>>7);
 8001a96:	793b      	ldrb	r3, [r7, #4]
 8001a98:	09db      	lsrs	r3, r3, #7
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	4b06      	ldr	r3, [pc, #24]	@ (8001ab8 <CAN_RX+0x60>)
 8001a9e:	701a      	strb	r2, [r3, #0]
		}
}
 8001aa0:	bf00      	nop
 8001aa2:	3728      	adds	r7, #40	@ 0x28
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001aaa:	b004      	add	sp, #16
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	2000037a 	.word	0x2000037a
 8001ab4:	2000037d 	.word	0x2000037d
 8001ab8:	2000037b 	.word	0x2000037b

08001abc <IVT_MODE>:


void IVT_MODE(uint8_t mode)
{
 8001abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001abe:	b093      	sub	sp, #76	@ 0x4c
 8001ac0:	af0e      	add	r7, sp, #56	@ 0x38
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
	uint8_t data[8];

	data[0] = 0x34;
 8001ac6:	2334      	movs	r3, #52	@ 0x34
 8001ac8:	723b      	strb	r3, [r7, #8]
	data[1] = mode;
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	727b      	strb	r3, [r7, #9]
	data[2] = 0x01;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001ada:	2300      	movs	r3, #0
 8001adc:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001ae6:	4e0f      	ldr	r6, [pc, #60]	@ (8001b24 <IVT_MODE+0x68>)
 8001ae8:	f107 0308 	add.w	r3, r7, #8
 8001aec:	930c      	str	r3, [sp, #48]	@ 0x30
 8001aee:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <IVT_MODE+0x6c>)
 8001af0:	ac06      	add	r4, sp, #24
 8001af2:	461d      	mov	r5, r3
 8001af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001afc:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b00:	466d      	mov	r5, sp
 8001b02:	f106 0410 	add.w	r4, r6, #16
 8001b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b12:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b16:	f7ff ff31 	bl	800197c <CAN_TX_IVT>
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200003b0 	.word	0x200003b0
 8001b28:	20000048 	.word	0x20000048

08001b2c <IVT_ACTIVATE>:

void IVT_ACTIVATE(uint8_t channel)
{
 8001b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b2e:	b093      	sub	sp, #76	@ 0x4c
 8001b30:	af0e      	add	r7, sp, #56	@ 0x38
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
	uint8_t data [8];

	data[0] = 0x20 | channel;
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f043 0320 	orr.w	r3, r3, #32
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	723b      	strb	r3, [r7, #8]
	data[1] = 0x02;
 8001b40:	2302      	movs	r3, #2
 8001b42:	727b      	strb	r3, [r7, #9]
	data[2] = 0x00;
 8001b44:	2300      	movs	r3, #0
 8001b46:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x14;
 8001b48:	2314      	movs	r3, #20
 8001b4a:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001b50:	2300      	movs	r3, #0
 8001b52:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001b54:	2300      	movs	r3, #0
 8001b56:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001b5c:	4e0e      	ldr	r6, [pc, #56]	@ (8001b98 <IVT_ACTIVATE+0x6c>)
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	930c      	str	r3, [sp, #48]	@ 0x30
 8001b64:	4b0d      	ldr	r3, [pc, #52]	@ (8001b9c <IVT_ACTIVATE+0x70>)
 8001b66:	ac06      	add	r4, sp, #24
 8001b68:	461d      	mov	r5, r3
 8001b6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b6e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b72:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b76:	466d      	mov	r5, sp
 8001b78:	f106 0410 	add.w	r4, r6, #16
 8001b7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b84:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b88:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b8c:	f7ff fef6 	bl	800197c <CAN_TX_IVT>
}
 8001b90:	bf00      	nop
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b98:	200003b0 	.word	0x200003b0
 8001b9c:	20000048 	.word	0x20000048

08001ba0 <IVT_init>:

void IVT_init()
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
	static uint32_t t = 0;
	static uint8_t state = 0;

	switch(state)
 8001ba4:	4b39      	ldr	r3, [pc, #228]	@ (8001c8c <IVT_init+0xec>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b05      	cmp	r3, #5
 8001baa:	d86d      	bhi.n	8001c88 <IVT_init+0xe8>
 8001bac:	a201      	add	r2, pc, #4	@ (adr r2, 8001bb4 <IVT_init+0x14>)
 8001bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb2:	bf00      	nop
 8001bb4:	08001bcd 	.word	0x08001bcd
 8001bb8:	08001bdf 	.word	0x08001bdf
 8001bbc:	08001c09 	.word	0x08001c09
 8001bc0:	08001c31 	.word	0x08001c31
 8001bc4:	08001c59 	.word	0x08001c59
 8001bc8:	08001c77 	.word	0x08001c77
	{
		case 0:
	        t = HAL_GetTick();   // aktuelle Zeit merken
 8001bcc:	f001 f876 	bl	8002cbc <HAL_GetTick>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8001c90 <IVT_init+0xf0>)
 8001bd4:	6013      	str	r3, [r2, #0]
	        state = 1;
 8001bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001c8c <IVT_init+0xec>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	701a      	strb	r2, [r3, #0]
	        break;
 8001bdc:	e054      	b.n	8001c88 <IVT_init+0xe8>

	     case 1:
	        if (HAL_GetTick() - t >= 1000) {
 8001bde:	f001 f86d 	bl	8002cbc <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c90 <IVT_init+0xf0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bee:	d344      	bcc.n	8001c7a <IVT_init+0xda>
	            IVT_MODE(STOP);
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f7ff ff63 	bl	8001abc <IVT_MODE>
	            t = HAL_GetTick();
 8001bf6:	f001 f861 	bl	8002cbc <HAL_GetTick>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	4a24      	ldr	r2, [pc, #144]	@ (8001c90 <IVT_init+0xf0>)
 8001bfe:	6013      	str	r3, [r2, #0]
	            state = 2;
 8001c00:	4b22      	ldr	r3, [pc, #136]	@ (8001c8c <IVT_init+0xec>)
 8001c02:	2202      	movs	r2, #2
 8001c04:	701a      	strb	r2, [r3, #0]
	        }
	        break;
 8001c06:	e038      	b.n	8001c7a <IVT_init+0xda>

	     case 2:
	    	 if (HAL_GetTick() - t >= 100) {
 8001c08:	f001 f858 	bl	8002cbc <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b20      	ldr	r3, [pc, #128]	@ (8001c90 <IVT_init+0xf0>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b63      	cmp	r3, #99	@ 0x63
 8001c16:	d932      	bls.n	8001c7e <IVT_init+0xde>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_As);
 8001c18:	2006      	movs	r0, #6
 8001c1a:	f7ff ff87 	bl	8001b2c <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 8001c1e:	f001 f84d 	bl	8002cbc <HAL_GetTick>
 8001c22:	4603      	mov	r3, r0
 8001c24:	4a1a      	ldr	r2, [pc, #104]	@ (8001c90 <IVT_init+0xf0>)
 8001c26:	6013      	str	r3, [r2, #0]
	    		 state = 3;
 8001c28:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <IVT_init+0xec>)
 8001c2a:	2203      	movs	r2, #3
 8001c2c:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001c2e:	e026      	b.n	8001c7e <IVT_init+0xde>

	     case 3:
	    	 if (HAL_GetTick() - t >= 100) {
 8001c30:	f001 f844 	bl	8002cbc <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <IVT_init+0xf0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b63      	cmp	r3, #99	@ 0x63
 8001c3e:	d920      	bls.n	8001c82 <IVT_init+0xe2>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_W);
 8001c40:	2005      	movs	r0, #5
 8001c42:	f7ff ff73 	bl	8001b2c <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 8001c46:	f001 f839 	bl	8002cbc <HAL_GetTick>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	4a10      	ldr	r2, [pc, #64]	@ (8001c90 <IVT_init+0xf0>)
 8001c4e:	6013      	str	r3, [r2, #0]
	    		 state = 4;
 8001c50:	4b0e      	ldr	r3, [pc, #56]	@ (8001c8c <IVT_init+0xec>)
 8001c52:	2204      	movs	r2, #4
 8001c54:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001c56:	e014      	b.n	8001c82 <IVT_init+0xe2>

	     case 4:
	    	 if (HAL_GetTick() - t >= 100) {
 8001c58:	f001 f830 	bl	8002cbc <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <IVT_init+0xf0>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b63      	cmp	r3, #99	@ 0x63
 8001c66:	d90e      	bls.n	8001c86 <IVT_init+0xe6>
	    		 IVT_MODE(RUN);
 8001c68:	2001      	movs	r0, #1
 8001c6a:	f7ff ff27 	bl	8001abc <IVT_MODE>
	    		 state = 5;   // fertig
 8001c6e:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <IVT_init+0xec>)
 8001c70:	2205      	movs	r2, #5
 8001c72:	701a      	strb	r2, [r3, #0]
	    	 }
	         break;
 8001c74:	e007      	b.n	8001c86 <IVT_init+0xe6>

	     case 5:
	            // done
	         break;
 8001c76:	bf00      	nop
 8001c78:	e006      	b.n	8001c88 <IVT_init+0xe8>
	        break;
 8001c7a:	bf00      	nop
 8001c7c:	e004      	b.n	8001c88 <IVT_init+0xe8>
	         break;
 8001c7e:	bf00      	nop
 8001c80:	e002      	b.n	8001c88 <IVT_init+0xe8>
	         break;
 8001c82:	bf00      	nop
 8001c84:	e000      	b.n	8001c88 <IVT_init+0xe8>
	         break;
 8001c86:	bf00      	nop
	}
}
 8001c88:	bf00      	nop
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	200003de 	.word	0x200003de
 8001c90:	200003e0 	.word	0x200003e0

08001c94 <can_put_data>:

void can_put_data()
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
	AMS0_databytes[0] = ts_volt_can;
 8001c98:	4b24      	ldr	r3, [pc, #144]	@ (8001d2c <can_put_data+0x98>)
 8001c9a:	881b      	ldrh	r3, [r3, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4b24      	ldr	r3, [pc, #144]	@ (8001d30 <can_put_data+0x9c>)
 8001ca0:	701a      	strb	r2, [r3, #0]
	AMS0_databytes[1] = (ts_volt_can >> 8);
 8001ca2:	4b22      	ldr	r3, [pc, #136]	@ (8001d2c <can_put_data+0x98>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	0a1b      	lsrs	r3, r3, #8
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	4b20      	ldr	r3, [pc, #128]	@ (8001d30 <can_put_data+0x9c>)
 8001cae:	705a      	strb	r2, [r3, #1]
	AMS0_databytes[2] = current;
 8001cb0:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <can_put_data+0xa0>)
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <can_put_data+0x9c>)
 8001cb8:	709a      	strb	r2, [r3, #2]
	AMS0_databytes[3] = (current >> 8);
 8001cba:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <can_put_data+0xa0>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	0a1b      	lsrs	r3, r3, #8
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <can_put_data+0x9c>)
 8001cc6:	70da      	strb	r2, [r3, #3]
	AMS0_databytes[4] = imdStatValue;
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d38 <can_put_data+0xa4>)
 8001cca:	881b      	ldrh	r3, [r3, #0]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <can_put_data+0x9c>)
 8001cd0:	711a      	strb	r2, [r3, #4]
	AMS0_databytes[5] = (imdStatValue>>8);
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <can_put_data+0xa4>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	0a1b      	lsrs	r3, r3, #8
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <can_put_data+0x9c>)
 8001cde:	715a      	strb	r2, [r3, #5]
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
 8001ce0:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <can_put_data+0xa8>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	b25a      	sxtb	r2, r3
 8001cea:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <can_put_data+0xac>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	b25b      	sxtb	r3, r3
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	b25a      	sxtb	r2, r3
 8001cf8:	4b12      	ldr	r3, [pc, #72]	@ (8001d44 <can_put_data+0xb0>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	b25b      	sxtb	r3, r3
 8001cfe:	019b      	lsls	r3, r3, #6
 8001d00:	b25b      	sxtb	r3, r3
 8001d02:	4313      	orrs	r3, r2
 8001d04:	b25a      	sxtb	r2, r3
 8001d06:	4b10      	ldr	r3, [pc, #64]	@ (8001d48 <can_put_data+0xb4>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	b25b      	sxtb	r3, r3
 8001d0c:	01db      	lsls	r3, r3, #7
 8001d0e:	b25b      	sxtb	r3, r3
 8001d10:	4313      	orrs	r3, r2
 8001d12:	b25b      	sxtb	r3, r3
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <can_put_data+0x9c>)
 8001d18:	719a      	strb	r2, [r3, #6]
	AMS0_databytes[7] = ams_status;
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <can_put_data+0xb8>)
 8001d1c:	781a      	ldrb	r2, [r3, #0]
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <can_put_data+0x9c>)
 8001d20:	71da      	strb	r2, [r3, #7]
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	200002ee 	.word	0x200002ee
 8001d30:	20000348 	.word	0x20000348
 8001d34:	20000378 	.word	0x20000378
 8001d38:	200002fc 	.word	0x200002fc
 8001d3c:	200003e4 	.word	0x200003e4
 8001d40:	200002ec 	.word	0x200002ec
 8001d44:	200002f0 	.word	0x200002f0
 8001d48:	200002f1 	.word	0x200002f1
 8001d4c:	2000037c 	.word	0x2000037c

08001d50 <CAN_RX_IVT>:

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8001d50:	b084      	sub	sp, #16
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b08a      	sub	sp, #40	@ 0x28
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001d5c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	f107 020c 	add.w	r2, r7, #12
 8001d66:	2100      	movs	r1, #0
 8001d68:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001d6c:	f001 fd61 	bl	8003832 <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8001d70:	4b2c      	ldr	r3, [pc, #176]	@ (8001e24 <CAN_RX_IVT+0xd4>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]

		if(RxHeader.StdId == 0x521)		// Current mA
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f240 5221 	movw	r2, #1313	@ 0x521
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d136      	bne.n	8001dee <CAN_RX_IVT+0x9e>
		{
			current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001d80:	7a7b      	ldrb	r3, [r7, #9]
 8001d82:	461a      	mov	r2, r3
 8001d84:	7a3b      	ldrb	r3, [r7, #8]
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	041b      	lsls	r3, r3, #16
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	79bb      	ldrb	r3, [r7, #6]
 8001d92:	061b      	lsls	r3, r3, #24
 8001d94:	4313      	orrs	r3, r2
 8001d96:	461a      	mov	r2, r3
 8001d98:	4b22      	ldr	r3, [pc, #136]	@ (8001e24 <CAN_RX_IVT+0xd4>)
 8001d9a:	601a      	str	r2, [r3, #0]

			if(RxData[2] >> 7 == 0)
 8001d9c:	79bb      	ldrb	r3, [r7, #6]
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	db09      	blt.n	8001db8 <CAN_RX_IVT+0x68>
			{
				//current = (current_data << 1 >> 1)/100;
				current = current_data/100;
 8001da4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e24 <CAN_RX_IVT+0xd4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a1f      	ldr	r2, [pc, #124]	@ (8001e28 <CAN_RX_IVT+0xd8>)
 8001daa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e2c <CAN_RX_IVT+0xdc>)
 8001db4:	801a      	strh	r2, [r3, #0]
 8001db6:	e009      	b.n	8001dcc <CAN_RX_IVT+0x7c>
			}
			else
			{
				current = ~current_data/100;
 8001db8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <CAN_RX_IVT+0xd4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8001e28 <CAN_RX_IVT+0xd8>)
 8001dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc4:	095b      	lsrs	r3, r3, #5
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <CAN_RX_IVT+0xdc>)
 8001dca:	801a      	strh	r2, [r3, #0]
			}
			//current = current_data/100;

			ivt_error_time = HAL_GetTick();
 8001dcc:	f000 ff76 	bl	8002cbc <HAL_GetTick>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4a17      	ldr	r2, [pc, #92]	@ (8001e30 <CAN_RX_IVT+0xe0>)
 8001dd4:	6013      	str	r3, [r2, #0]

			dc_current[4] = RxData[2];
 8001dd6:	79ba      	ldrb	r2, [r7, #6]
 8001dd8:	4b16      	ldr	r3, [pc, #88]	@ (8001e34 <CAN_RX_IVT+0xe4>)
 8001dda:	711a      	strb	r2, [r3, #4]
			dc_current[5] = RxData[3];
 8001ddc:	79fa      	ldrb	r2, [r7, #7]
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <CAN_RX_IVT+0xe4>)
 8001de0:	715a      	strb	r2, [r3, #5]
			dc_current[6] = RxData[4];
 8001de2:	7a3a      	ldrb	r2, [r7, #8]
 8001de4:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <CAN_RX_IVT+0xe4>)
 8001de6:	719a      	strb	r2, [r3, #6]
			dc_current[7] = RxData[5];
 8001de8:	7a7a      	ldrb	r2, [r7, #9]
 8001dea:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <CAN_RX_IVT+0xe4>)
 8001dec:	71da      	strb	r2, [r3, #7]

		}
		if(RxHeader.StdId == 0x527)		// Capacity As
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f240 5227 	movw	r2, #1319	@ 0x527
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d10d      	bne.n	8001e14 <CAN_RX_IVT+0xc4>
		{
			capacity_data = RxData[5] | (RxData[4] << (1*8)); //| (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001df8:	7a7b      	ldrb	r3, [r7, #9]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	7a3b      	ldrb	r3, [r7, #8]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	4313      	orrs	r3, r2
 8001e02:	461a      	mov	r2, r3
 8001e04:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <CAN_RX_IVT+0xe8>)
 8001e06:	601a      	str	r2, [r3, #0]

			AMS0_databytes[4] = RxData[4];
 8001e08:	7a3a      	ldrb	r2, [r7, #8]
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <CAN_RX_IVT+0xec>)
 8001e0c:	711a      	strb	r2, [r3, #4]
			AMS0_databytes[5] = RxData[5];
 8001e0e:	7a7a      	ldrb	r2, [r7, #9]
 8001e10:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <CAN_RX_IVT+0xec>)
 8001e12:	715a      	strb	r2, [r3, #5]
		}
}
 8001e14:	bf00      	nop
 8001e16:	3728      	adds	r7, #40	@ 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e1e:	b004      	add	sp, #16
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000374 	.word	0x20000374
 8001e28:	51eb851f 	.word	0x51eb851f
 8001e2c:	20000378 	.word	0x20000378
 8001e30:	20000384 	.word	0x20000384
 8001e34:	2000036c 	.word	0x2000036c
 8001e38:	20000380 	.word	0x20000380
 8001e3c:	20000348 	.word	0x20000348

08001e40 <CAN_50>:

void CAN_50(uint8_t precharge_data[])		// CAN Messages transmitted with 50 Hz
{
 8001e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e42:	b091      	sub	sp, #68	@ 0x44
 8001e44:	af0e      	add	r7, sp, #56	@ 0x38
 8001e46:	6078      	str	r0, [r7, #4]

	CAN_TX(hcan1, AMS0_header, precharge_data);
 8001e48:	4e14      	ldr	r6, [pc, #80]	@ (8001e9c <CAN_50+0x5c>)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	930c      	str	r3, [sp, #48]	@ 0x30
 8001e4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <CAN_50+0x60>)
 8001e50:	ac06      	add	r4, sp, #24
 8001e52:	461d      	mov	r5, r3
 8001e54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e5c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001e60:	466d      	mov	r5, sp
 8001e62:	f106 0410 	add.w	r4, r6, #16
 8001e66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e6a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e6e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e72:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e76:	f7ff fd29 	bl	80018cc <CAN_TX>


	ams_status++;
 8001e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <CAN_50+0x64>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <CAN_50+0x64>)
 8001e84:	701a      	strb	r2, [r3, #0]

	if(ams_status == 255)
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <CAN_50+0x64>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2bff      	cmp	r3, #255	@ 0xff
 8001e8c:	d102      	bne.n	8001e94 <CAN_50+0x54>
	{
		ams_status = 0;
 8001e8e:	4b05      	ldr	r3, [pc, #20]	@ (8001ea4 <CAN_50+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
	}
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e9c:	20000388 	.word	0x20000388
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	2000037c 	.word	0x2000037c

08001ea8 <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8001ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eaa:	b091      	sub	sp, #68	@ 0x44
 8001eac:	af0e      	add	r7, sp, #56	@ 0x38
 8001eae:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, bms_data);
 8001eb0:	4e1a      	ldr	r6, [pc, #104]	@ (8001f1c <CAN_10+0x74>)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	930c      	str	r3, [sp, #48]	@ 0x30
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <CAN_10+0x78>)
 8001eb8:	ac06      	add	r4, sp, #24
 8001eba:	461d      	mov	r5, r3
 8001ebc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ebe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ec0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ec4:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ec8:	466d      	mov	r5, sp
 8001eca:	f106 0410 	add.w	r4, r6, #16
 8001ece:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ed0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ed2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ed6:	e885 0003 	stmia.w	r5, {r0, r1}
 8001eda:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001ede:	f7ff fcf5 	bl	80018cc <CAN_TX>
	CAN_TX(hcan1, AMS2_header, dc_current);
 8001ee2:	4e0e      	ldr	r6, [pc, #56]	@ (8001f1c <CAN_10+0x74>)
 8001ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f24 <CAN_10+0x7c>)
 8001ee6:	930c      	str	r3, [sp, #48]	@ 0x30
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <CAN_10+0x80>)
 8001eea:	ac06      	add	r4, sp, #24
 8001eec:	461d      	mov	r5, r3
 8001eee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ef6:	e884 0003 	stmia.w	r4, {r0, r1}
 8001efa:	466d      	mov	r5, sp
 8001efc:	f106 0410 	add.w	r4, r6, #16
 8001f00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f04:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f08:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f0c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001f10:	f7ff fcdc 	bl	80018cc <CAN_TX>

	//get_ts_ready();
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f1c:	20000388 	.word	0x20000388
 8001f20:	20000018 	.word	0x20000018
 8001f24:	2000036c 	.word	0x2000036c
 8001f28:	20000030 	.word	0x20000030

08001f2c <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	@ 0x28
 8001f30:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001f32:	4b26      	ldr	r3, [pc, #152]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f34:	4a26      	ldr	r2, [pc, #152]	@ (8001fd0 <MX_CAN1_Init+0xa4>)
 8001f36:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001f38:	4b24      	ldr	r3, [pc, #144]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f3a:	2203      	movs	r2, #3
 8001f3c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f3e:	4b23      	ldr	r3, [pc, #140]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f44:	4b21      	ldr	r3, [pc, #132]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001f4a:	4b20      	ldr	r3, [pc, #128]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f4c:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001f50:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001f52:	4b1e      	ldr	r3, [pc, #120]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f54:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f58:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001f60:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001f66:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8001f6c:	4b17      	ldr	r3, [pc, #92]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f72:	4b16      	ldr	r3, [pc, #88]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f78:	4b14      	ldr	r3, [pc, #80]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f7e:	4813      	ldr	r0, [pc, #76]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001f80:	f001 f934 	bl	80031ec <HAL_CAN_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001f8a:	f000 fa9d 	bl	80024c8 <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
*/

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8001f9a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001f9e:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8001fa4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001fa8:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001fb6:	230e      	movs	r3, #14
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8001fba:	463b      	mov	r3, r7
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4803      	ldr	r0, [pc, #12]	@ (8001fcc <MX_CAN1_Init+0xa0>)
 8001fc0:	f001 fa10 	bl	80033e4 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	3728      	adds	r7, #40	@ 0x28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20000388 	.word	0x20000388
 8001fd0:	40006400 	.word	0x40006400

08001fd4 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b094      	sub	sp, #80	@ 0x50
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001fda:	4b33      	ldr	r3, [pc, #204]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8001fdc:	4a33      	ldr	r2, [pc, #204]	@ (80020ac <MX_CAN2_Init+0xd8>)
 8001fde:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001fe0:	4b31      	ldr	r3, [pc, #196]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8001fe2:	2210      	movs	r2, #16
 8001fe4:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001fe6:	4b30      	ldr	r3, [pc, #192]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001fec:	4b2e      	ldr	r3, [pc, #184]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8002000:	2200      	movs	r2, #0
 8002002:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002004:	4b28      	ldr	r3, [pc, #160]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8002006:	2200      	movs	r2, #0
 8002008:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800200a:	4b27      	ldr	r3, [pc, #156]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 800200c:	2200      	movs	r2, #0
 800200e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8002010:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8002012:	2201      	movs	r2, #1
 8002014:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002016:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8002018:	2200      	movs	r2, #0
 800201a:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800201c:	4b22      	ldr	r3, [pc, #136]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 800201e:	2200      	movs	r2, #0
 8002020:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002022:	4821      	ldr	r0, [pc, #132]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8002024:	f001 f8e2 	bl	80031ec <HAL_CAN_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800202e:	f000 fa4b 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig_ivt;

    canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 8002032:	2301      	movs	r3, #1
 8002034:	64bb      	str	r3, [r7, #72]	@ 0x48
    canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 8002036:	230e      	movs	r3, #14
 8002038:	63fb      	str	r3, [r7, #60]	@ 0x3c
    canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800203a:	2300      	movs	r3, #0
 800203c:	63bb      	str	r3, [r7, #56]	@ 0x38
    canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 800203e:	f24a 4320 	movw	r3, #42016	@ 0xa420
 8002042:	62bb      	str	r3, [r7, #40]	@ 0x28
    canfilterconfig_ivt.FilterIdLow = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	62fb      	str	r3, [r7, #44]	@ 0x2c
    canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 8002048:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800204c:	633b      	str	r3, [r7, #48]	@ 0x30
    canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 800204e:	2300      	movs	r3, #0
 8002050:	637b      	str	r3, [r7, #52]	@ 0x34
    canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 8002052:	2300      	movs	r3, #0
 8002054:	643b      	str	r3, [r7, #64]	@ 0x40
    canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 8002056:	2301      	movs	r3, #1
 8002058:	647b      	str	r3, [r7, #68]	@ 0x44
    canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 800205a:	230e      	movs	r3, #14
 800205c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 800205e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002062:	4619      	mov	r1, r3
 8002064:	4810      	ldr	r0, [pc, #64]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 8002066:	f001 f9bd 	bl	80033e4 <HAL_CAN_ConfigFilter>

    CAN_FilterTypeDef canfilterconfig_ivt1;
    canfilterconfig_ivt1.FilterActivation = CAN_FILTER_ENABLE;
 800206a:	2301      	movs	r3, #1
 800206c:	623b      	str	r3, [r7, #32]
      canfilterconfig_ivt1.FilterBank = 15;  // which filter bank to use from the assigned ones
 800206e:	230f      	movs	r3, #15
 8002070:	617b      	str	r3, [r7, #20]
      canfilterconfig_ivt1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
      canfilterconfig_ivt1.FilterIdHigh = 0x527<<5;
 8002076:	f24a 43e0 	movw	r3, #42208	@ 0xa4e0
 800207a:	603b      	str	r3, [r7, #0]
      canfilterconfig_ivt1.FilterIdLow = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	607b      	str	r3, [r7, #4]
      canfilterconfig_ivt1.FilterMaskIdHigh = 0x7FF<<5;
 8002080:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002084:	60bb      	str	r3, [r7, #8]
      canfilterconfig_ivt1.FilterMaskIdLow = 0x0000;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
      canfilterconfig_ivt1.FilterMode = CAN_FILTERMODE_IDMASK;
 800208a:	2300      	movs	r3, #0
 800208c:	61bb      	str	r3, [r7, #24]
      canfilterconfig_ivt1.FilterScale = CAN_FILTERSCALE_32BIT;
 800208e:	2301      	movs	r3, #1
 8002090:	61fb      	str	r3, [r7, #28]
      canfilterconfig_ivt1.SlaveStartFilterBank = 14;
 8002092:	230e      	movs	r3, #14
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt1);
 8002096:	463b      	mov	r3, r7
 8002098:	4619      	mov	r1, r3
 800209a:	4803      	ldr	r0, [pc, #12]	@ (80020a8 <MX_CAN2_Init+0xd4>)
 800209c:	f001 f9a2 	bl	80033e4 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 80020a0:	bf00      	nop
 80020a2:	3750      	adds	r7, #80	@ 0x50
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	200003b0 	.word	0x200003b0
 80020ac:	40006800 	.word	0x40006800

080020b0 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08c      	sub	sp, #48	@ 0x30
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a53      	ldr	r2, [pc, #332]	@ (800221c <HAL_CAN_MspInit+0x16c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d146      	bne.n	8002160 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80020d2:	4b53      	ldr	r3, [pc, #332]	@ (8002220 <HAL_CAN_MspInit+0x170>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3301      	adds	r3, #1
 80020d8:	4a51      	ldr	r2, [pc, #324]	@ (8002220 <HAL_CAN_MspInit+0x170>)
 80020da:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80020dc:	4b50      	ldr	r3, [pc, #320]	@ (8002220 <HAL_CAN_MspInit+0x170>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d10d      	bne.n	8002100 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
 80020e8:	4b4e      	ldr	r3, [pc, #312]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80020ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fc:	61bb      	str	r3, [r7, #24]
 80020fe:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	4b47      	ldr	r3, [pc, #284]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 8002106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002108:	4a46      	ldr	r2, [pc, #280]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 800210a:	f043 0302 	orr.w	r3, r3, #2
 800210e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002110:	4b44      	ldr	r3, [pc, #272]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800211c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212a:	2303      	movs	r3, #3
 800212c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800212e:	2309      	movs	r3, #9
 8002130:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002132:	f107 031c 	add.w	r3, r7, #28
 8002136:	4619      	mov	r1, r3
 8002138:	483b      	ldr	r0, [pc, #236]	@ (8002228 <HAL_CAN_MspInit+0x178>)
 800213a:	f001 fff1 	bl	8004120 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	2013      	movs	r0, #19
 8002144:	f001 ffb5 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002148:	2013      	movs	r0, #19
 800214a:	f001 ffce 	bl	80040ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	2014      	movs	r0, #20
 8002154:	f001 ffad 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002158:	2014      	movs	r0, #20
 800215a:	f001 ffc6 	bl	80040ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800215e:	e058      	b.n	8002212 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a31      	ldr	r2, [pc, #196]	@ (800222c <HAL_CAN_MspInit+0x17c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d153      	bne.n	8002212 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	4b2d      	ldr	r3, [pc, #180]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002172:	4a2c      	ldr	r2, [pc, #176]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 8002174:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002178:	6413      	str	r3, [r2, #64]	@ 0x40
 800217a:	4b2a      	ldr	r3, [pc, #168]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002186:	4b26      	ldr	r3, [pc, #152]	@ (8002220 <HAL_CAN_MspInit+0x170>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	3301      	adds	r3, #1
 800218c:	4a24      	ldr	r2, [pc, #144]	@ (8002220 <HAL_CAN_MspInit+0x170>)
 800218e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002190:	4b23      	ldr	r3, [pc, #140]	@ (8002220 <HAL_CAN_MspInit+0x170>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d10d      	bne.n	80021b4 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	4b21      	ldr	r3, [pc, #132]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 800219e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a0:	4a20      	ldr	r2, [pc, #128]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80021a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80021aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b4:	2300      	movs	r3, #0
 80021b6:	60bb      	str	r3, [r7, #8]
 80021b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	4a19      	ldr	r2, [pc, #100]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80021be:	f043 0302 	orr.w	r3, r3, #2
 80021c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c4:	4b17      	ldr	r3, [pc, #92]	@ (8002224 <HAL_CAN_MspInit+0x174>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	60bb      	str	r3, [r7, #8]
 80021ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80021d0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021de:	2303      	movs	r3, #3
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80021e2:	2309      	movs	r3, #9
 80021e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e6:	f107 031c 	add.w	r3, r7, #28
 80021ea:	4619      	mov	r1, r3
 80021ec:	480e      	ldr	r0, [pc, #56]	@ (8002228 <HAL_CAN_MspInit+0x178>)
 80021ee:	f001 ff97 	bl	8004120 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2100      	movs	r1, #0
 80021f6:	203f      	movs	r0, #63	@ 0x3f
 80021f8:	f001 ff5b 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 80021fc:	203f      	movs	r0, #63	@ 0x3f
 80021fe:	f001 ff74 	bl	80040ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002202:	2200      	movs	r2, #0
 8002204:	2100      	movs	r1, #0
 8002206:	2040      	movs	r0, #64	@ 0x40
 8002208:	f001 ff53 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800220c:	2040      	movs	r0, #64	@ 0x40
 800220e:	f001 ff6c 	bl	80040ea <HAL_NVIC_EnableIRQ>
}
 8002212:	bf00      	nop
 8002214:	3730      	adds	r7, #48	@ 0x30
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40006400 	.word	0x40006400
 8002220:	200003d8 	.word	0x200003d8
 8002224:	40023800 	.word	0x40023800
 8002228:	40020400 	.word	0x40020400
 800222c:	40006800 	.word	0x40006800

08002230 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	@ 0x28
 8002234:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002236:	f107 0314 	add.w	r3, r7, #20
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]
 8002240:	609a      	str	r2, [r3, #8]
 8002242:	60da      	str	r2, [r3, #12]
 8002244:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	4b32      	ldr	r3, [pc, #200]	@ (8002314 <MX_GPIO_Init+0xe4>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	4a31      	ldr	r2, [pc, #196]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002250:	f043 0304 	orr.w	r3, r3, #4
 8002254:	6313      	str	r3, [r2, #48]	@ 0x30
 8002256:	4b2f      	ldr	r3, [pc, #188]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	f003 0304 	and.w	r3, r3, #4
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b2b      	ldr	r3, [pc, #172]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a2a      	ldr	r2, [pc, #168]	@ (8002314 <MX_GPIO_Init+0xe4>)
 800226c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b28      	ldr	r3, [pc, #160]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	4b24      	ldr	r3, [pc, #144]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	4a23      	ldr	r2, [pc, #140]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6313      	str	r3, [r2, #48]	@ 0x30
 800228e:	4b21      	ldr	r3, [pc, #132]	@ (8002314 <MX_GPIO_Init+0xe4>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	607b      	str	r3, [r7, #4]
 800229e:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <MX_GPIO_Init+0xe4>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002314 <MX_GPIO_Init+0xe4>)
 80022a4:	f043 0302 	orr.w	r3, r3, #2
 80022a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <MX_GPIO_Init+0xe4>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	607b      	str	r3, [r7, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80022bc:	4816      	ldr	r0, [pc, #88]	@ (8002318 <MX_GPIO_Init+0xe8>)
 80022be:	f002 f8cd 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022c8:	4814      	ldr	r0, [pc, #80]	@ (800231c <MX_GPIO_Init+0xec>)
 80022ca:	f002 f8c7 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 80022ce:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80022d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d4:	2301      	movs	r3, #1
 80022d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022dc:	2300      	movs	r3, #0
 80022de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e0:	f107 0314 	add.w	r3, r7, #20
 80022e4:	4619      	mov	r1, r3
 80022e6:	480c      	ldr	r0, [pc, #48]	@ (8002318 <MX_GPIO_Init+0xe8>)
 80022e8:	f001 ff1a 	bl	8004120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80022ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f2:	2301      	movs	r3, #1
 80022f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fa:	2300      	movs	r3, #0
 80022fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f107 0314 	add.w	r3, r7, #20
 8002302:	4619      	mov	r1, r3
 8002304:	4805      	ldr	r0, [pc, #20]	@ (800231c <MX_GPIO_Init+0xec>)
 8002306:	f001 ff0b 	bl	8004120 <HAL_GPIO_Init>

}
 800230a:	bf00      	nop
 800230c:	3728      	adds	r7, #40	@ 0x28
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800
 8002318:	40020800 	.word	0x40020800
 800231c:	40020000 	.word	0x40020000

08002320 <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 8002320:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0

	//LED gr√ºn (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 8002328:	f000 fcc8 	bl	8002cbc <HAL_GetTick>
 800232c:	4603      	mov	r3, r0
 800232e:	2200      	movs	r2, #0
 8002330:	4698      	mov	r8, r3
 8002332:	4691      	mov	r9, r2
 8002334:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 500){
 8002338:	4b0d      	ldr	r3, [pc, #52]	@ (8002370 <gpio+0x50>)
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002342:	1a84      	subs	r4, r0, r2
 8002344:	eb61 0503 	sbc.w	r5, r1, r3
 8002348:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 800234c:	f175 0300 	sbcs.w	r3, r5, #0
 8002350:	d309      	bcc.n	8002366 <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 8002352:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002356:	4807      	ldr	r0, [pc, #28]	@ (8002374 <gpio+0x54>)
 8002358:	f002 f898 	bl	800448c <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 800235c:	4904      	ldr	r1, [pc, #16]	@ (8002370 <gpio+0x50>)
 800235e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002362:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002370:	200003e8 	.word	0x200003e8
 8002374:	40020800 	.word	0x40020800

08002378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800237c:	f000 fc3a 	bl	8002bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002380:	f000 f85c 	bl	800243c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002384:	f7ff ff54 	bl	8002230 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8002388:	f008 fb72 	bl	800aa70 <MX_USB_DEVICE_Init>

  MX_TIM9_Init();
 800238c:	f000 fa4a 	bl	8002824 <MX_TIM9_Init>
  MX_ADC1_Init();
 8002390:	f7fe ffe2 	bl	8001358 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002394:	f7ff f832 	bl	80013fc <MX_ADC2_Init>
  MX_CAN1_Init();
 8002398:	f7ff fdc8 	bl	8001f2c <MX_CAN1_Init>
  MX_CAN2_Init();
 800239c:	f7ff fe1a 	bl	8001fd4 <MX_CAN2_Init>

  MX_TIM2_Init();
 80023a0:	f000 f9f4 	bl	800278c <MX_TIM2_Init>
  MX_SPI3_Init();
 80023a4:	f000 f8a0 	bl	80024e8 <MX_SPI3_Init>

  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 80023a8:	2201      	movs	r2, #1
 80023aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023ae:	481e      	ldr	r0, [pc, #120]	@ (8002428 <main+0xb0>)
 80023b0:	f002 f854 	bl	800445c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 80023b4:	2201      	movs	r2, #1
 80023b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ba:	481b      	ldr	r0, [pc, #108]	@ (8002428 <main+0xb0>)
 80023bc:	f002 f84e 	bl	800445c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 80023c0:	2201      	movs	r2, #1
 80023c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023c6:	4818      	ldr	r0, [pc, #96]	@ (8002428 <main+0xb0>)
 80023c8:	f002 f848 	bl	800445c <HAL_GPIO_WritePin>
    //set hebt die Spannung an (+), led aus, in schematik anschauen
    //reset ist (-), led an

  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 80023cc:	4817      	ldr	r0, [pc, #92]	@ (800242c <main+0xb4>)
 80023ce:	f004 fb25 	bl	8006a1c <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 80023d2:	4817      	ldr	r0, [pc, #92]	@ (8002430 <main+0xb8>)
 80023d4:	f001 f8e6 	bl	80035a4 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 80023d8:	4816      	ldr	r0, [pc, #88]	@ (8002434 <main+0xbc>)
 80023da:	f001 f8e3 	bl	80035a4 <HAL_CAN_Start>
  BMS_init();
 80023de:	f7ff f99f 	bl	8001720 <BMS_init>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80023e2:	2102      	movs	r1, #2
 80023e4:	4812      	ldr	r0, [pc, #72]	@ (8002430 <main+0xb8>)
 80023e6:	f001 fb45 	bl	8003a74 <HAL_CAN_ActivateNotification>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <main+0x7c>
    {
        Error_Handler();
 80023f0:	f000 f86a 	bl	80024c8 <Error_Handler>
    }

  if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80023f4:	2102      	movs	r1, #2
 80023f6:	480f      	ldr	r0, [pc, #60]	@ (8002434 <main+0xbc>)
 80023f8:	f001 fb3c 	bl	8003a74 <HAL_CAN_ActivateNotification>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <main+0x8e>
      {
          Error_Handler();
 8002402:	f000 f861 	bl	80024c8 <Error_Handler>
      }

  	 HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2);   // main channel
 8002406:	2104      	movs	r1, #4
 8002408:	480b      	ldr	r0, [pc, #44]	@ (8002438 <main+0xc0>)
 800240a:	f004 fca9 	bl	8006d60 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start(&htim9, TIM_CHANNEL_1);   // indirect channel
 800240e:	2100      	movs	r1, #0
 8002410:	4809      	ldr	r0, [pc, #36]	@ (8002438 <main+0xc0>)
 8002412:	f004 fbc9 	bl	8006ba8 <HAL_TIM_IC_Start>

  IVT_init();
 8002416:	f7ff fbc3 	bl	8001ba0 <IVT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BMS();
 800241a:	f7ff f987 	bl	800172c <BMS>
	  gpio();
 800241e:	f7ff ff7f 	bl	8002320 <gpio>
	  BMS();
 8002422:	bf00      	nop
 8002424:	e7f9      	b.n	800241a <main+0xa2>
 8002426:	bf00      	nop
 8002428:	40020800 	.word	0x40020800
 800242c:	2000044c 	.word	0x2000044c
 8002430:	20000388 	.word	0x20000388
 8002434:	200003b0 	.word	0x200003b0
 8002438:	20000494 	.word	0x20000494

0800243c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b092      	sub	sp, #72	@ 0x48
 8002440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002442:	f107 0318 	add.w	r3, r7, #24
 8002446:	2230      	movs	r2, #48	@ 0x30
 8002448:	2100      	movs	r1, #0
 800244a:	4618      	mov	r0, r3
 800244c:	f009 f8bc 	bl	800b5c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	2200      	movs	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	605a      	str	r2, [r3, #4]
 8002458:	609a      	str	r2, [r3, #8]
 800245a:	60da      	str	r2, [r3, #12]
 800245c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800245e:	2301      	movs	r3, #1
 8002460:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002462:	2301      	movs	r3, #1
 8002464:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002466:	2302      	movs	r3, #2
 8002468:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800246a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800246e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002470:	2319      	movs	r3, #25
 8002472:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002474:	23c0      	movs	r3, #192	@ 0xc0
 8002476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002478:	2302      	movs	r3, #2
 800247a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800247c:	2304      	movs	r3, #4
 800247e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002480:	f107 0318 	add.w	r3, r7, #24
 8002484:	4618      	mov	r0, r3
 8002486:	f003 fa3b 	bl	8005900 <HAL_RCC_OscConfig>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002490:	f000 f81a 	bl	80024c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002494:	230f      	movs	r3, #15
 8002496:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002498:	2302      	movs	r3, #2
 800249a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800249c:	2300      	movs	r3, #0
 800249e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024aa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80024ac:	1d3b      	adds	r3, r7, #4
 80024ae:	2103      	movs	r1, #3
 80024b0:	4618      	mov	r0, r3
 80024b2:	f003 fc79 	bl	8005da8 <HAL_RCC_ClockConfig>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80024bc:	f000 f804 	bl	80024c8 <Error_Handler>
  }
}
 80024c0:	bf00      	nop
 80024c2:	3748      	adds	r7, #72	@ 0x48
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024cc:	b672      	cpsid	i
}
 80024ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_RD_GPIO_Port, LED_RD_Pin);
 80024d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024d4:	4803      	ldr	r0, [pc, #12]	@ (80024e4 <Error_Handler+0x1c>)
 80024d6:	f001 ffd9 	bl	800448c <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 80024da:	20c8      	movs	r0, #200	@ 0xc8
 80024dc:	f000 fbf8 	bl	8002cd0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_RD_GPIO_Port, LED_RD_Pin);
 80024e0:	bf00      	nop
 80024e2:	e7f5      	b.n	80024d0 <Error_Handler+0x8>
 80024e4:	40020800 	.word	0x40020800

080024e8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80024ec:	4b17      	ldr	r3, [pc, #92]	@ (800254c <MX_SPI3_Init+0x64>)
 80024ee:	4a18      	ldr	r2, [pc, #96]	@ (8002550 <MX_SPI3_Init+0x68>)
 80024f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80024f2:	4b16      	ldr	r3, [pc, #88]	@ (800254c <MX_SPI3_Init+0x64>)
 80024f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80024fa:	4b14      	ldr	r3, [pc, #80]	@ (800254c <MX_SPI3_Init+0x64>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002500:	4b12      	ldr	r3, [pc, #72]	@ (800254c <MX_SPI3_Init+0x64>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002506:	4b11      	ldr	r3, [pc, #68]	@ (800254c <MX_SPI3_Init+0x64>)
 8002508:	2202      	movs	r2, #2
 800250a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800250c:	4b0f      	ldr	r3, [pc, #60]	@ (800254c <MX_SPI3_Init+0x64>)
 800250e:	2201      	movs	r2, #1
 8002510:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002512:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <MX_SPI3_Init+0x64>)
 8002514:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002518:	619a      	str	r2, [r3, #24]
  //hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800251a:	4b0c      	ldr	r3, [pc, #48]	@ (800254c <MX_SPI3_Init+0x64>)
 800251c:	2230      	movs	r2, #48	@ 0x30
 800251e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002520:	4b0a      	ldr	r3, [pc, #40]	@ (800254c <MX_SPI3_Init+0x64>)
 8002522:	2200      	movs	r2, #0
 8002524:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002526:	4b09      	ldr	r3, [pc, #36]	@ (800254c <MX_SPI3_Init+0x64>)
 8002528:	2200      	movs	r2, #0
 800252a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <MX_SPI3_Init+0x64>)
 800252e:	2200      	movs	r2, #0
 8002530:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <MX_SPI3_Init+0x64>)
 8002534:	220a      	movs	r2, #10
 8002536:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002538:	4804      	ldr	r0, [pc, #16]	@ (800254c <MX_SPI3_Init+0x64>)
 800253a:	f003 fdf1 	bl	8006120 <HAL_SPI_Init>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002544:	f7ff ffc0 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	200003f0 	.word	0x200003f0
 8002550:	40003c00 	.word	0x40003c00

08002554 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08a      	sub	sp, #40	@ 0x28
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255c:	f107 0314 	add.w	r3, r7, #20
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a19      	ldr	r2, [pc, #100]	@ (80025d8 <HAL_SPI_MspInit+0x84>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d12c      	bne.n	80025d0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	613b      	str	r3, [r7, #16]
 800257a:	4b18      	ldr	r3, [pc, #96]	@ (80025dc <HAL_SPI_MspInit+0x88>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257e:	4a17      	ldr	r2, [pc, #92]	@ (80025dc <HAL_SPI_MspInit+0x88>)
 8002580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002584:	6413      	str	r3, [r2, #64]	@ 0x40
 8002586:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <HAL_SPI_MspInit+0x88>)
 8002588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800258e:	613b      	str	r3, [r7, #16]
 8002590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002592:	2300      	movs	r3, #0
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	4b11      	ldr	r3, [pc, #68]	@ (80025dc <HAL_SPI_MspInit+0x88>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	4a10      	ldr	r2, [pc, #64]	@ (80025dc <HAL_SPI_MspInit+0x88>)
 800259c:	f043 0304 	orr.w	r3, r3, #4
 80025a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a2:	4b0e      	ldr	r3, [pc, #56]	@ (80025dc <HAL_SPI_MspInit+0x88>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80025ae:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80025b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b4:	2302      	movs	r3, #2
 80025b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025bc:	2303      	movs	r3, #3
 80025be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80025c0:	2306      	movs	r3, #6
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	4619      	mov	r1, r3
 80025ca:	4805      	ldr	r0, [pc, #20]	@ (80025e0 <HAL_SPI_MspInit+0x8c>)
 80025cc:	f001 fda8 	bl	8004120 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80025d0:	bf00      	nop
 80025d2:	3728      	adds	r7, #40	@ 0x28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40003c00 	.word	0x40003c00
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40020800 	.word	0x40020800

080025e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
 80025ee:	4b0f      	ldr	r3, [pc, #60]	@ (800262c <HAL_MspInit+0x48>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f2:	4a0e      	ldr	r2, [pc, #56]	@ (800262c <HAL_MspInit+0x48>)
 80025f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025fa:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <HAL_MspInit+0x48>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	4b08      	ldr	r3, [pc, #32]	@ (800262c <HAL_MspInit+0x48>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	4a07      	ldr	r2, [pc, #28]	@ (800262c <HAL_MspInit+0x48>)
 8002610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002614:	6413      	str	r3, [r2, #64]	@ 0x40
 8002616:	4b05      	ldr	r3, [pc, #20]	@ (800262c <HAL_MspInit+0x48>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr
 800262c:	40023800 	.word	0x40023800

08002630 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <NMI_Handler+0x4>

08002638 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800263c:	bf00      	nop
 800263e:	e7fd      	b.n	800263c <HardFault_Handler+0x4>

08002640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002644:	bf00      	nop
 8002646:	e7fd      	b.n	8002644 <MemManage_Handler+0x4>

08002648 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800264c:	bf00      	nop
 800264e:	e7fd      	b.n	800264c <BusFault_Handler+0x4>

08002650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002654:	bf00      	nop
 8002656:	e7fd      	b.n	8002654 <UsageFault_Handler+0x4>

08002658 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002674:	bf00      	nop
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002680:	f000 fb0a 	bl	8002c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002684:	bf00      	nop
 8002686:	bd80      	pop	{r7, pc}

08002688 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800268c:	4802      	ldr	r0, [pc, #8]	@ (8002698 <CAN1_TX_IRQHandler+0x10>)
 800268e:	f001 fa16 	bl	8003abe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000388 	.word	0x20000388

0800269c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <CAN1_RX0_IRQHandler+0x10>)
 80026a2:	f001 fa0c 	bl	8003abe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000388 	.word	0x20000388

080026b0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80026b4:	4802      	ldr	r0, [pc, #8]	@ (80026c0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80026b6:	f004 fc7b 	bl	8006fb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000494 	.word	0x20000494

080026c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026c8:	4802      	ldr	r0, [pc, #8]	@ (80026d4 <TIM2_IRQHandler+0x10>)
 80026ca:	f004 fc71 	bl	8006fb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	2000044c 	.word	0x2000044c

080026d8 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80026dc:	4802      	ldr	r0, [pc, #8]	@ (80026e8 <CAN2_TX_IRQHandler+0x10>)
 80026de:	f001 f9ee 	bl	8003abe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200003b0 	.word	0x200003b0

080026ec <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80026f0:	4802      	ldr	r0, [pc, #8]	@ (80026fc <CAN2_RX0_IRQHandler+0x10>)
 80026f2:	f001 f9e4 	bl	8003abe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	200003b0 	.word	0x200003b0

08002700 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002704:	4802      	ldr	r0, [pc, #8]	@ (8002710 <OTG_FS_IRQHandler+0x10>)
 8002706:	f002 f80b 	bl	8004720 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	200011e8 	.word	0x200011e8

08002714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800271c:	4a14      	ldr	r2, [pc, #80]	@ (8002770 <_sbrk+0x5c>)
 800271e:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <_sbrk+0x60>)
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002728:	4b13      	ldr	r3, [pc, #76]	@ (8002778 <_sbrk+0x64>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d102      	bne.n	8002736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002730:	4b11      	ldr	r3, [pc, #68]	@ (8002778 <_sbrk+0x64>)
 8002732:	4a12      	ldr	r2, [pc, #72]	@ (800277c <_sbrk+0x68>)
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <_sbrk+0x64>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	429a      	cmp	r2, r3
 8002742:	d207      	bcs.n	8002754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002744:	f008 ff58 	bl	800b5f8 <__errno>
 8002748:	4603      	mov	r3, r0
 800274a:	220c      	movs	r2, #12
 800274c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800274e:	f04f 33ff 	mov.w	r3, #4294967295
 8002752:	e009      	b.n	8002768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800275a:	4b07      	ldr	r3, [pc, #28]	@ (8002778 <_sbrk+0x64>)
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4413      	add	r3, r2
 8002762:	4a05      	ldr	r2, [pc, #20]	@ (8002778 <_sbrk+0x64>)
 8002764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002766:	68fb      	ldr	r3, [r7, #12]
}
 8002768:	4618      	mov	r0, r3
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	2000c000 	.word	0x2000c000
 8002774:	00000400 	.word	0x00000400
 8002778:	20000448 	.word	0x20000448
 800277c:	20001810 	.word	0x20001810

08002780 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr

0800278c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002792:	f107 0308 	add.w	r3, r7, #8
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027a0:	463b      	mov	r3, r7
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027b2:	222f      	movs	r2, #47	@ 0x2f
 80027b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80027bc:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027be:	f242 7210 	movw	r2, #10000	@ 0x2710
 80027c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c4:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ca:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027d0:	4813      	ldr	r0, [pc, #76]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027d2:	f004 f8d4 	bl	800697e <HAL_TIM_Base_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80027dc:	f7ff fe74 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027e6:	f107 0308 	add.w	r3, r7, #8
 80027ea:	4619      	mov	r1, r3
 80027ec:	480c      	ldr	r0, [pc, #48]	@ (8002820 <MX_TIM2_Init+0x94>)
 80027ee:	f004 fd6b 	bl	80072c8 <HAL_TIM_ConfigClockSource>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80027f8:	f7ff fe66 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027fc:	2300      	movs	r3, #0
 80027fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002800:	2300      	movs	r3, #0
 8002802:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002804:	463b      	mov	r3, r7
 8002806:	4619      	mov	r1, r3
 8002808:	4805      	ldr	r0, [pc, #20]	@ (8002820 <MX_TIM2_Init+0x94>)
 800280a:	f005 f9e3 	bl	8007bd4 <HAL_TIMEx_MasterConfigSynchronization>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002814:	f7ff fe58 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002818:	bf00      	nop
 800281a:	3718      	adds	r7, #24
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	2000044c 	.word	0x2000044c

08002824 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08e      	sub	sp, #56	@ 0x38
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800282a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	60da      	str	r2, [r3, #12]
 8002846:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002854:	4b35      	ldr	r3, [pc, #212]	@ (800292c <MX_TIM9_Init+0x108>)
 8002856:	4a36      	ldr	r2, [pc, #216]	@ (8002930 <MX_TIM9_Init+0x10c>)
 8002858:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800285a:	4b34      	ldr	r3, [pc, #208]	@ (800292c <MX_TIM9_Init+0x108>)
 800285c:	2200      	movs	r2, #0
 800285e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002860:	4b32      	ldr	r3, [pc, #200]	@ (800292c <MX_TIM9_Init+0x108>)
 8002862:	2200      	movs	r2, #0
 8002864:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002866:	4b31      	ldr	r3, [pc, #196]	@ (800292c <MX_TIM9_Init+0x108>)
 8002868:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800286c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286e:	4b2f      	ldr	r3, [pc, #188]	@ (800292c <MX_TIM9_Init+0x108>)
 8002870:	2200      	movs	r2, #0
 8002872:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002874:	4b2d      	ldr	r3, [pc, #180]	@ (800292c <MX_TIM9_Init+0x108>)
 8002876:	2200      	movs	r2, #0
 8002878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800287a:	482c      	ldr	r0, [pc, #176]	@ (800292c <MX_TIM9_Init+0x108>)
 800287c:	f004 f87f 	bl	800697e <HAL_TIM_Base_Init>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8002886:	f7ff fe1f 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800288a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800288e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002890:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002894:	4619      	mov	r1, r3
 8002896:	4825      	ldr	r0, [pc, #148]	@ (800292c <MX_TIM9_Init+0x108>)
 8002898:	f004 fd16 	bl	80072c8 <HAL_TIM_ConfigClockSource>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 80028a2:	f7ff fe11 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80028a6:	4821      	ldr	r0, [pc, #132]	@ (800292c <MX_TIM9_Init+0x108>)
 80028a8:	f004 f926 	bl	8006af8 <HAL_TIM_IC_Init>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 80028b2:	f7ff fe09 	bl	80024c8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80028b6:	2304      	movs	r3, #4
 80028b8:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80028ba:	2360      	movs	r3, #96	@ 0x60
 80028bc:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80028be:	2302      	movs	r3, #2
 80028c0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	4619      	mov	r1, r3
 80028d0:	4816      	ldr	r0, [pc, #88]	@ (800292c <MX_TIM9_Init+0x108>)
 80028d2:	f004 fdc0 	bl	8007456 <HAL_TIM_SlaveConfigSynchro>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 80028dc:	f7ff fdf4 	bl	80024c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80028e0:	2300      	movs	r3, #0
 80028e2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80028e4:	2302      	movs	r3, #2
 80028e6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	2200      	movs	r2, #0
 80028f4:	4619      	mov	r1, r3
 80028f6:	480d      	ldr	r0, [pc, #52]	@ (800292c <MX_TIM9_Init+0x108>)
 80028f8:	f004 fc4a 	bl	8007190 <HAL_TIM_IC_ConfigChannel>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 8002902:	f7ff fde1 	bl	80024c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002906:	2302      	movs	r3, #2
 8002908:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800290a:	2301      	movs	r3, #1
 800290c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	2204      	movs	r2, #4
 8002912:	4619      	mov	r1, r3
 8002914:	4805      	ldr	r0, [pc, #20]	@ (800292c <MX_TIM9_Init+0x108>)
 8002916:	f004 fc3b 	bl	8007190 <HAL_TIM_IC_ConfigChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 8002920:	f7ff fdd2 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002924:	bf00      	nop
 8002926:	3738      	adds	r7, #56	@ 0x38
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000494 	.word	0x20000494
 8002930:	40014000 	.word	0x40014000

08002934 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08a      	sub	sp, #40	@ 0x28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002954:	d116      	bne.n	8002984 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
 800295a:	4b29      	ldr	r3, [pc, #164]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	4a28      	ldr	r2, [pc, #160]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6413      	str	r3, [r2, #64]	@ 0x40
 8002966:	4b26      	ldr	r3, [pc, #152]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002972:	2200      	movs	r2, #0
 8002974:	2100      	movs	r1, #0
 8002976:	201c      	movs	r0, #28
 8002978:	f001 fb9b 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800297c:	201c      	movs	r0, #28
 800297e:	f001 fbb4 	bl	80040ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002982:	e038      	b.n	80029f6 <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a1e      	ldr	r2, [pc, #120]	@ (8002a04 <HAL_TIM_Base_MspInit+0xd0>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d133      	bne.n	80029f6 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	4b1b      	ldr	r3, [pc, #108]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	4a1a      	ldr	r2, [pc, #104]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 8002998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299c:	6453      	str	r3, [r2, #68]	@ 0x44
 800299e:	4b18      	ldr	r3, [pc, #96]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	4b14      	ldr	r3, [pc, #80]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b2:	4a13      	ldr	r2, [pc, #76]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ba:	4b11      	ldr	r3, [pc, #68]	@ (8002a00 <HAL_TIM_Base_MspInit+0xcc>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029c6:	2308      	movs	r3, #8
 80029c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ca:	2302      	movs	r3, #2
 80029cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d2:	2300      	movs	r3, #0
 80029d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80029d6:	2303      	movs	r3, #3
 80029d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029da:	f107 0314 	add.w	r3, r7, #20
 80029de:	4619      	mov	r1, r3
 80029e0:	4809      	ldr	r0, [pc, #36]	@ (8002a08 <HAL_TIM_Base_MspInit+0xd4>)
 80029e2:	f001 fb9d 	bl	8004120 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	2100      	movs	r1, #0
 80029ea:	2018      	movs	r0, #24
 80029ec:	f001 fb61 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80029f0:	2018      	movs	r0, #24
 80029f2:	f001 fb7a 	bl	80040ea <HAL_NVIC_EnableIRQ>
}
 80029f6:	bf00      	nop
 80029f8:	3728      	adds	r7, #40	@ 0x28
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800
 8002a04:	40014000 	.word	0x40014000
 8002a08:	40020000 	.word	0x40020000

08002a0c <CDC_SendBlocking>:
|______________|
*/
extern USBD_HandleTypeDef hUsbDeviceFS;

uint8_t CDC_SendBlocking(uint8_t *buf, uint16_t len, uint32_t timeout_ms)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	460b      	mov	r3, r1
 8002a16:	607a      	str	r2, [r7, #4]
 8002a18:	817b      	strh	r3, [r7, #10]
    // nur senden wenn USB wirklich fertig eingerichtet ist
    if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 8002a1a:	4b12      	ldr	r3, [pc, #72]	@ (8002a64 <CDC_SendBlocking+0x58>)
 8002a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d001      	beq.n	8002a28 <CDC_SendBlocking+0x1c>
    {
    	return 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e019      	b.n	8002a5c <CDC_SendBlocking+0x50>
        HAL_Delay(100);
        return 0;
        */
    }

    uint32_t start = HAL_GetTick();
 8002a28:	f000 f948 	bl	8002cbc <HAL_GetTick>
 8002a2c:	6178      	str	r0, [r7, #20]

    while (CDC_Transmit_FS(buf, len) == USBD_BUSY)
 8002a2e:	e00c      	b.n	8002a4a <CDC_SendBlocking+0x3e>
    {
        if ((HAL_GetTick() - start) > timeout_ms)
 8002a30:	f000 f944 	bl	8002cbc <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d201      	bcs.n	8002a44 <CDC_SendBlocking+0x38>
            return 0;
 8002a40:	2300      	movs	r3, #0
 8002a42:	e00b      	b.n	8002a5c <CDC_SendBlocking+0x50>

        HAL_Delay(1);
 8002a44:	2001      	movs	r0, #1
 8002a46:	f000 f943 	bl	8002cd0 <HAL_Delay>
    while (CDC_Transmit_FS(buf, len) == USBD_BUSY)
 8002a4a:	897b      	ldrh	r3, [r7, #10]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f008 f8cc 	bl	800abec <CDC_Transmit_FS>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d0ea      	beq.n	8002a30 <CDC_SendBlocking+0x24>
    }
    return 1;
 8002a5a:	2301      	movs	r3, #1
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000524 	.word	0x20000524

08002a68 <USB_control>:

void USB_control(const char *broadcaster, uint8_t *usb_data, uint8_t data_size_bytes)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	4613      	mov	r3, r2
 8002a74:	71fb      	strb	r3, [r7, #7]
    uint8_t type = 0x00;
 8002a76:	2300      	movs	r3, #0
 8002a78:	75fb      	strb	r3, [r7, #23]

    if (strcmp(broadcaster, "slave") == 0)      type = 0x03;
 8002a7a:	4916      	ldr	r1, [pc, #88]	@ (8002ad4 <USB_control+0x6c>)
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f7fd fba3 	bl	80001c8 <strcmp>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d102      	bne.n	8002a8e <USB_control+0x26>
 8002a88:	2303      	movs	r3, #3
 8002a8a:	75fb      	strb	r3, [r7, #23]
 8002a8c:	e012      	b.n	8002ab4 <USB_control+0x4c>
    else if (strcmp(broadcaster, "tsac") == 0)  type = 0x01;
 8002a8e:	4912      	ldr	r1, [pc, #72]	@ (8002ad8 <USB_control+0x70>)
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f7fd fb99 	bl	80001c8 <strcmp>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d102      	bne.n	8002aa2 <USB_control+0x3a>
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	75fb      	strb	r3, [r7, #23]
 8002aa0:	e008      	b.n	8002ab4 <USB_control+0x4c>
    else if (strcmp(broadcaster, "debug") == 0) type = 0x02;
 8002aa2:	490e      	ldr	r1, [pc, #56]	@ (8002adc <USB_control+0x74>)
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7fd fb8f 	bl	80001c8 <strcmp>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <USB_control+0x4c>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	75fb      	strb	r3, [r7, #23]

    // data_size_bytes muss N*3 sein
    uint8_t triplet_count = (uint8_t)(data_size_bytes / 3);
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae0 <USB_control+0x78>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	085b      	lsrs	r3, r3, #1
 8002abe:	75bb      	strb	r3, [r7, #22]
    USB_transmit(type, usb_data, triplet_count);
 8002ac0:	7dba      	ldrb	r2, [r7, #22]
 8002ac2:	7dfb      	ldrb	r3, [r7, #23]
 8002ac4:	68b9      	ldr	r1, [r7, #8]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 f80c 	bl	8002ae4 <USB_transmit>
}
 8002acc:	bf00      	nop
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	0800b728 	.word	0x0800b728
 8002ad8:	0800b730 	.word	0x0800b730
 8002adc:	0800b738 	.word	0x0800b738
 8002ae0:	aaaaaaab 	.word	0xaaaaaaab

08002ae4 <USB_transmit>:

void USB_transmit(uint8_t type, const uint8_t *data_shit, uint8_t shit_count)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	6039      	str	r1, [r7, #0]
 8002aee:	71fb      	strb	r3, [r7, #7]
 8002af0:	4613      	mov	r3, r2
 8002af2:	71bb      	strb	r3, [r7, #6]
    uint8_t payload_len = (uint8_t)(shit_count * 3);   // [ID][H][L]
 8002af4:	79bb      	ldrb	r3, [r7, #6]
 8002af6:	461a      	mov	r2, r3
 8002af8:	0052      	lsls	r2, r2, #1
 8002afa:	4413      	add	r3, r2
 8002afc:	737b      	strb	r3, [r7, #13]

    if (payload_len > 62) {
 8002afe:	7b7b      	ldrb	r3, [r7, #13]
 8002b00:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b02:	d846      	bhi.n	8002b92 <USB_transmit+0xae>
        return;
    }

    static uint8_t packet[64];
    uint8_t index = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	73fb      	strb	r3, [r7, #15]

    packet[index++] = type;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	73fa      	strb	r2, [r7, #15]
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4a22      	ldr	r2, [pc, #136]	@ (8002b9c <USB_transmit+0xb8>)
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	5453      	strb	r3, [r2, r1]
    packet[index++] = payload_len;
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	73fa      	strb	r2, [r7, #15]
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b9c <USB_transmit+0xb8>)
 8002b20:	7b7b      	ldrb	r3, [r7, #13]
 8002b22:	5453      	strb	r3, [r2, r1]

    for (uint8_t i = 0; i < shit_count; i++) {
 8002b24:	2300      	movs	r3, #0
 8002b26:	73bb      	strb	r3, [r7, #14]
 8002b28:	e027      	b.n	8002b7a <USB_transmit+0x96>
        uint8_t base = (uint8_t)(i * 3);
 8002b2a:	7bbb      	ldrb	r3, [r7, #14]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	0052      	lsls	r2, r2, #1
 8002b30:	4413      	add	r3, r2
 8002b32:	733b      	strb	r3, [r7, #12]
        packet[index++] = data_shit[base + 0]; // ID
 8002b34:	7b3b      	ldrb	r3, [r7, #12]
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	441a      	add	r2, r3
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	1c59      	adds	r1, r3, #1
 8002b3e:	73f9      	strb	r1, [r7, #15]
 8002b40:	4619      	mov	r1, r3
 8002b42:	7812      	ldrb	r2, [r2, #0]
 8002b44:	4b15      	ldr	r3, [pc, #84]	@ (8002b9c <USB_transmit+0xb8>)
 8002b46:	545a      	strb	r2, [r3, r1]
        packet[index++] = data_shit[base + 1]; // HIGH
 8002b48:	7b3b      	ldrb	r3, [r7, #12]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	441a      	add	r2, r3
 8002b50:	7bfb      	ldrb	r3, [r7, #15]
 8002b52:	1c59      	adds	r1, r3, #1
 8002b54:	73f9      	strb	r1, [r7, #15]
 8002b56:	4619      	mov	r1, r3
 8002b58:	7812      	ldrb	r2, [r2, #0]
 8002b5a:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <USB_transmit+0xb8>)
 8002b5c:	545a      	strb	r2, [r3, r1]
        packet[index++] = data_shit[base + 2]; // LOW
 8002b5e:	7b3b      	ldrb	r3, [r7, #12]
 8002b60:	3302      	adds	r3, #2
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	441a      	add	r2, r3
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	1c59      	adds	r1, r3, #1
 8002b6a:	73f9      	strb	r1, [r7, #15]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	7812      	ldrb	r2, [r2, #0]
 8002b70:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <USB_transmit+0xb8>)
 8002b72:	545a      	strb	r2, [r3, r1]
    for (uint8_t i = 0; i < shit_count; i++) {
 8002b74:	7bbb      	ldrb	r3, [r7, #14]
 8002b76:	3301      	adds	r3, #1
 8002b78:	73bb      	strb	r3, [r7, #14]
 8002b7a:	7bba      	ldrb	r2, [r7, #14]
 8002b7c:	79bb      	ldrb	r3, [r7, #6]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d3d3      	bcc.n	8002b2a <USB_transmit+0x46>
    }

    //CDC_Transmit_FS(packet, index);
    CDC_SendBlocking(packet, index, 50);
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2232      	movs	r2, #50	@ 0x32
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4804      	ldr	r0, [pc, #16]	@ (8002b9c <USB_transmit+0xb8>)
 8002b8c:	f7ff ff3e 	bl	8002a0c <CDC_SendBlocking>
 8002b90:	e000      	b.n	8002b94 <USB_transmit+0xb0>
        return;
 8002b92:	bf00      	nop
}
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	200004dc 	.word	0x200004dc

08002ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ba0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bd8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002ba4:	f7ff fdec 	bl	8002780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ba8:	480c      	ldr	r0, [pc, #48]	@ (8002bdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002baa:	490d      	ldr	r1, [pc, #52]	@ (8002be0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bac:	4a0d      	ldr	r2, [pc, #52]	@ (8002be4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bb0:	e002      	b.n	8002bb8 <LoopCopyDataInit>

08002bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bb6:	3304      	adds	r3, #4

08002bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bbc:	d3f9      	bcc.n	8002bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002be8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bc0:	4c0a      	ldr	r4, [pc, #40]	@ (8002bec <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc4:	e001      	b.n	8002bca <LoopFillZerobss>

08002bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc8:	3204      	adds	r2, #4

08002bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bcc:	d3fb      	bcc.n	8002bc6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002bce:	f008 fd19 	bl	800b604 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bd2:	f7ff fbd1 	bl	8002378 <main>
  bx  lr    
 8002bd6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002bd8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002be0:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8002be4:	0800bba8 	.word	0x0800bba8
  ldr r2, =_sbss
 8002be8:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8002bec:	2000180c 	.word	0x2000180c

08002bf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bf0:	e7fe      	b.n	8002bf0 <ADC_IRQHandler>
	...

08002bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <HAL_Init+0x40>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <HAL_Init+0x40>)
 8002bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c04:	4b0b      	ldr	r3, [pc, #44]	@ (8002c34 <HAL_Init+0x40>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <HAL_Init+0x40>)
 8002c0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c10:	4b08      	ldr	r3, [pc, #32]	@ (8002c34 <HAL_Init+0x40>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a07      	ldr	r2, [pc, #28]	@ (8002c34 <HAL_Init+0x40>)
 8002c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c1c:	2003      	movs	r0, #3
 8002c1e:	f001 fa3d 	bl	800409c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c22:	200f      	movs	r0, #15
 8002c24:	f000 f808 	bl	8002c38 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002c28:	f7ff fcdc 	bl	80025e4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40023c00 	.word	0x40023c00

08002c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c40:	4b12      	ldr	r3, [pc, #72]	@ (8002c8c <HAL_InitTick+0x54>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4b12      	ldr	r3, [pc, #72]	@ (8002c90 <HAL_InitTick+0x58>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c56:	4618      	mov	r0, r3
 8002c58:	f001 fa55 	bl	8004106 <HAL_SYSTICK_Config>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e00e      	b.n	8002c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b0f      	cmp	r3, #15
 8002c6a:	d80a      	bhi.n	8002c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295
 8002c74:	f001 fa1d 	bl	80040b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c78:	4a06      	ldr	r2, [pc, #24]	@ (8002c94 <HAL_InitTick+0x5c>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e000      	b.n	8002c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	20000060 	.word	0x20000060
 8002c90:	20000068 	.word	0x20000068
 8002c94:	20000064 	.word	0x20000064

08002c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c9c:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <HAL_IncTick+0x1c>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <HAL_IncTick+0x20>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	4a03      	ldr	r2, [pc, #12]	@ (8002cb8 <HAL_IncTick+0x20>)
 8002caa:	6013      	str	r3, [r2, #0]
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr
 8002cb4:	20000068 	.word	0x20000068
 8002cb8:	2000051c 	.word	0x2000051c

08002cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc0:	4b02      	ldr	r3, [pc, #8]	@ (8002ccc <HAL_GetTick+0x10>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr
 8002ccc:	2000051c 	.word	0x2000051c

08002cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd8:	f7ff fff0 	bl	8002cbc <HAL_GetTick>
 8002cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce8:	d005      	beq.n	8002cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cea:	4b0a      	ldr	r3, [pc, #40]	@ (8002d14 <HAL_Delay+0x44>)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cf6:	bf00      	nop
 8002cf8:	f7ff ffe0 	bl	8002cbc <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d8f7      	bhi.n	8002cf8 <HAL_Delay+0x28>
  {
  }
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20000068 	.word	0x20000068

08002d18 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e033      	b.n	8002d96 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d109      	bne.n	8002d4a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe fbb2 	bl	80014a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	f003 0310 	and.w	r3, r3, #16
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d118      	bne.n	8002d88 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d5e:	f023 0302 	bic.w	r3, r3, #2
 8002d62:	f043 0202 	orr.w	r2, r3, #2
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f938 	bl	8002fe0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	f023 0303 	bic.w	r3, r3, #3
 8002d7e:	f043 0201 	orr.w	r2, r3, #1
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d86:	e001      	b.n	8002d8c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x1c>
 8002db8:	2302      	movs	r3, #2
 8002dba:	e103      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x224>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b09      	cmp	r3, #9
 8002dca:	d925      	bls.n	8002e18 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68d9      	ldr	r1, [r3, #12]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4613      	mov	r3, r2
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	4413      	add	r3, r2
 8002de0:	3b1e      	subs	r3, #30
 8002de2:	2207      	movs	r2, #7
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43da      	mvns	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	400a      	ands	r2, r1
 8002df0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68d9      	ldr	r1, [r3, #12]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	4618      	mov	r0, r3
 8002e04:	4603      	mov	r3, r0
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	4403      	add	r3, r0
 8002e0a:	3b1e      	subs	r3, #30
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	e022      	b.n	8002e5e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6919      	ldr	r1, [r3, #16]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	461a      	mov	r2, r3
 8002e26:	4613      	mov	r3, r2
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	4413      	add	r3, r2
 8002e2c:	2207      	movs	r2, #7
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43da      	mvns	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	400a      	ands	r2, r1
 8002e3a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6919      	ldr	r1, [r3, #16]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	4603      	mov	r3, r0
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4403      	add	r3, r0
 8002e54:	409a      	lsls	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b06      	cmp	r3, #6
 8002e64:	d824      	bhi.n	8002eb0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	3b05      	subs	r3, #5
 8002e78:	221f      	movs	r2, #31
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43da      	mvns	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	400a      	ands	r2, r1
 8002e86:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	4618      	mov	r0, r3
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	3b05      	subs	r3, #5
 8002ea2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	635a      	str	r2, [r3, #52]	@ 0x34
 8002eae:	e04c      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b0c      	cmp	r3, #12
 8002eb6:	d824      	bhi.n	8002f02 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3b23      	subs	r3, #35	@ 0x23
 8002eca:	221f      	movs	r2, #31
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43da      	mvns	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	400a      	ands	r2, r1
 8002ed8:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	3b23      	subs	r3, #35	@ 0x23
 8002ef4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f00:	e023      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	4413      	add	r3, r2
 8002f12:	3b41      	subs	r3, #65	@ 0x41
 8002f14:	221f      	movs	r2, #31
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43da      	mvns	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	400a      	ands	r2, r1
 8002f22:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	4618      	mov	r0, r3
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	4613      	mov	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3b41      	subs	r3, #65	@ 0x41
 8002f3e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a20      	ldr	r2, [pc, #128]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x230>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d109      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x1c8>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b12      	cmp	r3, #18
 8002f5a:	d105      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x234>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x234>)
 8002f62:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f66:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a18      	ldr	r2, [pc, #96]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x230>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d123      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x21a>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2b10      	cmp	r3, #16
 8002f78:	d003      	beq.n	8002f82 <HAL_ADC_ConfigChannel+0x1e2>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2b11      	cmp	r3, #17
 8002f80:	d11b      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f82:	4b14      	ldr	r3, [pc, #80]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x234>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	4a13      	ldr	r2, [pc, #76]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x234>)
 8002f88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f8c:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d111      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f96:	4b10      	ldr	r3, [pc, #64]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x238>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a10      	ldr	r2, [pc, #64]	@ (8002fdc <HAL_ADC_ConfigChannel+0x23c>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	0c9a      	lsrs	r2, r3, #18
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002fac:	e002      	b.n	8002fb4 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f9      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40012000 	.word	0x40012000
 8002fd4:	40012300 	.word	0x40012300
 8002fd8:	20000060 	.word	0x20000060
 8002fdc:	431bde83 	.word	0x431bde83

08002fe0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002fe8:	4b7e      	ldr	r3, [pc, #504]	@ (80031e4 <ADC_Init+0x204>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	4a7d      	ldr	r2, [pc, #500]	@ (80031e4 <ADC_Init+0x204>)
 8002fee:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002ff2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002ff4:	4b7b      	ldr	r3, [pc, #492]	@ (80031e4 <ADC_Init+0x204>)
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	4979      	ldr	r1, [pc, #484]	@ (80031e4 <ADC_Init+0x204>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003010:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6859      	ldr	r1, [r3, #4]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	021a      	lsls	r2, r3, #8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003034:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003056:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6899      	ldr	r1, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306e:	4a5e      	ldr	r2, [pc, #376]	@ (80031e8 <ADC_Init+0x208>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d022      	beq.n	80030ba <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689a      	ldr	r2, [r3, #8]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003082:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6899      	ldr	r1, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6899      	ldr	r1, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	609a      	str	r2, [r3, #8]
 80030b8:	e00f      	b.n	80030da <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0202 	bic.w	r2, r2, #2
 80030e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6899      	ldr	r1, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	7e1b      	ldrb	r3, [r3, #24]
 80030f4:	005a      	lsls	r2, r3, #1
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d027      	beq.n	8003158 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685a      	ldr	r2, [r3, #4]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003116:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003126:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312c:	3b01      	subs	r3, #1
 800312e:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003132:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	fa92 f2a2 	rbit	r2, r2
 800313a:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	fab2 f282 	clz	r2, r2
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	fa03 f102 	lsl.w	r1, r3, r2
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	e007      	b.n	8003168 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003166:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003176:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	3b01      	subs	r3, #1
 8003184:	051a      	lsls	r2, r3, #20
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800319c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6899      	ldr	r1, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031aa:	025a      	lsls	r2, r3, #9
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6899      	ldr	r1, [r3, #8]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	029a      	lsls	r2, r3, #10
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	609a      	str	r2, [r3, #8]
}
 80031d8:	bf00      	nop
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40012300 	.word	0x40012300
 80031e8:	0f000001 	.word	0x0f000001

080031ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e0ed      	b.n	80033da <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d102      	bne.n	8003210 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7fe ff50 	bl	80020b0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003220:	f7ff fd4c 	bl	8002cbc <HAL_GetTick>
 8003224:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003226:	e012      	b.n	800324e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003228:	f7ff fd48 	bl	8002cbc <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	2b0a      	cmp	r3, #10
 8003234:	d90b      	bls.n	800324e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2205      	movs	r2, #5
 8003246:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e0c5      	b.n	80033da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0e5      	beq.n	8003228 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 0202 	bic.w	r2, r2, #2
 800326a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800326c:	f7ff fd26 	bl	8002cbc <HAL_GetTick>
 8003270:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003272:	e012      	b.n	800329a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003274:	f7ff fd22 	bl	8002cbc <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b0a      	cmp	r3, #10
 8003280:	d90b      	bls.n	800329a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003286:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2205      	movs	r2, #5
 8003292:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e09f      	b.n	80033da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f003 0302 	and.w	r3, r3, #2
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1e5      	bne.n	8003274 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	7e1b      	ldrb	r3, [r3, #24]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d108      	bne.n	80032c2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	e007      	b.n	80032d2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	7e5b      	ldrb	r3, [r3, #25]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d108      	bne.n	80032ec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e007      	b.n	80032fc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	7e9b      	ldrb	r3, [r3, #26]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d108      	bne.n	8003316 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0220 	orr.w	r2, r2, #32
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	e007      	b.n	8003326 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0220 	bic.w	r2, r2, #32
 8003324:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	7edb      	ldrb	r3, [r3, #27]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d108      	bne.n	8003340 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0210 	bic.w	r2, r2, #16
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	e007      	b.n	8003350 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0210 	orr.w	r2, r2, #16
 800334e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	7f1b      	ldrb	r3, [r3, #28]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d108      	bne.n	800336a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0208 	orr.w	r2, r2, #8
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	e007      	b.n	800337a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0208 	bic.w	r2, r2, #8
 8003378:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	7f5b      	ldrb	r3, [r3, #29]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d108      	bne.n	8003394 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f042 0204 	orr.w	r2, r2, #4
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	e007      	b.n	80033a4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0204 	bic.w	r2, r2, #4
 80033a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	431a      	orrs	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	ea42 0103 	orr.w	r1, r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	1e5a      	subs	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033fa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80033fc:	7cfb      	ldrb	r3, [r7, #19]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d003      	beq.n	800340a <HAL_CAN_ConfigFilter+0x26>
 8003402:	7cfb      	ldrb	r3, [r7, #19]
 8003404:	2b02      	cmp	r3, #2
 8003406:	f040 80be 	bne.w	8003586 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800340a:	4b65      	ldr	r3, [pc, #404]	@ (80035a0 <HAL_CAN_ConfigFilter+0x1bc>)
 800340c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003414:	f043 0201 	orr.w	r2, r3, #1
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003424:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003438:	021b      	lsls	r3, r3, #8
 800343a:	431a      	orrs	r2, r3
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	f003 031f 	and.w	r3, r3, #31
 800344a:	2201      	movs	r2, #1
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	43db      	mvns	r3, r3
 800345c:	401a      	ands	r2, r3
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	69db      	ldr	r3, [r3, #28]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d123      	bne.n	80034b4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	43db      	mvns	r3, r3
 8003476:	401a      	ands	r2, r3
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800348e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	3248      	adds	r2, #72	@ 0x48
 8003494:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034a8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034aa:	6979      	ldr	r1, [r7, #20]
 80034ac:	3348      	adds	r3, #72	@ 0x48
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	440b      	add	r3, r1
 80034b2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d122      	bne.n	8003502 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	431a      	orrs	r2, r3
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80034dc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	3248      	adds	r2, #72	@ 0x48
 80034e2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80034f6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80034f8:	6979      	ldr	r1, [r7, #20]
 80034fa:	3348      	adds	r3, #72	@ 0x48
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	440b      	add	r3, r1
 8003500:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d109      	bne.n	800351e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	43db      	mvns	r3, r3
 8003514:	401a      	ands	r2, r3
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800351c:	e007      	b.n	800352e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	431a      	orrs	r2, r3
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d109      	bne.n	800354a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	43db      	mvns	r3, r3
 8003540:	401a      	ands	r2, r3
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003548:	e007      	b.n	800355a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	431a      	orrs	r2, r3
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d107      	bne.n	8003572 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	431a      	orrs	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003578:	f023 0201 	bic.w	r2, r3, #1
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003582:	2300      	movs	r3, #0
 8003584:	e006      	b.n	8003594 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
  }
}
 8003594:	4618      	mov	r0, r3
 8003596:	371c      	adds	r7, #28
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40006400 	.word	0x40006400

080035a4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d12e      	bne.n	8003616 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2202      	movs	r2, #2
 80035bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035d0:	f7ff fb74 	bl	8002cbc <HAL_GetTick>
 80035d4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80035d6:	e012      	b.n	80035fe <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80035d8:	f7ff fb70 	bl	8002cbc <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b0a      	cmp	r3, #10
 80035e4:	d90b      	bls.n	80035fe <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2205      	movs	r2, #5
 80035f6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e012      	b.n	8003624 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1e5      	bne.n	80035d8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	e006      	b.n	8003624 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
  }
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800362c:	b480      	push	{r7}
 800362e:	b089      	sub	sp, #36	@ 0x24
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003640:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800364a:	7ffb      	ldrb	r3, [r7, #31]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d003      	beq.n	8003658 <HAL_CAN_AddTxMessage+0x2c>
 8003650:	7ffb      	ldrb	r3, [r7, #31]
 8003652:	2b02      	cmp	r3, #2
 8003654:	f040 80ad 	bne.w	80037b2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10a      	bne.n	8003678 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003668:	2b00      	cmp	r3, #0
 800366a:	d105      	bne.n	8003678 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 8095 	beq.w	80037a2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	0e1b      	lsrs	r3, r3, #24
 800367c:	f003 0303 	and.w	r3, r3, #3
 8003680:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003682:	2201      	movs	r2, #1
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	409a      	lsls	r2, r3
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10d      	bne.n	80036b0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800369e:	68f9      	ldr	r1, [r7, #12]
 80036a0:	6809      	ldr	r1, [r1, #0]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	3318      	adds	r3, #24
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	440b      	add	r3, r1
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	e00f      	b.n	80036d0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036ba:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036c0:	68f9      	ldr	r1, [r7, #12]
 80036c2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80036c4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	3318      	adds	r3, #24
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	440b      	add	r3, r1
 80036ce:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6819      	ldr	r1, [r3, #0]
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	691a      	ldr	r2, [r3, #16]
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	3318      	adds	r3, #24
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	440b      	add	r3, r1
 80036e0:	3304      	adds	r3, #4
 80036e2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	7d1b      	ldrb	r3, [r3, #20]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d111      	bne.n	8003710 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	3318      	adds	r3, #24
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	4413      	add	r3, r2
 80036f8:	3304      	adds	r3, #4
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	6811      	ldr	r1, [r2, #0]
 8003700:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3318      	adds	r3, #24
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	440b      	add	r3, r1
 800370c:	3304      	adds	r3, #4
 800370e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3307      	adds	r3, #7
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	061a      	lsls	r2, r3, #24
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3306      	adds	r3, #6
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	041b      	lsls	r3, r3, #16
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	3305      	adds	r3, #5
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	4313      	orrs	r3, r2
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	3204      	adds	r2, #4
 8003730:	7812      	ldrb	r2, [r2, #0]
 8003732:	4610      	mov	r0, r2
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	6811      	ldr	r1, [r2, #0]
 8003738:	ea43 0200 	orr.w	r2, r3, r0
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	440b      	add	r3, r1
 8003742:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003746:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3303      	adds	r3, #3
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	061a      	lsls	r2, r3, #24
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	3302      	adds	r3, #2
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	041b      	lsls	r3, r3, #16
 8003758:	431a      	orrs	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3301      	adds	r3, #1
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	021b      	lsls	r3, r3, #8
 8003762:	4313      	orrs	r3, r2
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	7812      	ldrb	r2, [r2, #0]
 8003768:	4610      	mov	r0, r2
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	6811      	ldr	r1, [r2, #0]
 800376e:	ea43 0200 	orr.w	r2, r3, r0
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	440b      	add	r3, r1
 8003778:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800377c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	3318      	adds	r3, #24
 8003786:	011b      	lsls	r3, r3, #4
 8003788:	4413      	add	r3, r2
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	6811      	ldr	r1, [r2, #0]
 8003790:	f043 0201 	orr.w	r2, r3, #1
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3318      	adds	r3, #24
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	440b      	add	r3, r1
 800379c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	e00e      	b.n	80037c0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e006      	b.n	80037c0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
  }
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3724      	adds	r7, #36	@ 0x24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr

080037ca <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80037ca:	b480      	push	{r7}
 80037cc:	b085      	sub	sp, #20
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80037d2:	2300      	movs	r3, #0
 80037d4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037dc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80037de:	7afb      	ldrb	r3, [r7, #11]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d002      	beq.n	80037ea <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80037e4:	7afb      	ldrb	r3, [r7, #11]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d11d      	bne.n	8003826 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d002      	beq.n	80037fe <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3301      	adds	r3, #1
 80037fc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d002      	beq.n	8003812 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	3301      	adds	r3, #1
 8003810:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	3301      	adds	r3, #1
 8003824:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003826:	68fb      	ldr	r3, [r7, #12]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr

08003832 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003832:	b480      	push	{r7}
 8003834:	b087      	sub	sp, #28
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003846:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003848:	7dfb      	ldrb	r3, [r7, #23]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d003      	beq.n	8003856 <HAL_CAN_GetRxMessage+0x24>
 800384e:	7dfb      	ldrb	r3, [r7, #23]
 8003850:	2b02      	cmp	r3, #2
 8003852:	f040 8103 	bne.w	8003a5c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10e      	bne.n	800387a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e0f7      	b.n	8003a6a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f003 0303 	and.w	r3, r3, #3
 8003884:	2b00      	cmp	r3, #0
 8003886:	d107      	bne.n	8003898 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0e8      	b.n	8003a6a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	331b      	adds	r3, #27
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	4413      	add	r3, r2
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0204 	and.w	r2, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10c      	bne.n	80038d0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	331b      	adds	r3, #27
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	4413      	add	r3, r2
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	0d5b      	lsrs	r3, r3, #21
 80038c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	e00b      	b.n	80038e8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	331b      	adds	r3, #27
 80038d8:	011b      	lsls	r3, r3, #4
 80038da:	4413      	add	r3, r2
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	08db      	lsrs	r3, r3, #3
 80038e0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	331b      	adds	r3, #27
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	4413      	add	r3, r2
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0202 	and.w	r2, r3, #2
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	331b      	adds	r3, #27
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	4413      	add	r3, r2
 800390a:	3304      	adds	r3, #4
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0308 	and.w	r3, r3, #8
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2208      	movs	r2, #8
 800391a:	611a      	str	r2, [r3, #16]
 800391c:	e00b      	b.n	8003936 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	331b      	adds	r3, #27
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	4413      	add	r3, r2
 800392a:	3304      	adds	r3, #4
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 020f 	and.w	r2, r3, #15
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	331b      	adds	r3, #27
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	4413      	add	r3, r2
 8003942:	3304      	adds	r3, #4
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	0a1b      	lsrs	r3, r3, #8
 8003948:	b2da      	uxtb	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	331b      	adds	r3, #27
 8003956:	011b      	lsls	r3, r3, #4
 8003958:	4413      	add	r3, r2
 800395a:	3304      	adds	r3, #4
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	0c1b      	lsrs	r3, r3, #16
 8003960:	b29a      	uxth	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	4413      	add	r3, r2
 8003970:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	b2da      	uxtb	r2, r3
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	011b      	lsls	r3, r3, #4
 8003984:	4413      	add	r3, r2
 8003986:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	0a1a      	lsrs	r2, r3, #8
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	3301      	adds	r3, #1
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	4413      	add	r3, r2
 80039a0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	0c1a      	lsrs	r2, r3, #16
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	3302      	adds	r3, #2
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	4413      	add	r3, r2
 80039ba:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	0e1a      	lsrs	r2, r3, #24
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	3303      	adds	r3, #3
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	4413      	add	r3, r2
 80039d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	3304      	adds	r3, #4
 80039de:	b2d2      	uxtb	r2, r2
 80039e0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	4413      	add	r3, r2
 80039ec:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	0a1a      	lsrs	r2, r3, #8
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	3305      	adds	r3, #5
 80039f8:	b2d2      	uxtb	r2, r2
 80039fa:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	4413      	add	r3, r2
 8003a06:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	0c1a      	lsrs	r2, r3, #16
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	3306      	adds	r3, #6
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	4413      	add	r3, r2
 8003a20:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	0e1a      	lsrs	r2, r3, #24
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	3307      	adds	r3, #7
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d108      	bne.n	8003a48 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f042 0220 	orr.w	r2, r2, #32
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	e007      	b.n	8003a58 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	691a      	ldr	r2, [r3, #16]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 0220 	orr.w	r2, r2, #32
 8003a56:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e006      	b.n	8003a6a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
  }
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	371c      	adds	r7, #28
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a84:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a86:	7bfb      	ldrb	r3, [r7, #15]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d002      	beq.n	8003a92 <HAL_CAN_ActivateNotification+0x1e>
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d109      	bne.n	8003aa6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6959      	ldr	r1, [r3, #20]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e006      	b.n	8003ab4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aaa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
  }
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr

08003abe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b08a      	sub	sp, #40	@ 0x28
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d07c      	beq.n	8003bfe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d023      	beq.n	8003b56 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2201      	movs	r2, #1
 8003b14:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 f983 	bl	8003e2c <HAL_CAN_TxMailbox0CompleteCallback>
 8003b26:	e016      	b.n	8003b56 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d004      	beq.n	8003b3c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b34:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003b38:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b3a:	e00c      	b.n	8003b56 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d004      	beq.n	8003b50 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b4e:	e002      	b.n	8003b56 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f986 	bl	8003e62 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d024      	beq.n	8003baa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b68:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f962 	bl	8003e3e <HAL_CAN_TxMailbox1CompleteCallback>
 8003b7a:	e016      	b.n	8003baa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d004      	beq.n	8003b90 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b8e:	e00c      	b.n	8003baa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d004      	beq.n	8003ba4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ba0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ba2:	e002      	b.n	8003baa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f965 	bl	8003e74 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d024      	beq.n	8003bfe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003bbc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 f941 	bl	8003e50 <HAL_CAN_TxMailbox2CompleteCallback>
 8003bce:	e016      	b.n	8003bfe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d004      	beq.n	8003be4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003be2:	e00c      	b.n	8003bfe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d004      	beq.n	8003bf8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf6:	e002      	b.n	8003bfe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f944 	bl	8003e86 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00c      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f003 0310 	and.w	r3, r3, #16
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d007      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c18:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2210      	movs	r2, #16
 8003c20:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00b      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d006      	beq.n	8003c44 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f92a 	bl	8003e98 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c44:	6a3b      	ldr	r3, [r7, #32]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d009      	beq.n	8003c62 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7fd fca3 	bl	80015a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c62:	6a3b      	ldr	r3, [r7, #32]
 8003c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00c      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f003 0310 	and.w	r3, r3, #16
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d007      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2210      	movs	r2, #16
 8003c84:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	f003 0320 	and.w	r3, r3, #32
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00b      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	f003 0308 	and.w	r3, r3, #8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d006      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2208      	movs	r2, #8
 8003ca0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f90a 	bl	8003ebc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
 8003caa:	f003 0310 	and.w	r3, r3, #16
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f003 0303 	and.w	r3, r3, #3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 f8f2 	bl	8003eaa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00b      	beq.n	8003ce8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	f003 0310 	and.w	r3, r3, #16
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d006      	beq.n	8003ce8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2210      	movs	r2, #16
 8003ce0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f8f3 	bl	8003ece <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ce8:	6a3b      	ldr	r3, [r7, #32]
 8003cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00b      	beq.n	8003d0a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d006      	beq.n	8003d0a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2208      	movs	r2, #8
 8003d02:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f8eb 	bl	8003ee0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d07b      	beq.n	8003e0c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d072      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	f043 0302 	orr.w	r3, r3, #2
 8003d54:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d008      	beq.n	8003d72 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	f043 0304 	orr.w	r3, r3, #4
 8003d70:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d72:	6a3b      	ldr	r3, [r7, #32]
 8003d74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d043      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d03e      	beq.n	8003e04 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d8c:	2b60      	cmp	r3, #96	@ 0x60
 8003d8e:	d02b      	beq.n	8003de8 <HAL_CAN_IRQHandler+0x32a>
 8003d90:	2b60      	cmp	r3, #96	@ 0x60
 8003d92:	d82e      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003d94:	2b50      	cmp	r3, #80	@ 0x50
 8003d96:	d022      	beq.n	8003dde <HAL_CAN_IRQHandler+0x320>
 8003d98:	2b50      	cmp	r3, #80	@ 0x50
 8003d9a:	d82a      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003d9c:	2b40      	cmp	r3, #64	@ 0x40
 8003d9e:	d019      	beq.n	8003dd4 <HAL_CAN_IRQHandler+0x316>
 8003da0:	2b40      	cmp	r3, #64	@ 0x40
 8003da2:	d826      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003da4:	2b30      	cmp	r3, #48	@ 0x30
 8003da6:	d010      	beq.n	8003dca <HAL_CAN_IRQHandler+0x30c>
 8003da8:	2b30      	cmp	r3, #48	@ 0x30
 8003daa:	d822      	bhi.n	8003df2 <HAL_CAN_IRQHandler+0x334>
 8003dac:	2b10      	cmp	r3, #16
 8003dae:	d002      	beq.n	8003db6 <HAL_CAN_IRQHandler+0x2f8>
 8003db0:	2b20      	cmp	r3, #32
 8003db2:	d005      	beq.n	8003dc0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003db4:	e01d      	b.n	8003df2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db8:	f043 0308 	orr.w	r3, r3, #8
 8003dbc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003dbe:	e019      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc2:	f043 0310 	orr.w	r3, r3, #16
 8003dc6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003dc8:	e014      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dcc:	f043 0320 	orr.w	r3, r3, #32
 8003dd0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003dd2:	e00f      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003dda:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ddc:	e00a      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003de4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003de6:	e005      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003df0:	e000      	b.n	8003df4 <HAL_CAN_IRQHandler+0x336>
            break;
 8003df2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699a      	ldr	r2, [r3, #24]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003e02:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2204      	movs	r2, #4
 8003e0a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f867 	bl	8003ef2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003e24:	bf00      	nop
 8003e26:	3728      	adds	r7, #40	@ 0x28
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr

08003e98 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr

08003ebc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bc80      	pop	{r7}
 8003ecc:	4770      	bx	lr

08003ece <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b083      	sub	sp, #12
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ed6:	bf00      	nop
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr

08003ee0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bc80      	pop	{r7}
 8003ef0:	4770      	bx	lr

08003ef2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b083      	sub	sp, #12
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr

08003f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b085      	sub	sp, #20
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f14:	4b0c      	ldr	r3, [pc, #48]	@ (8003f48 <__NVIC_SetPriorityGrouping+0x44>)
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f20:	4013      	ands	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f36:	4a04      	ldr	r2, [pc, #16]	@ (8003f48 <__NVIC_SetPriorityGrouping+0x44>)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	60d3      	str	r3, [r2, #12]
}
 8003f3c:	bf00      	nop
 8003f3e:	3714      	adds	r7, #20
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bc80      	pop	{r7}
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	e000ed00 	.word	0xe000ed00

08003f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f50:	4b04      	ldr	r3, [pc, #16]	@ (8003f64 <__NVIC_GetPriorityGrouping+0x18>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	0a1b      	lsrs	r3, r3, #8
 8003f56:	f003 0307 	and.w	r3, r3, #7
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	e000ed00 	.word	0xe000ed00

08003f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	db0b      	blt.n	8003f92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f7a:	79fb      	ldrb	r3, [r7, #7]
 8003f7c:	f003 021f 	and.w	r2, r3, #31
 8003f80:	4906      	ldr	r1, [pc, #24]	@ (8003f9c <__NVIC_EnableIRQ+0x34>)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	2001      	movs	r0, #1
 8003f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr
 8003f9c:	e000e100 	.word	0xe000e100

08003fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	6039      	str	r1, [r7, #0]
 8003faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	db0a      	blt.n	8003fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	490c      	ldr	r1, [pc, #48]	@ (8003fec <__NVIC_SetPriority+0x4c>)
 8003fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fbe:	0112      	lsls	r2, r2, #4
 8003fc0:	b2d2      	uxtb	r2, r2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fc8:	e00a      	b.n	8003fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	4908      	ldr	r1, [pc, #32]	@ (8003ff0 <__NVIC_SetPriority+0x50>)
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	3b04      	subs	r3, #4
 8003fd8:	0112      	lsls	r2, r2, #4
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	440b      	add	r3, r1
 8003fde:	761a      	strb	r2, [r3, #24]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bc80      	pop	{r7}
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	e000e100 	.word	0xe000e100
 8003ff0:	e000ed00 	.word	0xe000ed00

08003ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b089      	sub	sp, #36	@ 0x24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	f1c3 0307 	rsb	r3, r3, #7
 800400e:	2b04      	cmp	r3, #4
 8004010:	bf28      	it	cs
 8004012:	2304      	movcs	r3, #4
 8004014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	3304      	adds	r3, #4
 800401a:	2b06      	cmp	r3, #6
 800401c:	d902      	bls.n	8004024 <NVIC_EncodePriority+0x30>
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	3b03      	subs	r3, #3
 8004022:	e000      	b.n	8004026 <NVIC_EncodePriority+0x32>
 8004024:	2300      	movs	r3, #0
 8004026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004028:	f04f 32ff 	mov.w	r2, #4294967295
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	43da      	mvns	r2, r3
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	401a      	ands	r2, r3
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800403c:	f04f 31ff 	mov.w	r1, #4294967295
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	fa01 f303 	lsl.w	r3, r1, r3
 8004046:	43d9      	mvns	r1, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800404c:	4313      	orrs	r3, r2
         );
}
 800404e:	4618      	mov	r0, r3
 8004050:	3724      	adds	r7, #36	@ 0x24
 8004052:	46bd      	mov	sp, r7
 8004054:	bc80      	pop	{r7}
 8004056:	4770      	bx	lr

08004058 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3b01      	subs	r3, #1
 8004064:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004068:	d301      	bcc.n	800406e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800406a:	2301      	movs	r3, #1
 800406c:	e00f      	b.n	800408e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800406e:	4a0a      	ldr	r2, [pc, #40]	@ (8004098 <SysTick_Config+0x40>)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3b01      	subs	r3, #1
 8004074:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004076:	210f      	movs	r1, #15
 8004078:	f04f 30ff 	mov.w	r0, #4294967295
 800407c:	f7ff ff90 	bl	8003fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <SysTick_Config+0x40>)
 8004082:	2200      	movs	r2, #0
 8004084:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004086:	4b04      	ldr	r3, [pc, #16]	@ (8004098 <SysTick_Config+0x40>)
 8004088:	2207      	movs	r2, #7
 800408a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3708      	adds	r7, #8
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	e000e010 	.word	0xe000e010

0800409c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff ff2d 	bl	8003f04 <__NVIC_SetPriorityGrouping>
}
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b086      	sub	sp, #24
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	4603      	mov	r3, r0
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	607a      	str	r2, [r7, #4]
 80040be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040c4:	f7ff ff42 	bl	8003f4c <__NVIC_GetPriorityGrouping>
 80040c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	68b9      	ldr	r1, [r7, #8]
 80040ce:	6978      	ldr	r0, [r7, #20]
 80040d0:	f7ff ff90 	bl	8003ff4 <NVIC_EncodePriority>
 80040d4:	4602      	mov	r2, r0
 80040d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040da:	4611      	mov	r1, r2
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff ff5f 	bl	8003fa0 <__NVIC_SetPriority>
}
 80040e2:	bf00      	nop
 80040e4:	3718      	adds	r7, #24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b082      	sub	sp, #8
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	4603      	mov	r3, r0
 80040f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff ff35 	bl	8003f68 <__NVIC_EnableIRQ>
}
 80040fe:	bf00      	nop
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004106:	b580      	push	{r7, lr}
 8004108:	b082      	sub	sp, #8
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7ff ffa2 	bl	8004058 <SysTick_Config>
 8004114:	4603      	mov	r3, r0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
	...

08004120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004120:	b480      	push	{r7}
 8004122:	b087      	sub	sp, #28
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800412a:	2300      	movs	r3, #0
 800412c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800412e:	e16f      	b.n	8004410 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	2101      	movs	r1, #1
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	fa01 f303 	lsl.w	r3, r1, r3
 800413c:	4013      	ands	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8161 	beq.w	800440a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d005      	beq.n	8004160 <HAL_GPIO_Init+0x40>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f003 0303 	and.w	r3, r3, #3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d130      	bne.n	80041c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	2203      	movs	r2, #3
 800416c:	fa02 f303 	lsl.w	r3, r2, r3
 8004170:	43db      	mvns	r3, r3
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	4013      	ands	r3, r2
 8004176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004196:	2201      	movs	r2, #1
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	fa02 f303 	lsl.w	r3, r2, r3
 800419e:	43db      	mvns	r3, r3
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	4013      	ands	r3, r2
 80041a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	091b      	lsrs	r3, r3, #4
 80041ac:	f003 0201 	and.w	r2, r3, #1
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	2b03      	cmp	r3, #3
 80041cc:	d017      	beq.n	80041fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	2203      	movs	r2, #3
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	43db      	mvns	r3, r3
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4013      	ands	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	689a      	ldr	r2, [r3, #8]
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f003 0303 	and.w	r3, r3, #3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d123      	bne.n	8004252 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	08da      	lsrs	r2, r3, #3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3208      	adds	r2, #8
 8004212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004216:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	220f      	movs	r2, #15
 8004222:	fa02 f303 	lsl.w	r3, r2, r3
 8004226:	43db      	mvns	r3, r3
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4013      	ands	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	4313      	orrs	r3, r2
 8004242:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	08da      	lsrs	r2, r3, #3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3208      	adds	r2, #8
 800424c:	6939      	ldr	r1, [r7, #16]
 800424e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	2203      	movs	r2, #3
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	43db      	mvns	r3, r3
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4013      	ands	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 0203 	and.w	r2, r3, #3
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4313      	orrs	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 80bb 	beq.w	800440a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004294:	2300      	movs	r3, #0
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	4b64      	ldr	r3, [pc, #400]	@ (800442c <HAL_GPIO_Init+0x30c>)
 800429a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429c:	4a63      	ldr	r2, [pc, #396]	@ (800442c <HAL_GPIO_Init+0x30c>)
 800429e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80042a4:	4b61      	ldr	r3, [pc, #388]	@ (800442c <HAL_GPIO_Init+0x30c>)
 80042a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042ac:	60bb      	str	r3, [r7, #8]
 80042ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042b0:	4a5f      	ldr	r2, [pc, #380]	@ (8004430 <HAL_GPIO_Init+0x310>)
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	089b      	lsrs	r3, r3, #2
 80042b6:	3302      	adds	r3, #2
 80042b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	220f      	movs	r2, #15
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	43db      	mvns	r3, r3
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4013      	ands	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a57      	ldr	r2, [pc, #348]	@ (8004434 <HAL_GPIO_Init+0x314>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d031      	beq.n	8004340 <HAL_GPIO_Init+0x220>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a56      	ldr	r2, [pc, #344]	@ (8004438 <HAL_GPIO_Init+0x318>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d02b      	beq.n	800433c <HAL_GPIO_Init+0x21c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a55      	ldr	r2, [pc, #340]	@ (800443c <HAL_GPIO_Init+0x31c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d025      	beq.n	8004338 <HAL_GPIO_Init+0x218>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a54      	ldr	r2, [pc, #336]	@ (8004440 <HAL_GPIO_Init+0x320>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d01f      	beq.n	8004334 <HAL_GPIO_Init+0x214>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a53      	ldr	r2, [pc, #332]	@ (8004444 <HAL_GPIO_Init+0x324>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d019      	beq.n	8004330 <HAL_GPIO_Init+0x210>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a52      	ldr	r2, [pc, #328]	@ (8004448 <HAL_GPIO_Init+0x328>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d013      	beq.n	800432c <HAL_GPIO_Init+0x20c>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a51      	ldr	r2, [pc, #324]	@ (800444c <HAL_GPIO_Init+0x32c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d00d      	beq.n	8004328 <HAL_GPIO_Init+0x208>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a50      	ldr	r2, [pc, #320]	@ (8004450 <HAL_GPIO_Init+0x330>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d007      	beq.n	8004324 <HAL_GPIO_Init+0x204>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a4f      	ldr	r2, [pc, #316]	@ (8004454 <HAL_GPIO_Init+0x334>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d101      	bne.n	8004320 <HAL_GPIO_Init+0x200>
 800431c:	2308      	movs	r3, #8
 800431e:	e010      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004320:	2309      	movs	r3, #9
 8004322:	e00e      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004324:	2307      	movs	r3, #7
 8004326:	e00c      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004328:	2306      	movs	r3, #6
 800432a:	e00a      	b.n	8004342 <HAL_GPIO_Init+0x222>
 800432c:	2305      	movs	r3, #5
 800432e:	e008      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004330:	2304      	movs	r3, #4
 8004332:	e006      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004334:	2303      	movs	r3, #3
 8004336:	e004      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004338:	2302      	movs	r3, #2
 800433a:	e002      	b.n	8004342 <HAL_GPIO_Init+0x222>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <HAL_GPIO_Init+0x222>
 8004340:	2300      	movs	r3, #0
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	f002 0203 	and.w	r2, r2, #3
 8004348:	0092      	lsls	r2, r2, #2
 800434a:	4093      	lsls	r3, r2
 800434c:	461a      	mov	r2, r3
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004354:	4936      	ldr	r1, [pc, #216]	@ (8004430 <HAL_GPIO_Init+0x310>)
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	089b      	lsrs	r3, r3, #2
 800435a:	3302      	adds	r3, #2
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004362:	4b3d      	ldr	r3, [pc, #244]	@ (8004458 <HAL_GPIO_Init+0x338>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	43db      	mvns	r3, r3
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	4013      	ands	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4313      	orrs	r3, r2
 8004384:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004386:	4a34      	ldr	r2, [pc, #208]	@ (8004458 <HAL_GPIO_Init+0x338>)
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800438c:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_GPIO_Init+0x338>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	43db      	mvns	r3, r3
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4013      	ands	r3, r2
 800439a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80043b0:	4a29      	ldr	r2, [pc, #164]	@ (8004458 <HAL_GPIO_Init+0x338>)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043b6:	4b28      	ldr	r3, [pc, #160]	@ (8004458 <HAL_GPIO_Init+0x338>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	43db      	mvns	r3, r3
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	4013      	ands	r3, r2
 80043c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80043da:	4a1f      	ldr	r2, [pc, #124]	@ (8004458 <HAL_GPIO_Init+0x338>)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <HAL_GPIO_Init+0x338>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	43db      	mvns	r3, r3
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4013      	ands	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4313      	orrs	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_GPIO_Init+0x338>)
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	3301      	adds	r3, #1
 800440e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	fa22 f303 	lsr.w	r3, r2, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	f47f ae88 	bne.w	8004130 <HAL_GPIO_Init+0x10>
  }
}
 8004420:	bf00      	nop
 8004422:	bf00      	nop
 8004424:	371c      	adds	r7, #28
 8004426:	46bd      	mov	sp, r7
 8004428:	bc80      	pop	{r7}
 800442a:	4770      	bx	lr
 800442c:	40023800 	.word	0x40023800
 8004430:	40013800 	.word	0x40013800
 8004434:	40020000 	.word	0x40020000
 8004438:	40020400 	.word	0x40020400
 800443c:	40020800 	.word	0x40020800
 8004440:	40020c00 	.word	0x40020c00
 8004444:	40021000 	.word	0x40021000
 8004448:	40021400 	.word	0x40021400
 800444c:	40021800 	.word	0x40021800
 8004450:	40021c00 	.word	0x40021c00
 8004454:	40022000 	.word	0x40022000
 8004458:	40013c00 	.word	0x40013c00

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	619a      	str	r2, [r3, #24]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr

0800448c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800449e:	887a      	ldrh	r2, [r7, #2]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4013      	ands	r3, r2
 80044a4:	041a      	lsls	r2, r3, #16
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	43d9      	mvns	r1, r3
 80044aa:	887b      	ldrh	r3, [r7, #2]
 80044ac:	400b      	ands	r3, r1
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	619a      	str	r2, [r3, #24]
}
 80044b4:	bf00      	nop
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr

080044be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b086      	sub	sp, #24
 80044c2:	af02      	add	r7, sp, #8
 80044c4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e101      	b.n	80046d4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f006 fca2 	bl	800ae34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2203      	movs	r2, #3
 80044f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044fe:	d102      	bne.n	8004506 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f003 fcfa 	bl	8007f04 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6818      	ldr	r0, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	7c1a      	ldrb	r2, [r3, #16]
 8004518:	f88d 2000 	strb.w	r2, [sp]
 800451c:	3304      	adds	r3, #4
 800451e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004520:	f003 fbe4 	bl	8007cec <USB_CoreInit>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d005      	beq.n	8004536 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2202      	movs	r2, #2
 800452e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e0ce      	b.n	80046d4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2100      	movs	r1, #0
 800453c:	4618      	mov	r0, r3
 800453e:	f003 fcf1 	bl	8007f24 <USB_SetCurrentMode>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e0bf      	b.n	80046d4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004554:	2300      	movs	r3, #0
 8004556:	73fb      	strb	r3, [r7, #15]
 8004558:	e04a      	b.n	80045f0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800455a:	7bfa      	ldrb	r2, [r7, #15]
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	4413      	add	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	3315      	adds	r3, #21
 800456a:	2201      	movs	r2, #1
 800456c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800456e:	7bfa      	ldrb	r2, [r7, #15]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	3314      	adds	r3, #20
 800457e:	7bfa      	ldrb	r2, [r7, #15]
 8004580:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004582:	7bfa      	ldrb	r2, [r7, #15]
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	b298      	uxth	r0, r3
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	4613      	mov	r3, r2
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	4413      	add	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	440b      	add	r3, r1
 8004594:	332e      	adds	r3, #46	@ 0x2e
 8004596:	4602      	mov	r2, r0
 8004598:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800459a:	7bfa      	ldrb	r2, [r7, #15]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4413      	add	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	3318      	adds	r3, #24
 80045aa:	2200      	movs	r2, #0
 80045ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045ae:	7bfa      	ldrb	r2, [r7, #15]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	00db      	lsls	r3, r3, #3
 80045b6:	4413      	add	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	331c      	adds	r3, #28
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80045c2:	7bfa      	ldrb	r2, [r7, #15]
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	4413      	add	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	440b      	add	r3, r1
 80045d0:	3320      	adds	r3, #32
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80045d6:	7bfa      	ldrb	r2, [r7, #15]
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	4613      	mov	r3, r2
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	4413      	add	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	440b      	add	r3, r1
 80045e4:	3324      	adds	r3, #36	@ 0x24
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045ea:	7bfb      	ldrb	r3, [r7, #15]
 80045ec:	3301      	adds	r3, #1
 80045ee:	73fb      	strb	r3, [r7, #15]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	791b      	ldrb	r3, [r3, #4]
 80045f4:	7bfa      	ldrb	r2, [r7, #15]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d3af      	bcc.n	800455a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
 80045fe:	e044      	b.n	800468a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004600:	7bfa      	ldrb	r2, [r7, #15]
 8004602:	6879      	ldr	r1, [r7, #4]
 8004604:	4613      	mov	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4413      	add	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004616:	7bfa      	ldrb	r2, [r7, #15]
 8004618:	6879      	ldr	r1, [r7, #4]
 800461a:	4613      	mov	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	4413      	add	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004628:	7bfa      	ldrb	r2, [r7, #15]
 800462a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800462c:	7bfa      	ldrb	r2, [r7, #15]
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	4613      	mov	r3, r2
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800463e:	2200      	movs	r2, #0
 8004640:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004642:	7bfa      	ldrb	r2, [r7, #15]
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	4413      	add	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	440b      	add	r3, r1
 8004650:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004658:	7bfa      	ldrb	r2, [r7, #15]
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	4613      	mov	r3, r2
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800466e:	7bfa      	ldrb	r2, [r7, #15]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4613      	mov	r3, r2
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	4413      	add	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004684:	7bfb      	ldrb	r3, [r7, #15]
 8004686:	3301      	adds	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	791b      	ldrb	r3, [r3, #4]
 800468e:	7bfa      	ldrb	r2, [r7, #15]
 8004690:	429a      	cmp	r2, r3
 8004692:	d3b5      	bcc.n	8004600 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6818      	ldr	r0, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	7c1a      	ldrb	r2, [r3, #16]
 800469c:	f88d 2000 	strb.w	r2, [sp]
 80046a0:	3304      	adds	r3, #4
 80046a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046a4:	f003 fc8a 	bl	8007fbc <USB_DevInit>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2202      	movs	r2, #2
 80046b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e00c      	b.n	80046d4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f004 fcc1 	bl	8009054 <USB_DevDisconnect>

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d101      	bne.n	80046f2 <HAL_PCD_Start+0x16>
 80046ee:	2302      	movs	r3, #2
 80046f0:	e012      	b.n	8004718 <HAL_PCD_Start+0x3c>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4618      	mov	r0, r3
 8004700:	f003 fbf0 	bl	8007ee4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	f004 fc83 	bl	8009014 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3708      	adds	r7, #8
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004720:	b590      	push	{r4, r7, lr}
 8004722:	b08d      	sub	sp, #52	@ 0x34
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800472e:	6a3b      	ldr	r3, [r7, #32]
 8004730:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f004 fd3a 	bl	80091b0 <USB_GetMode>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	f040 847e 	bne.w	8005040 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4618      	mov	r0, r3
 800474a:	f004 fca3 	bl	8009094 <USB_ReadInterrupts>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	f000 8474 	beq.w	800503e <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	0a1b      	lsrs	r3, r3, #8
 8004760:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f004 fc90 	bl	8009094 <USB_ReadInterrupts>
 8004774:	4603      	mov	r3, r0
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b02      	cmp	r3, #2
 800477c:	d107      	bne.n	800478e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	695a      	ldr	r2, [r3, #20]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f002 0202 	and.w	r2, r2, #2
 800478c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f004 fc7e 	bl	8009094 <USB_ReadInterrupts>
 8004798:	4603      	mov	r3, r0
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b10      	cmp	r3, #16
 80047a0:	d161      	bne.n	8004866 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	699a      	ldr	r2, [r3, #24]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 0210 	bic.w	r2, r2, #16
 80047b0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	f003 020f 	and.w	r2, r3, #15
 80047be:	4613      	mov	r3, r2
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	4413      	add	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	4413      	add	r3, r2
 80047ce:	3304      	adds	r3, #4
 80047d0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80047d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047dc:	d124      	bne.n	8004828 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80047e4:	4013      	ands	r3, r2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d035      	beq.n	8004856 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	091b      	lsrs	r3, r3, #4
 80047f2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80047f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	461a      	mov	r2, r3
 80047fc:	6a38      	ldr	r0, [r7, #32]
 80047fe:	f004 fabb 	bl	8008d78 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	091b      	lsrs	r3, r3, #4
 800480a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800480e:	441a      	add	r2, r3
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	695a      	ldr	r2, [r3, #20]
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	091b      	lsrs	r3, r3, #4
 800481c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004820:	441a      	add	r2, r3
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	615a      	str	r2, [r3, #20]
 8004826:	e016      	b.n	8004856 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800482e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004832:	d110      	bne.n	8004856 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800483a:	2208      	movs	r2, #8
 800483c:	4619      	mov	r1, r3
 800483e:	6a38      	ldr	r0, [r7, #32]
 8004840:	f004 fa9a 	bl	8008d78 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	695a      	ldr	r2, [r3, #20]
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004850:	441a      	add	r2, r3
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699a      	ldr	r2, [r3, #24]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0210 	orr.w	r2, r2, #16
 8004864:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f004 fc12 	bl	8009094 <USB_ReadInterrupts>
 8004870:	4603      	mov	r3, r0
 8004872:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004876:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800487a:	f040 80a7 	bne.w	80049cc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800487e:	2300      	movs	r3, #0
 8004880:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f004 fc16 	bl	80090b8 <USB_ReadDevAllOutEpInterrupt>
 800488c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800488e:	e099      	b.n	80049c4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 808e 	beq.w	80049b8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048a2:	b2d2      	uxtb	r2, r2
 80048a4:	4611      	mov	r1, r2
 80048a6:	4618      	mov	r0, r3
 80048a8:	f004 fc38 	bl	800911c <USB_ReadDevOutEPInterrupt>
 80048ac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00c      	beq.n	80048d2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c4:	461a      	mov	r2, r3
 80048c6:	2301      	movs	r3, #1
 80048c8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80048ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 fe93 	bl	80055f8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00c      	beq.n	80048f6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	015a      	lsls	r2, r3, #5
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	4413      	add	r3, r2
 80048e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048e8:	461a      	mov	r2, r3
 80048ea:	2308      	movs	r3, #8
 80048ec:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80048ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 ff69 	bl	80057c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	f003 0310 	and.w	r3, r3, #16
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	015a      	lsls	r2, r3, #5
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	4413      	add	r3, r2
 8004908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800490c:	461a      	mov	r2, r3
 800490e:	2310      	movs	r3, #16
 8004910:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d030      	beq.n	800497e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004924:	2b80      	cmp	r3, #128	@ 0x80
 8004926:	d109      	bne.n	800493c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	69fa      	ldr	r2, [r7, #28]
 8004932:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004936:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800493a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800493c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493e:	4613      	mov	r3, r2
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	4413      	add	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	4413      	add	r3, r2
 800494e:	3304      	adds	r3, #4
 8004950:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	78db      	ldrb	r3, [r3, #3]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d108      	bne.n	800496c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2200      	movs	r2, #0
 800495e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004962:	b2db      	uxtb	r3, r3
 8004964:	4619      	mov	r1, r3
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f006 fb78 	bl	800b05c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800496c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496e:	015a      	lsls	r2, r3, #5
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	4413      	add	r3, r2
 8004974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004978:	461a      	mov	r2, r3
 800497a:	2302      	movs	r3, #2
 800497c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	4413      	add	r3, r2
 8004990:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004994:	461a      	mov	r2, r3
 8004996:	2320      	movs	r3, #32
 8004998:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d009      	beq.n	80049b8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80049a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a6:	015a      	lsls	r2, r3, #5
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	4413      	add	r3, r2
 80049ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049b0:	461a      	mov	r2, r3
 80049b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049b6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80049b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ba:	3301      	adds	r3, #1
 80049bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80049be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c0:	085b      	lsrs	r3, r3, #1
 80049c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80049c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f47f af62 	bne.w	8004890 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f004 fb5f 	bl	8009094 <USB_ReadInterrupts>
 80049d6:	4603      	mov	r3, r0
 80049d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049e0:	f040 80db 	bne.w	8004b9a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f004 fb7e 	bl	80090ea <USB_ReadDevAllInEpInterrupt>
 80049ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80049f4:	e0cd      	b.n	8004b92 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80049f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80c2 	beq.w	8004b86 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f004 fba2 	bl	8009156 <USB_ReadDevInEPInterrupt>
 8004a12:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d057      	beq.n	8004ace <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	2201      	movs	r2, #1
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	69f9      	ldr	r1, [r7, #28]
 8004a3a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a3e:	4013      	ands	r3, r2
 8004a40:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a44:	015a      	lsls	r2, r3, #5
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	4413      	add	r3, r2
 8004a4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a4e:	461a      	mov	r2, r3
 8004a50:	2301      	movs	r3, #1
 8004a52:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	799b      	ldrb	r3, [r3, #6]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d132      	bne.n	8004ac2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004a5c:	6879      	ldr	r1, [r7, #4]
 8004a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a60:	4613      	mov	r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	4413      	add	r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	3320      	adds	r3, #32
 8004a6c:	6819      	ldr	r1, [r3, #0]
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a72:	4613      	mov	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	4413      	add	r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4403      	add	r3, r0
 8004a7c:	331c      	adds	r3, #28
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4419      	add	r1, r3
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a86:	4613      	mov	r3, r2
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4403      	add	r3, r0
 8004a90:	3320      	adds	r3, #32
 8004a92:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d113      	bne.n	8004ac2 <HAL_PCD_IRQHandler+0x3a2>
 8004a9a:	6879      	ldr	r1, [r7, #4]
 8004a9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	00db      	lsls	r3, r3, #3
 8004aa2:	4413      	add	r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	440b      	add	r3, r1
 8004aa8:	3324      	adds	r3, #36	@ 0x24
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d108      	bne.n	8004ac2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004aba:	461a      	mov	r2, r3
 8004abc:	2101      	movs	r1, #1
 8004abe:	f004 fba7 	bl	8009210 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f006 fa42 	bl	800af52 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	2308      	movs	r3, #8
 8004ae8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b00:	461a      	mov	r2, r3
 8004b02:	2310      	movs	r3, #16
 8004b04:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d008      	beq.n	8004b22 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	015a      	lsls	r2, r3, #5
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	4413      	add	r3, r2
 8004b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	2340      	movs	r3, #64	@ 0x40
 8004b20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d023      	beq.n	8004b74 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004b2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b2e:	6a38      	ldr	r0, [r7, #32]
 8004b30:	f003 fba8 	bl	8008284 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b36:	4613      	mov	r3, r2
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	3310      	adds	r3, #16
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	4413      	add	r3, r2
 8004b44:	3304      	adds	r3, #4
 8004b46:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	78db      	ldrb	r3, [r3, #3]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d108      	bne.n	8004b62 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	2200      	movs	r2, #0
 8004b54:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f006 fa8f 	bl	800b080 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b64:	015a      	lsls	r2, r3, #5
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	4413      	add	r3, r2
 8004b6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b6e:	461a      	mov	r2, r3
 8004b70:	2302      	movs	r3, #2
 8004b72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004b7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fcac 	bl	80054de <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	3301      	adds	r3, #1
 8004b8a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8e:	085b      	lsrs	r3, r3, #1
 8004b90:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f47f af2e 	bne.w	80049f6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f004 fa78 	bl	8009094 <USB_ReadInterrupts>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004baa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bae:	d114      	bne.n	8004bda <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	69fa      	ldr	r2, [r7, #28]
 8004bba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bbe:	f023 0301 	bic.w	r3, r3, #1
 8004bc2:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f006 fa3b 	bl	800b040 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	695a      	ldr	r2, [r3, #20]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004bd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f004 fa58 	bl	8009094 <USB_ReadInterrupts>
 8004be4:	4603      	mov	r3, r0
 8004be6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bee:	d112      	bne.n	8004c16 <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f003 0301 	and.w	r3, r3, #1
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d102      	bne.n	8004c06 <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f006 f9f7 	bl	800aff4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695a      	ldr	r2, [r3, #20]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004c14:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f004 fa3a 	bl	8009094 <USB_ReadInterrupts>
 8004c20:	4603      	mov	r3, r0
 8004c22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c2a:	f040 80b7 	bne.w	8004d9c <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	69fa      	ldr	r2, [r7, #28]
 8004c38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c3c:	f023 0301 	bic.w	r3, r3, #1
 8004c40:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2110      	movs	r1, #16
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f003 fb1b 	bl	8008284 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c4e:	2300      	movs	r3, #0
 8004c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c52:	e046      	b.n	8004ce2 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c56:	015a      	lsls	r2, r3, #5
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	4413      	add	r3, r2
 8004c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c60:	461a      	mov	r2, r3
 8004c62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c66:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	4413      	add	r3, r2
 8004c70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c78:	0151      	lsls	r1, r2, #5
 8004c7a:	69fa      	ldr	r2, [r7, #28]
 8004c7c:	440a      	add	r2, r1
 8004c7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c86:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c8a:	015a      	lsls	r2, r3, #5
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	4413      	add	r3, r2
 8004c90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c94:	461a      	mov	r2, r3
 8004c96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c9a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c9e:	015a      	lsls	r2, r3, #5
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cac:	0151      	lsls	r1, r2, #5
 8004cae:	69fa      	ldr	r2, [r7, #28]
 8004cb0:	440a      	add	r2, r1
 8004cb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004cba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cbe:	015a      	lsls	r2, r3, #5
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ccc:	0151      	lsls	r1, r2, #5
 8004cce:	69fa      	ldr	r2, [r7, #28]
 8004cd0:	440a      	add	r2, r1
 8004cd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004cda:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cde:	3301      	adds	r3, #1
 8004ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	791b      	ldrb	r3, [r3, #4]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d3b2      	bcc.n	8004c54 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	69fa      	ldr	r2, [r7, #28]
 8004cf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cfc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004d00:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	7bdb      	ldrb	r3, [r3, #15]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d016      	beq.n	8004d38 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d1a:	f043 030b 	orr.w	r3, r3, #11
 8004d1e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2a:	69fa      	ldr	r2, [r7, #28]
 8004d2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d30:	f043 030b 	orr.w	r3, r3, #11
 8004d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d36:	e015      	b.n	8004d64 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	69fa      	ldr	r2, [r7, #28]
 8004d42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d46:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d4a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004d4e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	69fa      	ldr	r2, [r7, #28]
 8004d5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d5e:	f043 030b 	orr.w	r3, r3, #11
 8004d62:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	69fa      	ldr	r2, [r7, #28]
 8004d6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d72:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004d76:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6818      	ldr	r0, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d86:	461a      	mov	r2, r3
 8004d88:	f004 fa42 	bl	8009210 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	695a      	ldr	r2, [r3, #20]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004d9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f004 f977 	bl	8009094 <USB_ReadInterrupts>
 8004da6:	4603      	mov	r3, r0
 8004da8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db0:	d123      	bne.n	8004dfa <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f004 fa07 	bl	80091ca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f003 fad5 	bl	8008370 <USB_GetDevSpeed>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	461a      	mov	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681c      	ldr	r4, [r3, #0]
 8004dd2:	f001 f99b 	bl	800610c <HAL_RCC_GetHCLKFreq>
 8004dd6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ddc:	461a      	mov	r2, r3
 8004dde:	4620      	mov	r0, r4
 8004de0:	f002 ffde 	bl	8007da0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f006 f8dc 	bl	800afa2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	695a      	ldr	r2, [r3, #20]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004df8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f004 f948 	bl	8009094 <USB_ReadInterrupts>
 8004e04:	4603      	mov	r3, r0
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d10a      	bne.n	8004e24 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f006 f8b9 	bl	800af86 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695a      	ldr	r2, [r3, #20]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f002 0208 	and.w	r2, r2, #8
 8004e22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f004 f933 	bl	8009094 <USB_ReadInterrupts>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e34:	2b80      	cmp	r3, #128	@ 0x80
 8004e36:	d123      	bne.n	8004e80 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e40:	6a3b      	ldr	r3, [r7, #32]
 8004e42:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e44:	2301      	movs	r3, #1
 8004e46:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e48:	e014      	b.n	8004e74 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d105      	bne.n	8004e6e <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	4619      	mov	r1, r3
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 fb07 	bl	800547c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	3301      	adds	r3, #1
 8004e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	791b      	ldrb	r3, [r3, #4]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d3e4      	bcc.n	8004e4a <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4618      	mov	r0, r3
 8004e86:	f004 f905 	bl	8009094 <USB_ReadInterrupts>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e94:	d13c      	bne.n	8004f10 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e96:	2301      	movs	r3, #1
 8004e98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e9a:	e02b      	b.n	8004ef4 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9e:	015a      	lsls	r2, r3, #5
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004eac:	6879      	ldr	r1, [r7, #4]
 8004eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	00db      	lsls	r3, r3, #3
 8004eb4:	4413      	add	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	3318      	adds	r3, #24
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d115      	bne.n	8004eee <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004ec2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	da12      	bge.n	8004eee <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ecc:	4613      	mov	r3, r2
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4413      	add	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	3317      	adds	r3, #23
 8004ed8:	2201      	movs	r2, #1
 8004eda:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 fac7 	bl	800547c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	791b      	ldrb	r3, [r3, #4]
 8004ef8:	461a      	mov	r2, r3
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d3cd      	bcc.n	8004e9c <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	695a      	ldr	r2, [r3, #20]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004f0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f004 f8bd 	bl	8009094 <USB_ReadInterrupts>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f24:	d156      	bne.n	8004fd4 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f26:	2301      	movs	r3, #1
 8004f28:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f2a:	e045      	b.n	8004fb8 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2e:	015a      	lsls	r2, r3, #5
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	4413      	add	r3, r2
 8004f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f40:	4613      	mov	r3, r2
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4413      	add	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d12e      	bne.n	8004fb2 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	da2b      	bge.n	8004fb2 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004f66:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d121      	bne.n	8004fb2 <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004f6e:	6879      	ldr	r1, [r7, #4]
 8004f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f72:	4613      	mov	r3, r2
 8004f74:	00db      	lsls	r3, r3, #3
 8004f76:	4413      	add	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	440b      	add	r3, r1
 8004f7c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004f80:	2201      	movs	r2, #1
 8004f82:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10a      	bne.n	8004fb2 <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	69fa      	ldr	r2, [r7, #28]
 8004fa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fae:	6053      	str	r3, [r2, #4]
            break;
 8004fb0:	e008      	b.n	8004fc4 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	791b      	ldrb	r3, [r3, #4]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d3b3      	bcc.n	8004f2c <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695a      	ldr	r2, [r3, #20]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004fd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f004 f85b 	bl	8009094 <USB_ReadInterrupts>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe8:	d10a      	bne.n	8005000 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f006 f85a 	bl	800b0a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695a      	ldr	r2, [r3, #20]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004ffe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4618      	mov	r0, r3
 8005006:	f004 f845 	bl	8009094 <USB_ReadInterrupts>
 800500a:	4603      	mov	r3, r0
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b04      	cmp	r3, #4
 8005012:	d115      	bne.n	8005040 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	f003 0304 	and.w	r3, r3, #4
 8005022:	2b00      	cmp	r3, #0
 8005024:	d002      	beq.n	800502c <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f006 f84a 	bl	800b0c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6859      	ldr	r1, [r3, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	69ba      	ldr	r2, [r7, #24]
 8005038:	430a      	orrs	r2, r1
 800503a:	605a      	str	r2, [r3, #4]
 800503c:	e000      	b.n	8005040 <HAL_PCD_IRQHandler+0x920>
      return;
 800503e:	bf00      	nop
    }
  }
}
 8005040:	3734      	adds	r7, #52	@ 0x34
 8005042:	46bd      	mov	sp, r7
 8005044:	bd90      	pop	{r4, r7, pc}

08005046 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b082      	sub	sp, #8
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
 800504e:	460b      	mov	r3, r1
 8005050:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_PCD_SetAddress+0x1a>
 800505c:	2302      	movs	r3, #2
 800505e:	e012      	b.n	8005086 <HAL_PCD_SetAddress+0x40>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	78fa      	ldrb	r2, [r7, #3]
 800506c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	4611      	mov	r1, r2
 8005076:	4618      	mov	r0, r3
 8005078:	f003 ffa7 	bl	8008fca <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3708      	adds	r7, #8
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
 8005096:	4608      	mov	r0, r1
 8005098:	4611      	mov	r1, r2
 800509a:	461a      	mov	r2, r3
 800509c:	4603      	mov	r3, r0
 800509e:	70fb      	strb	r3, [r7, #3]
 80050a0:	460b      	mov	r3, r1
 80050a2:	803b      	strh	r3, [r7, #0]
 80050a4:	4613      	mov	r3, r2
 80050a6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	da0f      	bge.n	80050d4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050b4:	78fb      	ldrb	r3, [r7, #3]
 80050b6:	f003 020f 	and.w	r2, r3, #15
 80050ba:	4613      	mov	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	3310      	adds	r3, #16
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	4413      	add	r3, r2
 80050c8:	3304      	adds	r3, #4
 80050ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2201      	movs	r2, #1
 80050d0:	705a      	strb	r2, [r3, #1]
 80050d2:	e00f      	b.n	80050f4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050d4:	78fb      	ldrb	r3, [r7, #3]
 80050d6:	f003 020f 	and.w	r2, r3, #15
 80050da:	4613      	mov	r3, r2
 80050dc:	00db      	lsls	r3, r3, #3
 80050de:	4413      	add	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	4413      	add	r3, r2
 80050ea:	3304      	adds	r3, #4
 80050ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80050f4:	78fb      	ldrb	r3, [r7, #3]
 80050f6:	f003 030f 	and.w	r3, r3, #15
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005100:	883a      	ldrh	r2, [r7, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	78ba      	ldrb	r2, [r7, #2]
 800510a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	785b      	ldrb	r3, [r3, #1]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d004      	beq.n	800511e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	781b      	ldrb	r3, [r3, #0]
 8005118:	461a      	mov	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800511e:	78bb      	ldrb	r3, [r7, #2]
 8005120:	2b02      	cmp	r3, #2
 8005122:	d102      	bne.n	800512a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005130:	2b01      	cmp	r3, #1
 8005132:	d101      	bne.n	8005138 <HAL_PCD_EP_Open+0xaa>
 8005134:	2302      	movs	r3, #2
 8005136:	e00e      	b.n	8005156 <HAL_PCD_EP_Open+0xc8>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68f9      	ldr	r1, [r7, #12]
 8005146:	4618      	mov	r0, r3
 8005148:	f003 f936 	bl	80083b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005154:	7afb      	ldrb	r3, [r7, #11]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b084      	sub	sp, #16
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
 8005166:	460b      	mov	r3, r1
 8005168:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800516a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800516e:	2b00      	cmp	r3, #0
 8005170:	da0f      	bge.n	8005192 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005172:	78fb      	ldrb	r3, [r7, #3]
 8005174:	f003 020f 	and.w	r2, r3, #15
 8005178:	4613      	mov	r3, r2
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	4413      	add	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	3310      	adds	r3, #16
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	4413      	add	r3, r2
 8005186:	3304      	adds	r3, #4
 8005188:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	705a      	strb	r2, [r3, #1]
 8005190:	e00f      	b.n	80051b2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005192:	78fb      	ldrb	r3, [r7, #3]
 8005194:	f003 020f 	and.w	r2, r3, #15
 8005198:	4613      	mov	r3, r2
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	4413      	add	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	4413      	add	r3, r2
 80051a8:	3304      	adds	r3, #4
 80051aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80051b2:	78fb      	ldrb	r3, [r7, #3]
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	b2da      	uxtb	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d101      	bne.n	80051cc <HAL_PCD_EP_Close+0x6e>
 80051c8:	2302      	movs	r3, #2
 80051ca:	e00e      	b.n	80051ea <HAL_PCD_EP_Close+0x8c>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68f9      	ldr	r1, [r7, #12]
 80051da:	4618      	mov	r0, r3
 80051dc:	f003 f972 	bl	80084c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b086      	sub	sp, #24
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	60f8      	str	r0, [r7, #12]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
 80051fe:	460b      	mov	r3, r1
 8005200:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005202:	7afb      	ldrb	r3, [r7, #11]
 8005204:	f003 020f 	and.w	r2, r3, #15
 8005208:	4613      	mov	r3, r2
 800520a:	00db      	lsls	r3, r3, #3
 800520c:	4413      	add	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4413      	add	r3, r2
 8005218:	3304      	adds	r3, #4
 800521a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	2200      	movs	r2, #0
 800522c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2200      	movs	r2, #0
 8005232:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005234:	7afb      	ldrb	r3, [r7, #11]
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	b2da      	uxtb	r2, r3
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	799b      	ldrb	r3, [r3, #6]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d102      	bne.n	800524e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6818      	ldr	r0, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	799b      	ldrb	r3, [r3, #6]
 8005256:	461a      	mov	r2, r3
 8005258:	6979      	ldr	r1, [r7, #20]
 800525a:	f003 fa0f 	bl	800867c <USB_EPStartXfer>

  return HAL_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005274:	78fb      	ldrb	r3, [r7, #3]
 8005276:	f003 020f 	and.w	r2, r3, #15
 800527a:	6879      	ldr	r1, [r7, #4]
 800527c:	4613      	mov	r3, r2
 800527e:	00db      	lsls	r3, r3, #3
 8005280:	4413      	add	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	440b      	add	r3, r1
 8005286:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800528a:	681b      	ldr	r3, [r3, #0]
}
 800528c:	4618      	mov	r0, r3
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	bc80      	pop	{r7}
 8005294:	4770      	bx	lr

08005296 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b086      	sub	sp, #24
 800529a:	af00      	add	r7, sp, #0
 800529c:	60f8      	str	r0, [r7, #12]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	603b      	str	r3, [r7, #0]
 80052a2:	460b      	mov	r3, r1
 80052a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052a6:	7afb      	ldrb	r3, [r7, #11]
 80052a8:	f003 020f 	and.w	r2, r3, #15
 80052ac:	4613      	mov	r3, r2
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	4413      	add	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	3310      	adds	r3, #16
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	4413      	add	r3, r2
 80052ba:	3304      	adds	r3, #4
 80052bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	2200      	movs	r2, #0
 80052ce:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2201      	movs	r2, #1
 80052d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052d6:	7afb      	ldrb	r3, [r7, #11]
 80052d8:	f003 030f 	and.w	r3, r3, #15
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	799b      	ldrb	r3, [r3, #6]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d102      	bne.n	80052f0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6818      	ldr	r0, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	799b      	ldrb	r3, [r3, #6]
 80052f8:	461a      	mov	r2, r3
 80052fa:	6979      	ldr	r1, [r7, #20]
 80052fc:	f003 f9be 	bl	800867c <USB_EPStartXfer>

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3718      	adds	r7, #24
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b084      	sub	sp, #16
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
 8005312:	460b      	mov	r3, r1
 8005314:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005316:	78fb      	ldrb	r3, [r7, #3]
 8005318:	f003 030f 	and.w	r3, r3, #15
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	7912      	ldrb	r2, [r2, #4]
 8005320:	4293      	cmp	r3, r2
 8005322:	d901      	bls.n	8005328 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e04f      	b.n	80053c8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005328:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800532c:	2b00      	cmp	r3, #0
 800532e:	da0f      	bge.n	8005350 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005330:	78fb      	ldrb	r3, [r7, #3]
 8005332:	f003 020f 	and.w	r2, r3, #15
 8005336:	4613      	mov	r3, r2
 8005338:	00db      	lsls	r3, r3, #3
 800533a:	4413      	add	r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	3310      	adds	r3, #16
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	4413      	add	r3, r2
 8005344:	3304      	adds	r3, #4
 8005346:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2201      	movs	r2, #1
 800534c:	705a      	strb	r2, [r3, #1]
 800534e:	e00d      	b.n	800536c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005350:	78fa      	ldrb	r2, [r7, #3]
 8005352:	4613      	mov	r3, r2
 8005354:	00db      	lsls	r3, r3, #3
 8005356:	4413      	add	r3, r2
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	4413      	add	r3, r2
 8005362:	3304      	adds	r3, #4
 8005364:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2201      	movs	r2, #1
 8005370:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005372:	78fb      	ldrb	r3, [r7, #3]
 8005374:	f003 030f 	and.w	r3, r3, #15
 8005378:	b2da      	uxtb	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005384:	2b01      	cmp	r3, #1
 8005386:	d101      	bne.n	800538c <HAL_PCD_EP_SetStall+0x82>
 8005388:	2302      	movs	r3, #2
 800538a:	e01d      	b.n	80053c8 <HAL_PCD_EP_SetStall+0xbe>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68f9      	ldr	r1, [r7, #12]
 800539a:	4618      	mov	r0, r3
 800539c:	f003 fd43 	bl	8008e26 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d109      	bne.n	80053be <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6818      	ldr	r0, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	7999      	ldrb	r1, [r3, #6]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053b8:	461a      	mov	r2, r3
 80053ba:	f003 ff29 	bl	8009210 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80053dc:	78fb      	ldrb	r3, [r7, #3]
 80053de:	f003 030f 	and.w	r3, r3, #15
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	7912      	ldrb	r2, [r2, #4]
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d901      	bls.n	80053ee <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e042      	b.n	8005474 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	da0f      	bge.n	8005416 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053f6:	78fb      	ldrb	r3, [r7, #3]
 80053f8:	f003 020f 	and.w	r2, r3, #15
 80053fc:	4613      	mov	r3, r2
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	4413      	add	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	3310      	adds	r3, #16
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	4413      	add	r3, r2
 800540a:	3304      	adds	r3, #4
 800540c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2201      	movs	r2, #1
 8005412:	705a      	strb	r2, [r3, #1]
 8005414:	e00f      	b.n	8005436 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005416:	78fb      	ldrb	r3, [r7, #3]
 8005418:	f003 020f 	and.w	r2, r3, #15
 800541c:	4613      	mov	r3, r2
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	4413      	add	r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	4413      	add	r3, r2
 800542c:	3304      	adds	r3, #4
 800542e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800543c:	78fb      	ldrb	r3, [r7, #3]
 800543e:	f003 030f 	and.w	r3, r3, #15
 8005442:	b2da      	uxtb	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <HAL_PCD_EP_ClrStall+0x86>
 8005452:	2302      	movs	r3, #2
 8005454:	e00e      	b.n	8005474 <HAL_PCD_EP_ClrStall+0xa4>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68f9      	ldr	r1, [r7, #12]
 8005464:	4618      	mov	r0, r3
 8005466:	f003 fd4b 	bl	8008f00 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	460b      	mov	r3, r1
 8005486:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005488:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800548c:	2b00      	cmp	r3, #0
 800548e:	da0c      	bge.n	80054aa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005490:	78fb      	ldrb	r3, [r7, #3]
 8005492:	f003 020f 	and.w	r2, r3, #15
 8005496:	4613      	mov	r3, r2
 8005498:	00db      	lsls	r3, r3, #3
 800549a:	4413      	add	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	3310      	adds	r3, #16
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	4413      	add	r3, r2
 80054a4:	3304      	adds	r3, #4
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	e00c      	b.n	80054c4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054aa:	78fb      	ldrb	r3, [r7, #3]
 80054ac:	f003 020f 	and.w	r2, r3, #15
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	4413      	add	r3, r2
 80054c0:	3304      	adds	r3, #4
 80054c2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68f9      	ldr	r1, [r7, #12]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f003 fb6e 	bl	8008bac <USB_EPStopXfer>
 80054d0:	4603      	mov	r3, r0
 80054d2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80054d4:	7afb      	ldrb	r3, [r7, #11]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3710      	adds	r7, #16
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}

080054de <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b08a      	sub	sp, #40	@ 0x28
 80054e2:	af02      	add	r7, sp, #8
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	4613      	mov	r3, r2
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	3310      	adds	r3, #16
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	4413      	add	r3, r2
 8005502:	3304      	adds	r3, #4
 8005504:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	695a      	ldr	r2, [r3, #20]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	429a      	cmp	r2, r3
 8005510:	d901      	bls.n	8005516 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e06b      	b.n	80055ee <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	691a      	ldr	r2, [r3, #16]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	69fa      	ldr	r2, [r7, #28]
 8005528:	429a      	cmp	r2, r3
 800552a:	d902      	bls.n	8005532 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	3303      	adds	r3, #3
 8005536:	089b      	lsrs	r3, r3, #2
 8005538:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800553a:	e02a      	b.n	8005592 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	691a      	ldr	r2, [r3, #16]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	429a      	cmp	r2, r3
 8005550:	d902      	bls.n	8005558 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	3303      	adds	r3, #3
 800555c:	089b      	lsrs	r3, r3, #2
 800555e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	68d9      	ldr	r1, [r3, #12]
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	b2da      	uxtb	r2, r3
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	4603      	mov	r3, r0
 8005574:	6978      	ldr	r0, [r7, #20]
 8005576:	f003 fbc2 	bl	8008cfe <USB_WritePacket>

    ep->xfer_buff  += len;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	68da      	ldr	r2, [r3, #12]
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	441a      	add	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	695a      	ldr	r2, [r3, #20]
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	441a      	add	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	015a      	lsls	r2, r3, #5
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	4413      	add	r3, r2
 800559a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d809      	bhi.n	80055bc <PCD_WriteEmptyTxFifo+0xde>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	695a      	ldr	r2, [r3, #20]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d203      	bcs.n	80055bc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1bf      	bne.n	800553c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	691a      	ldr	r2, [r3, #16]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d811      	bhi.n	80055ec <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	2201      	movs	r2, #1
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	43db      	mvns	r3, r3
 80055e2:	6939      	ldr	r1, [r7, #16]
 80055e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055e8:	4013      	ands	r3, r2
 80055ea:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3720      	adds	r7, #32
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
	...

080055f8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b088      	sub	sp, #32
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	333c      	adds	r3, #60	@ 0x3c
 8005610:	3304      	adds	r3, #4
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	015a      	lsls	r2, r3, #5
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	4413      	add	r3, r2
 800561e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	799b      	ldrb	r3, [r3, #6]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d17b      	bne.n	8005726 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f003 0308 	and.w	r3, r3, #8
 8005634:	2b00      	cmp	r3, #0
 8005636:	d015      	beq.n	8005664 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	4a61      	ldr	r2, [pc, #388]	@ (80057c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800563c:	4293      	cmp	r3, r2
 800563e:	f240 80b9 	bls.w	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005648:	2b00      	cmp	r3, #0
 800564a:	f000 80b3 	beq.w	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	015a      	lsls	r2, r3, #5
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	4413      	add	r3, r2
 8005656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800565a:	461a      	mov	r2, r3
 800565c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005660:	6093      	str	r3, [r2, #8]
 8005662:	e0a7      	b.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	f003 0320 	and.w	r3, r3, #32
 800566a:	2b00      	cmp	r3, #0
 800566c:	d009      	beq.n	8005682 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	015a      	lsls	r2, r3, #5
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	4413      	add	r3, r2
 8005676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800567a:	461a      	mov	r2, r3
 800567c:	2320      	movs	r3, #32
 800567e:	6093      	str	r3, [r2, #8]
 8005680:	e098      	b.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005688:	2b00      	cmp	r3, #0
 800568a:	f040 8093 	bne.w	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	4a4b      	ldr	r2, [pc, #300]	@ (80057c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d90f      	bls.n	80056b6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	015a      	lsls	r2, r3, #5
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	4413      	add	r3, r2
 80056a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056ac:	461a      	mov	r2, r3
 80056ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056b2:	6093      	str	r3, [r2, #8]
 80056b4:	e07e      	b.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	4613      	mov	r3, r2
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	4413      	add	r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	4413      	add	r3, r2
 80056c8:	3304      	adds	r3, #4
 80056ca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a1a      	ldr	r2, [r3, #32]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	0159      	lsls	r1, r3, #5
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	440b      	add	r3, r1
 80056d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056e2:	1ad2      	subs	r2, r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d114      	bne.n	8005718 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d109      	bne.n	800570a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005700:	461a      	mov	r2, r3
 8005702:	2101      	movs	r1, #1
 8005704:	f003 fd84 	bl	8009210 <USB_EP0_OutStart>
 8005708:	e006      	b.n	8005718 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	68da      	ldr	r2, [r3, #12]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	441a      	add	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	b2db      	uxtb	r3, r3
 800571c:	4619      	mov	r1, r3
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f005 fbfc 	bl	800af1c <HAL_PCD_DataOutStageCallback>
 8005724:	e046      	b.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	4a26      	ldr	r2, [pc, #152]	@ (80057c4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d124      	bne.n	8005778 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00a      	beq.n	800574e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	015a      	lsls	r2, r3, #5
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	4413      	add	r3, r2
 8005740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005744:	461a      	mov	r2, r3
 8005746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800574a:	6093      	str	r3, [r2, #8]
 800574c:	e032      	b.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b00      	cmp	r3, #0
 8005756:	d008      	beq.n	800576a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	015a      	lsls	r2, r3, #5
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	4413      	add	r3, r2
 8005760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005764:	461a      	mov	r2, r3
 8005766:	2320      	movs	r3, #32
 8005768:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	b2db      	uxtb	r3, r3
 800576e:	4619      	mov	r1, r3
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f005 fbd3 	bl	800af1c <HAL_PCD_DataOutStageCallback>
 8005776:	e01d      	b.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d114      	bne.n	80057a8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800577e:	6879      	ldr	r1, [r7, #4]
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	4613      	mov	r3, r2
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	4413      	add	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	440b      	add	r3, r1
 800578c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d108      	bne.n	80057a8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6818      	ldr	r0, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057a0:	461a      	mov	r2, r3
 80057a2:	2100      	movs	r1, #0
 80057a4:	f003 fd34 	bl	8009210 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	4619      	mov	r1, r3
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f005 fbb4 	bl	800af1c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3720      	adds	r7, #32
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	4f54300a 	.word	0x4f54300a
 80057c4:	4f54310a 	.word	0x4f54310a

080057c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	333c      	adds	r3, #60	@ 0x3c
 80057e0:	3304      	adds	r3, #4
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	015a      	lsls	r2, r3, #5
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	4413      	add	r3, r2
 80057ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	4a15      	ldr	r2, [pc, #84]	@ (8005850 <PCD_EP_OutSetupPacket_int+0x88>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d90e      	bls.n	800581c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005804:	2b00      	cmp	r3, #0
 8005806:	d009      	beq.n	800581c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	015a      	lsls	r2, r3, #5
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	4413      	add	r3, r2
 8005810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005814:	461a      	mov	r2, r3
 8005816:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800581a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f005 fb6b 	bl	800aef8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	4a0a      	ldr	r2, [pc, #40]	@ (8005850 <PCD_EP_OutSetupPacket_int+0x88>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d90c      	bls.n	8005844 <PCD_EP_OutSetupPacket_int+0x7c>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	799b      	ldrb	r3, [r3, #6]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d108      	bne.n	8005844 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6818      	ldr	r0, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800583c:	461a      	mov	r2, r3
 800583e:	2101      	movs	r1, #1
 8005840:	f003 fce6 	bl	8009210 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3718      	adds	r7, #24
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	4f54300a 	.word	0x4f54300a

08005854 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	460b      	mov	r3, r1
 800585e:	70fb      	strb	r3, [r7, #3]
 8005860:	4613      	mov	r3, r2
 8005862:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800586c:	78fb      	ldrb	r3, [r7, #3]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d107      	bne.n	8005882 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005872:	883b      	ldrh	r3, [r7, #0]
 8005874:	0419      	lsls	r1, r3, #16
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	430a      	orrs	r2, r1
 800587e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005880:	e028      	b.n	80058d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005888:	0c1b      	lsrs	r3, r3, #16
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	4413      	add	r3, r2
 800588e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005890:	2300      	movs	r3, #0
 8005892:	73fb      	strb	r3, [r7, #15]
 8005894:	e00d      	b.n	80058b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	7bfb      	ldrb	r3, [r7, #15]
 800589c:	3340      	adds	r3, #64	@ 0x40
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4413      	add	r3, r2
 80058aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80058ac:	7bfb      	ldrb	r3, [r7, #15]
 80058ae:	3301      	adds	r3, #1
 80058b0:	73fb      	strb	r3, [r7, #15]
 80058b2:	7bfa      	ldrb	r2, [r7, #15]
 80058b4:	78fb      	ldrb	r3, [r7, #3]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d3ec      	bcc.n	8005896 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80058bc:	883b      	ldrh	r3, [r7, #0]
 80058be:	0418      	lsls	r0, r3, #16
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6819      	ldr	r1, [r3, #0]
 80058c4:	78fb      	ldrb	r3, [r7, #3]
 80058c6:	3b01      	subs	r3, #1
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	4302      	orrs	r2, r0
 80058cc:	3340      	adds	r3, #64	@ 0x40
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc80      	pop	{r7}
 80058de:	4770      	bx	lr

080058e0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	887a      	ldrh	r2, [r7, #2]
 80058f2:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bc80      	pop	{r7}
 80058fe:	4770      	bx	lr

08005900 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b08a      	sub	sp, #40	@ 0x28
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d101      	bne.n	8005912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e23b      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d050      	beq.n	80059c0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800591e:	4b9e      	ldr	r3, [pc, #632]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f003 030c 	and.w	r3, r3, #12
 8005926:	2b04      	cmp	r3, #4
 8005928:	d00c      	beq.n	8005944 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800592a:	4b9b      	ldr	r3, [pc, #620]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005932:	2b08      	cmp	r3, #8
 8005934:	d112      	bne.n	800595c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005936:	4b98      	ldr	r3, [pc, #608]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800593e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005942:	d10b      	bne.n	800595c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005944:	4b94      	ldr	r3, [pc, #592]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d036      	beq.n	80059be <HAL_RCC_OscConfig+0xbe>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d132      	bne.n	80059be <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e216      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	4b8e      	ldr	r3, [pc, #568]	@ (8005b9c <HAL_RCC_OscConfig+0x29c>)
 8005962:	b2d2      	uxtb	r2, r2
 8005964:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d013      	beq.n	8005996 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596e:	f7fd f9a5 	bl	8002cbc <HAL_GetTick>
 8005972:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005974:	e008      	b.n	8005988 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005976:	f7fd f9a1 	bl	8002cbc <HAL_GetTick>
 800597a:	4602      	mov	r2, r0
 800597c:	6a3b      	ldr	r3, [r7, #32]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	2b64      	cmp	r3, #100	@ 0x64
 8005982:	d901      	bls.n	8005988 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e200      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005988:	4b83      	ldr	r3, [pc, #524]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d0f0      	beq.n	8005976 <HAL_RCC_OscConfig+0x76>
 8005994:	e014      	b.n	80059c0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005996:	f7fd f991 	bl	8002cbc <HAL_GetTick>
 800599a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800599c:	e008      	b.n	80059b0 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800599e:	f7fd f98d 	bl	8002cbc <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	6a3b      	ldr	r3, [r7, #32]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b64      	cmp	r3, #100	@ 0x64
 80059aa:	d901      	bls.n	80059b0 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e1ec      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059b0:	4b79      	ldr	r3, [pc, #484]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1f0      	bne.n	800599e <HAL_RCC_OscConfig+0x9e>
 80059bc:	e000      	b.n	80059c0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059be:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d077      	beq.n	8005abc <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059cc:	4b72      	ldr	r3, [pc, #456]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f003 030c 	and.w	r3, r3, #12
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00b      	beq.n	80059f0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	d126      	bne.n	8005a32 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059e4:	4b6c      	ldr	r3, [pc, #432]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d120      	bne.n	8005a32 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059f0:	4b69      	ldr	r3, [pc, #420]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d005      	beq.n	8005a08 <HAL_RCC_OscConfig+0x108>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d001      	beq.n	8005a08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e1c0      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a08:	4b63      	ldr	r3, [pc, #396]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	21f8      	movs	r1, #248	@ 0xf8
 8005a16:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a18:	68f9      	ldr	r1, [r7, #12]
 8005a1a:	fa91 f1a1 	rbit	r1, r1
 8005a1e:	6139      	str	r1, [r7, #16]
  return result;
 8005a20:	6939      	ldr	r1, [r7, #16]
 8005a22:	fab1 f181 	clz	r1, r1
 8005a26:	b2c9      	uxtb	r1, r1
 8005a28:	408b      	lsls	r3, r1
 8005a2a:	495b      	ldr	r1, [pc, #364]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a30:	e044      	b.n	8005abc <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d02a      	beq.n	8005a90 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a3a:	4b59      	ldr	r3, [pc, #356]	@ (8005ba0 <HAL_RCC_OscConfig+0x2a0>)
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a40:	f7fd f93c 	bl	8002cbc <HAL_GetTick>
 8005a44:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a46:	e008      	b.n	8005a5a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a48:	f7fd f938 	bl	8002cbc <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d901      	bls.n	8005a5a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e197      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a5a:	4b4f      	ldr	r3, [pc, #316]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0f0      	beq.n	8005a48 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a66:	4b4c      	ldr	r3, [pc, #304]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	21f8      	movs	r1, #248	@ 0xf8
 8005a74:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a76:	6979      	ldr	r1, [r7, #20]
 8005a78:	fa91 f1a1 	rbit	r1, r1
 8005a7c:	61b9      	str	r1, [r7, #24]
  return result;
 8005a7e:	69b9      	ldr	r1, [r7, #24]
 8005a80:	fab1 f181 	clz	r1, r1
 8005a84:	b2c9      	uxtb	r1, r1
 8005a86:	408b      	lsls	r3, r1
 8005a88:	4943      	ldr	r1, [pc, #268]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	600b      	str	r3, [r1, #0]
 8005a8e:	e015      	b.n	8005abc <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a90:	4b43      	ldr	r3, [pc, #268]	@ (8005ba0 <HAL_RCC_OscConfig+0x2a0>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a96:	f7fd f911 	bl	8002cbc <HAL_GetTick>
 8005a9a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a9e:	f7fd f90d 	bl	8002cbc <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d901      	bls.n	8005ab0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e16c      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ab0:	4b39      	ldr	r3, [pc, #228]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1f0      	bne.n	8005a9e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0308 	and.w	r3, r3, #8
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d030      	beq.n	8005b2a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d016      	beq.n	8005afe <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ad0:	4b34      	ldr	r3, [pc, #208]	@ (8005ba4 <HAL_RCC_OscConfig+0x2a4>)
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ad6:	f7fd f8f1 	bl	8002cbc <HAL_GetTick>
 8005ada:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005adc:	e008      	b.n	8005af0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ade:	f7fd f8ed 	bl	8002cbc <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d901      	bls.n	8005af0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e14c      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005af0:	4b29      	ldr	r3, [pc, #164]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005af4:	f003 0302 	and.w	r3, r3, #2
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d0f0      	beq.n	8005ade <HAL_RCC_OscConfig+0x1de>
 8005afc:	e015      	b.n	8005b2a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005afe:	4b29      	ldr	r3, [pc, #164]	@ (8005ba4 <HAL_RCC_OscConfig+0x2a4>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b04:	f7fd f8da 	bl	8002cbc <HAL_GetTick>
 8005b08:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b0c:	f7fd f8d6 	bl	8002cbc <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e135      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005b20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1f0      	bne.n	8005b0c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0304 	and.w	r3, r3, #4
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 8087 	beq.w	8005c46 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b3e:	4b16      	ldr	r3, [pc, #88]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d110      	bne.n	8005b6c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	4b12      	ldr	r3, [pc, #72]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b52:	4a11      	ldr	r2, [pc, #68]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005b98 <HAL_RCC_OscConfig+0x298>)
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b62:	60bb      	str	r3, [r7, #8]
 8005b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ba8 <HAL_RCC_OscConfig+0x2a8>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a0d      	ldr	r2, [pc, #52]	@ (8005ba8 <HAL_RCC_OscConfig+0x2a8>)
 8005b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b76:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba8 <HAL_RCC_OscConfig+0x2a8>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d122      	bne.n	8005bca <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b84:	4b08      	ldr	r3, [pc, #32]	@ (8005ba8 <HAL_RCC_OscConfig+0x2a8>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a07      	ldr	r2, [pc, #28]	@ (8005ba8 <HAL_RCC_OscConfig+0x2a8>)
 8005b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b90:	f7fd f894 	bl	8002cbc <HAL_GetTick>
 8005b94:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b96:	e012      	b.n	8005bbe <HAL_RCC_OscConfig+0x2be>
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	40023802 	.word	0x40023802
 8005ba0:	42470000 	.word	0x42470000
 8005ba4:	42470e80 	.word	0x42470e80
 8005ba8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bac:	f7fd f886 	bl	8002cbc <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e0e5      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bbe:	4b75      	ldr	r3, [pc, #468]	@ (8005d94 <HAL_RCC_OscConfig+0x494>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0f0      	beq.n	8005bac <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	4b72      	ldr	r3, [pc, #456]	@ (8005d98 <HAL_RCC_OscConfig+0x498>)
 8005bd0:	b2d2      	uxtb	r2, r2
 8005bd2:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d015      	beq.n	8005c08 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bdc:	f7fd f86e 	bl	8002cbc <HAL_GetTick>
 8005be0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be2:	e00a      	b.n	8005bfa <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005be4:	f7fd f86a 	bl	8002cbc <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6a3b      	ldr	r3, [r7, #32]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e0c7      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfa:	4b68      	ldr	r3, [pc, #416]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0ee      	beq.n	8005be4 <HAL_RCC_OscConfig+0x2e4>
 8005c06:	e014      	b.n	8005c32 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c08:	f7fd f858 	bl	8002cbc <HAL_GetTick>
 8005c0c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c0e:	e00a      	b.n	8005c26 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c10:	f7fd f854 	bl	8002cbc <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e0b1      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c26:	4b5d      	ldr	r3, [pc, #372]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1ee      	bne.n	8005c10 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d105      	bne.n	8005c46 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c3a:	4b58      	ldr	r3, [pc, #352]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3e:	4a57      	ldr	r2, [pc, #348]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005c40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c44:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 809c 	beq.w	8005d88 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c50:	4b52      	ldr	r3, [pc, #328]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 030c 	and.w	r3, r3, #12
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d061      	beq.n	8005d20 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	699b      	ldr	r3, [r3, #24]
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d146      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c64:	4b4e      	ldr	r3, [pc, #312]	@ (8005da0 <HAL_RCC_OscConfig+0x4a0>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c6a:	f7fd f827 	bl	8002cbc <HAL_GetTick>
 8005c6e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c70:	e008      	b.n	8005c84 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c72:	f7fd f823 	bl	8002cbc <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	2b64      	cmp	r3, #100	@ 0x64
 8005c7e:	d901      	bls.n	8005c84 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e082      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c84:	4b45      	ldr	r3, [pc, #276]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1f0      	bne.n	8005c72 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c90:	4b42      	ldr	r3, [pc, #264]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005c92:	685a      	ldr	r2, [r3, #4]
 8005c94:	4b43      	ldr	r3, [pc, #268]	@ (8005da4 <HAL_RCC_OscConfig+0x4a4>)
 8005c96:	4013      	ands	r3, r2
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	69d1      	ldr	r1, [r2, #28]
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6a12      	ldr	r2, [r2, #32]
 8005ca0:	4311      	orrs	r1, r2
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ca6:	0192      	lsls	r2, r2, #6
 8005ca8:	4311      	orrs	r1, r2
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005cae:	0612      	lsls	r2, r2, #24
 8005cb0:	4311      	orrs	r1, r2
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005cb6:	0852      	lsrs	r2, r2, #1
 8005cb8:	3a01      	subs	r2, #1
 8005cba:	0412      	lsls	r2, r2, #16
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	4937      	ldr	r1, [pc, #220]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cc4:	4b36      	ldr	r3, [pc, #216]	@ (8005da0 <HAL_RCC_OscConfig+0x4a0>)
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cca:	f7fc fff7 	bl	8002cbc <HAL_GetTick>
 8005cce:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cd0:	e008      	b.n	8005ce4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cd2:	f7fc fff3 	bl	8002cbc <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2b64      	cmp	r3, #100	@ 0x64
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e052      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0f0      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x3d2>
 8005cf0:	e04a      	b.n	8005d88 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8005da0 <HAL_RCC_OscConfig+0x4a0>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf8:	f7fc ffe0 	bl	8002cbc <HAL_GetTick>
 8005cfc:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cfe:	e008      	b.n	8005d12 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d00:	f7fc ffdc 	bl	8002cbc <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	2b64      	cmp	r3, #100	@ 0x64
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e03b      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d12:	4b22      	ldr	r3, [pc, #136]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1f0      	bne.n	8005d00 <HAL_RCC_OscConfig+0x400>
 8005d1e:	e033      	b.n	8005d88 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d101      	bne.n	8005d2c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e02e      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005d9c <HAL_RCC_OscConfig+0x49c>)
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	69db      	ldr	r3, [r3, #28]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d121      	bne.n	8005d84 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d11a      	bne.n	8005d84 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d54:	4013      	ands	r3, r2
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d5a:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d111      	bne.n	8005d84 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d107      	bne.n	8005d84 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7e:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d001      	beq.n	8005d88 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e000      	b.n	8005d8a <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3728      	adds	r7, #40	@ 0x28
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	40007000 	.word	0x40007000
 8005d98:	40023870 	.word	0x40023870
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	42470060 	.word	0x42470060
 8005da4:	f0bc8000 	.word	0xf0bc8000

08005da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d101      	bne.n	8005dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e0d2      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005dbc:	4b6b      	ldr	r3, [pc, #428]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 030f 	and.w	r3, r3, #15
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d90c      	bls.n	8005de4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dca:	4b68      	ldr	r3, [pc, #416]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd2:	4b66      	ldr	r3, [pc, #408]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 030f 	and.w	r3, r3, #15
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d001      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e0be      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d020      	beq.n	8005e32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dfc:	4b5c      	ldr	r3, [pc, #368]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	4a5b      	ldr	r2, [pc, #364]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d005      	beq.n	8005e20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005e14:	4b56      	ldr	r3, [pc, #344]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	4a55      	ldr	r2, [pc, #340]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e1e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e20:	4b53      	ldr	r3, [pc, #332]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	4950      	ldr	r1, [pc, #320]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d040      	beq.n	8005ec0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d107      	bne.n	8005e56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e46:	4b4a      	ldr	r3, [pc, #296]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d115      	bne.n	8005e7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e085      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d107      	bne.n	8005e6e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e5e:	4b44      	ldr	r3, [pc, #272]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d109      	bne.n	8005e7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e079      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e6e:	4b40      	ldr	r3, [pc, #256]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0302 	and.w	r3, r3, #2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e071      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e7e:	4b3c      	ldr	r3, [pc, #240]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f023 0203 	bic.w	r2, r3, #3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	4939      	ldr	r1, [pc, #228]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e90:	f7fc ff14 	bl	8002cbc <HAL_GetTick>
 8005e94:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e96:	e00a      	b.n	8005eae <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e98:	f7fc ff10 	bl	8002cbc <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e059      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eae:	4b30      	ldr	r3, [pc, #192]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f003 020c 	and.w	r2, r3, #12
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d1eb      	bne.n	8005e98 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 030f 	and.w	r3, r3, #15
 8005ec8:	683a      	ldr	r2, [r7, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d20c      	bcs.n	8005ee8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ece:	4b27      	ldr	r3, [pc, #156]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005ed0:	683a      	ldr	r2, [r7, #0]
 8005ed2:	b2d2      	uxtb	r2, r2
 8005ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ed6:	4b25      	ldr	r3, [pc, #148]	@ (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d001      	beq.n	8005ee8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e03c      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d008      	beq.n	8005f06 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	491b      	ldr	r1, [pc, #108]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d009      	beq.n	8005f26 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f12:	4b17      	ldr	r3, [pc, #92]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	4913      	ldr	r1, [pc, #76]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005f26:	f000 f82b 	bl	8005f80 <HAL_RCC_GetSysClockFreq>
 8005f2a:	4601      	mov	r1, r0
 8005f2c:	4b10      	ldr	r3, [pc, #64]	@ (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f34:	22f0      	movs	r2, #240	@ 0xf0
 8005f36:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	fa92 f2a2 	rbit	r2, r2
 8005f3e:	613a      	str	r2, [r7, #16]
  return result;
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	fab2 f282 	clz	r2, r2
 8005f46:	b2d2      	uxtb	r2, r2
 8005f48:	40d3      	lsrs	r3, r2
 8005f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8005f74 <HAL_RCC_ClockConfig+0x1cc>)
 8005f4c:	5cd3      	ldrb	r3, [r2, r3]
 8005f4e:	fa21 f303 	lsr.w	r3, r1, r3
 8005f52:	4a09      	ldr	r2, [pc, #36]	@ (8005f78 <HAL_RCC_ClockConfig+0x1d0>)
 8005f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f56:	4b09      	ldr	r3, [pc, #36]	@ (8005f7c <HAL_RCC_ClockConfig+0x1d4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fc fe6c 	bl	8002c38 <HAL_InitTick>

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3718      	adds	r7, #24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	40023c00 	.word	0x40023c00
 8005f70:	40023800 	.word	0x40023800
 8005f74:	0800bb88 	.word	0x0800bb88
 8005f78:	20000060 	.word	0x20000060
 8005f7c:	20000064 	.word	0x20000064

08005f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f84:	b090      	sub	sp, #64	@ 0x40
 8005f86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f90:	2300      	movs	r3, #0
 8005f92:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f98:	4b59      	ldr	r3, [pc, #356]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 030c 	and.w	r3, r3, #12
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d00d      	beq.n	8005fc0 <HAL_RCC_GetSysClockFreq+0x40>
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	f200 80a2 	bhi.w	80060ee <HAL_RCC_GetSysClockFreq+0x16e>
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d002      	beq.n	8005fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d003      	beq.n	8005fba <HAL_RCC_GetSysClockFreq+0x3a>
 8005fb2:	e09c      	b.n	80060ee <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fb4:	4b53      	ldr	r3, [pc, #332]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x184>)
 8005fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005fb8:	e09c      	b.n	80060f4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fba:	4b53      	ldr	r3, [pc, #332]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005fbe:	e099      	b.n	80060f4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fc0:	4b4f      	ldr	r3, [pc, #316]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fc8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fca:	4b4d      	ldr	r3, [pc, #308]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d027      	beq.n	8006026 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	099b      	lsrs	r3, r3, #6
 8005fdc:	2200      	movs	r2, #0
 8005fde:	623b      	str	r3, [r7, #32]
 8005fe0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005fe8:	2100      	movs	r1, #0
 8005fea:	4b47      	ldr	r3, [pc, #284]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fec:	fb03 f201 	mul.w	r2, r3, r1
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	fb00 f303 	mul.w	r3, r0, r3
 8005ff6:	4413      	add	r3, r2
 8005ff8:	4a43      	ldr	r2, [pc, #268]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ffa:	fba0 2102 	umull	r2, r1, r0, r2
 8005ffe:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006000:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006004:	4413      	add	r3, r2
 8006006:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800600a:	2200      	movs	r2, #0
 800600c:	61bb      	str	r3, [r7, #24]
 800600e:	61fa      	str	r2, [r7, #28]
 8006010:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006014:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006018:	f7fa fd94 	bl	8000b44 <__aeabi_uldivmod>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	4613      	mov	r3, r2
 8006022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006024:	e055      	b.n	80060d2 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006026:	4b36      	ldr	r3, [pc, #216]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	099b      	lsrs	r3, r3, #6
 800602c:	2200      	movs	r2, #0
 800602e:	613b      	str	r3, [r7, #16]
 8006030:	617a      	str	r2, [r7, #20]
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006038:	f04f 0b00 	mov.w	fp, #0
 800603c:	4652      	mov	r2, sl
 800603e:	465b      	mov	r3, fp
 8006040:	f04f 0000 	mov.w	r0, #0
 8006044:	f04f 0100 	mov.w	r1, #0
 8006048:	0159      	lsls	r1, r3, #5
 800604a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800604e:	0150      	lsls	r0, r2, #5
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	ebb2 080a 	subs.w	r8, r2, sl
 8006058:	eb63 090b 	sbc.w	r9, r3, fp
 800605c:	f04f 0200 	mov.w	r2, #0
 8006060:	f04f 0300 	mov.w	r3, #0
 8006064:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006068:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800606c:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006070:	ebb2 0408 	subs.w	r4, r2, r8
 8006074:	eb63 0509 	sbc.w	r5, r3, r9
 8006078:	f04f 0200 	mov.w	r2, #0
 800607c:	f04f 0300 	mov.w	r3, #0
 8006080:	00eb      	lsls	r3, r5, #3
 8006082:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006086:	00e2      	lsls	r2, r4, #3
 8006088:	4614      	mov	r4, r2
 800608a:	461d      	mov	r5, r3
 800608c:	eb14 030a 	adds.w	r3, r4, sl
 8006090:	603b      	str	r3, [r7, #0]
 8006092:	eb45 030b 	adc.w	r3, r5, fp
 8006096:	607b      	str	r3, [r7, #4]
 8006098:	f04f 0200 	mov.w	r2, #0
 800609c:	f04f 0300 	mov.w	r3, #0
 80060a0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060a4:	4629      	mov	r1, r5
 80060a6:	028b      	lsls	r3, r1, #10
 80060a8:	4620      	mov	r0, r4
 80060aa:	4629      	mov	r1, r5
 80060ac:	4604      	mov	r4, r0
 80060ae:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80060b2:	4601      	mov	r1, r0
 80060b4:	028a      	lsls	r2, r1, #10
 80060b6:	4610      	mov	r0, r2
 80060b8:	4619      	mov	r1, r3
 80060ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060bc:	2200      	movs	r2, #0
 80060be:	60bb      	str	r3, [r7, #8]
 80060c0:	60fa      	str	r2, [r7, #12]
 80060c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060c6:	f7fa fd3d 	bl	8000b44 <__aeabi_uldivmod>
 80060ca:	4602      	mov	r2, r0
 80060cc:	460b      	mov	r3, r1
 80060ce:	4613      	mov	r3, r2
 80060d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	0c1b      	lsrs	r3, r3, #16
 80060d8:	f003 0303 	and.w	r3, r3, #3
 80060dc:	3301      	adds	r3, #1
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80060e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80060e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80060ec:	e002      	b.n	80060f4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060ee:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x184>)
 80060f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80060f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3740      	adds	r7, #64	@ 0x40
 80060fa:	46bd      	mov	sp, r7
 80060fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006100:	40023800 	.word	0x40023800
 8006104:	00f42400 	.word	0x00f42400
 8006108:	017d7840 	.word	0x017d7840

0800610c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800610c:	b480      	push	{r7}
 800610e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006110:	4b02      	ldr	r3, [pc, #8]	@ (800611c <HAL_RCC_GetHCLKFreq+0x10>)
 8006112:	681b      	ldr	r3, [r3, #0]
}
 8006114:	4618      	mov	r0, r3
 8006116:	46bd      	mov	sp, r7
 8006118:	bc80      	pop	{r7}
 800611a:	4770      	bx	lr
 800611c:	20000060 	.word	0x20000060

08006120 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d101      	bne.n	8006132 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e07b      	b.n	800622a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006136:	2b00      	cmp	r3, #0
 8006138:	d108      	bne.n	800614c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006142:	d009      	beq.n	8006158 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	61da      	str	r2, [r3, #28]
 800614a:	e005      	b.n	8006158 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d106      	bne.n	8006178 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fc f9ee 	bl	8002554 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800618e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061a0:	431a      	orrs	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061aa:	431a      	orrs	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	431a      	orrs	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	695b      	ldr	r3, [r3, #20]
 80061ba:	f003 0301 	and.w	r3, r3, #1
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	69db      	ldr	r3, [r3, #28]
 80061ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061dc:	ea42 0103 	orr.w	r1, r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	0c1b      	lsrs	r3, r3, #16
 80061f6:	f003 0104 	and.w	r1, r3, #4
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fe:	f003 0210 	and.w	r2, r3, #16
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69da      	ldr	r2, [r3, #28]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006218:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b088      	sub	sp, #32
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	603b      	str	r3, [r7, #0]
 800623e:	4613      	mov	r3, r2
 8006240:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006242:	f7fc fd3b 	bl	8002cbc <HAL_GetTick>
 8006246:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006248:	88fb      	ldrh	r3, [r7, #6]
 800624a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006252:	b2db      	uxtb	r3, r3
 8006254:	2b01      	cmp	r3, #1
 8006256:	d001      	beq.n	800625c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006258:	2302      	movs	r3, #2
 800625a:	e12a      	b.n	80064b2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d002      	beq.n	8006268 <HAL_SPI_Transmit+0x36>
 8006262:	88fb      	ldrh	r3, [r7, #6]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e122      	b.n	80064b2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006272:	2b01      	cmp	r3, #1
 8006274:	d101      	bne.n	800627a <HAL_SPI_Transmit+0x48>
 8006276:	2302      	movs	r3, #2
 8006278:	e11b      	b.n	80064b2 <HAL_SPI_Transmit+0x280>
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2203      	movs	r2, #3
 8006286:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	88fa      	ldrh	r2, [r7, #6]
 800629a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	88fa      	ldrh	r2, [r7, #6]
 80062a0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062c8:	d10f      	bne.n	80062ea <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f4:	2b40      	cmp	r3, #64	@ 0x40
 80062f6:	d007      	beq.n	8006308 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006306:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006310:	d152      	bne.n	80063b8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d002      	beq.n	8006320 <HAL_SPI_Transmit+0xee>
 800631a:	8b7b      	ldrh	r3, [r7, #26]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d145      	bne.n	80063ac <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006324:	881a      	ldrh	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006330:	1c9a      	adds	r2, r3, #2
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800633a:	b29b      	uxth	r3, r3
 800633c:	3b01      	subs	r3, #1
 800633e:	b29a      	uxth	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006344:	e032      	b.n	80063ac <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b02      	cmp	r3, #2
 8006352:	d112      	bne.n	800637a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006358:	881a      	ldrh	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006364:	1c9a      	adds	r2, r3, #2
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800636e:	b29b      	uxth	r3, r3
 8006370:	3b01      	subs	r3, #1
 8006372:	b29a      	uxth	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006378:	e018      	b.n	80063ac <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800637a:	f7fc fc9f 	bl	8002cbc <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d803      	bhi.n	8006392 <HAL_SPI_Transmit+0x160>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006390:	d102      	bne.n	8006398 <HAL_SPI_Transmit+0x166>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d109      	bne.n	80063ac <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e082      	b.n	80064b2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1c7      	bne.n	8006346 <HAL_SPI_Transmit+0x114>
 80063b6:	e053      	b.n	8006460 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d002      	beq.n	80063c6 <HAL_SPI_Transmit+0x194>
 80063c0:	8b7b      	ldrh	r3, [r7, #26]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d147      	bne.n	8006456 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	330c      	adds	r3, #12
 80063d0:	7812      	ldrb	r2, [r2, #0]
 80063d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063d8:	1c5a      	adds	r2, r3, #1
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	3b01      	subs	r3, #1
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80063ec:	e033      	b.n	8006456 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d113      	bne.n	8006424 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	330c      	adds	r3, #12
 8006406:	7812      	ldrb	r2, [r2, #0]
 8006408:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640e:	1c5a      	adds	r2, r3, #1
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006418:	b29b      	uxth	r3, r3
 800641a:	3b01      	subs	r3, #1
 800641c:	b29a      	uxth	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006422:	e018      	b.n	8006456 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006424:	f7fc fc4a 	bl	8002cbc <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	429a      	cmp	r2, r3
 8006432:	d803      	bhi.n	800643c <HAL_SPI_Transmit+0x20a>
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643a:	d102      	bne.n	8006442 <HAL_SPI_Transmit+0x210>
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d109      	bne.n	8006456 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e02d      	b.n	80064b2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1c6      	bne.n	80063ee <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006460:	69fa      	ldr	r2, [r7, #28]
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f000 fa59 	bl	800691c <SPI_EndRxTxTransaction>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d002      	beq.n	8006476 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2220      	movs	r2, #32
 8006474:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10a      	bne.n	8006494 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800647e:	2300      	movs	r3, #0
 8006480:	617b      	str	r3, [r7, #20]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	617b      	str	r3, [r7, #20]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e000      	b.n	80064b2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80064b0:	2300      	movs	r3, #0
  }
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3720      	adds	r7, #32
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b08a      	sub	sp, #40	@ 0x28
 80064be:	af00      	add	r7, sp, #0
 80064c0:	60f8      	str	r0, [r7, #12]
 80064c2:	60b9      	str	r1, [r7, #8]
 80064c4:	607a      	str	r2, [r7, #4]
 80064c6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80064c8:	2301      	movs	r3, #1
 80064ca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064cc:	f7fc fbf6 	bl	8002cbc <HAL_GetTick>
 80064d0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064d8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80064e0:	887b      	ldrh	r3, [r7, #2]
 80064e2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80064e4:	7ffb      	ldrb	r3, [r7, #31]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d00c      	beq.n	8006504 <HAL_SPI_TransmitReceive+0x4a>
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064f0:	d106      	bne.n	8006500 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d102      	bne.n	8006500 <HAL_SPI_TransmitReceive+0x46>
 80064fa:	7ffb      	ldrb	r3, [r7, #31]
 80064fc:	2b04      	cmp	r3, #4
 80064fe:	d001      	beq.n	8006504 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006500:	2302      	movs	r3, #2
 8006502:	e17f      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d005      	beq.n	8006516 <HAL_SPI_TransmitReceive+0x5c>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <HAL_SPI_TransmitReceive+0x5c>
 8006510:	887b      	ldrh	r3, [r7, #2]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e174      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006520:	2b01      	cmp	r3, #1
 8006522:	d101      	bne.n	8006528 <HAL_SPI_TransmitReceive+0x6e>
 8006524:	2302      	movs	r3, #2
 8006526:	e16d      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b04      	cmp	r3, #4
 800653a:	d003      	beq.n	8006544 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2205      	movs	r2, #5
 8006540:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	887a      	ldrh	r2, [r7, #2]
 8006554:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	887a      	ldrh	r2, [r7, #2]
 800655a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	887a      	ldrh	r2, [r7, #2]
 8006566:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	887a      	ldrh	r2, [r7, #2]
 800656c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006584:	2b40      	cmp	r3, #64	@ 0x40
 8006586:	d007      	beq.n	8006598 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065a0:	d17e      	bne.n	80066a0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <HAL_SPI_TransmitReceive+0xf6>
 80065aa:	8afb      	ldrh	r3, [r7, #22]
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d16c      	bne.n	800668a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b4:	881a      	ldrh	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c0:	1c9a      	adds	r2, r3, #2
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065d4:	e059      	b.n	800668a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d11b      	bne.n	800661c <HAL_SPI_TransmitReceive+0x162>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d016      	beq.n	800661c <HAL_SPI_TransmitReceive+0x162>
 80065ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d113      	bne.n	800661c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f8:	881a      	ldrh	r2, [r3, #0]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006604:	1c9a      	adds	r2, r3, #2
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800660e:	b29b      	uxth	r3, r3
 8006610:	3b01      	subs	r3, #1
 8006612:	b29a      	uxth	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006618:	2300      	movs	r3, #0
 800661a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b01      	cmp	r3, #1
 8006628:	d119      	bne.n	800665e <HAL_SPI_TransmitReceive+0x1a4>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800662e:	b29b      	uxth	r3, r3
 8006630:	2b00      	cmp	r3, #0
 8006632:	d014      	beq.n	800665e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800663e:	b292      	uxth	r2, r2
 8006640:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006646:	1c9a      	adds	r2, r3, #2
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006650:	b29b      	uxth	r3, r3
 8006652:	3b01      	subs	r3, #1
 8006654:	b29a      	uxth	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800665a:	2301      	movs	r3, #1
 800665c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800665e:	f7fc fb2d 	bl	8002cbc <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	6a3b      	ldr	r3, [r7, #32]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800666a:	429a      	cmp	r2, r3
 800666c:	d80d      	bhi.n	800668a <HAL_SPI_TransmitReceive+0x1d0>
 800666e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006674:	d009      	beq.n	800668a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e0bc      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800668e:	b29b      	uxth	r3, r3
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1a0      	bne.n	80065d6 <HAL_SPI_TransmitReceive+0x11c>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006698:	b29b      	uxth	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d19b      	bne.n	80065d6 <HAL_SPI_TransmitReceive+0x11c>
 800669e:	e082      	b.n	80067a6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d002      	beq.n	80066ae <HAL_SPI_TransmitReceive+0x1f4>
 80066a8:	8afb      	ldrh	r3, [r7, #22]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d171      	bne.n	8006792 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	330c      	adds	r3, #12
 80066b8:	7812      	ldrb	r2, [r2, #0]
 80066ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	3b01      	subs	r3, #1
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066d4:	e05d      	b.n	8006792 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d11c      	bne.n	800671e <HAL_SPI_TransmitReceive+0x264>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d017      	beq.n	800671e <HAL_SPI_TransmitReceive+0x264>
 80066ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d114      	bne.n	800671e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	330c      	adds	r3, #12
 80066fe:	7812      	ldrb	r2, [r2, #0]
 8006700:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006706:	1c5a      	adds	r2, r3, #1
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006710:	b29b      	uxth	r3, r3
 8006712:	3b01      	subs	r3, #1
 8006714:	b29a      	uxth	r2, r3
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800671a:	2300      	movs	r3, #0
 800671c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b01      	cmp	r3, #1
 800672a:	d119      	bne.n	8006760 <HAL_SPI_TransmitReceive+0x2a6>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006730:	b29b      	uxth	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	d014      	beq.n	8006760 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68da      	ldr	r2, [r3, #12]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006740:	b2d2      	uxtb	r2, r2
 8006742:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006748:	1c5a      	adds	r2, r3, #1
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006752:	b29b      	uxth	r3, r3
 8006754:	3b01      	subs	r3, #1
 8006756:	b29a      	uxth	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800675c:	2301      	movs	r3, #1
 800675e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006760:	f7fc faac 	bl	8002cbc <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800676c:	429a      	cmp	r2, r3
 800676e:	d803      	bhi.n	8006778 <HAL_SPI_TransmitReceive+0x2be>
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006776:	d102      	bne.n	800677e <HAL_SPI_TransmitReceive+0x2c4>
 8006778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677a:	2b00      	cmp	r3, #0
 800677c:	d109      	bne.n	8006792 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e038      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	d19c      	bne.n	80066d6 <HAL_SPI_TransmitReceive+0x21c>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d197      	bne.n	80066d6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067a6:	6a3a      	ldr	r2, [r7, #32]
 80067a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 f8b6 	bl	800691c <SPI_EndRxTxTransaction>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d008      	beq.n	80067c8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2220      	movs	r2, #32
 80067ba:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e01d      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10a      	bne.n	80067e6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067d0:	2300      	movs	r3, #0
 80067d2:	613b      	str	r3, [r7, #16]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	613b      	str	r3, [r7, #16]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	613b      	str	r3, [r7, #16]
 80067e4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d001      	beq.n	8006802 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006802:	2300      	movs	r3, #0
  }
}
 8006804:	4618      	mov	r0, r3
 8006806:	3728      	adds	r7, #40	@ 0x28
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b088      	sub	sp, #32
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	603b      	str	r3, [r7, #0]
 8006818:	4613      	mov	r3, r2
 800681a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800681c:	f7fc fa4e 	bl	8002cbc <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006824:	1a9b      	subs	r3, r3, r2
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	4413      	add	r3, r2
 800682a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800682c:	f7fc fa46 	bl	8002cbc <HAL_GetTick>
 8006830:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006832:	4b39      	ldr	r3, [pc, #228]	@ (8006918 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	015b      	lsls	r3, r3, #5
 8006838:	0d1b      	lsrs	r3, r3, #20
 800683a:	69fa      	ldr	r2, [r7, #28]
 800683c:	fb02 f303 	mul.w	r3, r2, r3
 8006840:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006842:	e054      	b.n	80068ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684a:	d050      	beq.n	80068ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800684c:	f7fc fa36 	bl	8002cbc <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	69fa      	ldr	r2, [r7, #28]
 8006858:	429a      	cmp	r2, r3
 800685a:	d902      	bls.n	8006862 <SPI_WaitFlagStateUntilTimeout+0x56>
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d13d      	bne.n	80068de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006870:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800687a:	d111      	bne.n	80068a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006884:	d004      	beq.n	8006890 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800688e:	d107      	bne.n	80068a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800689e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068a8:	d10f      	bne.n	80068ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e017      	b.n	800690e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80068e4:	2300      	movs	r3, #0
 80068e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	3b01      	subs	r3, #1
 80068ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689a      	ldr	r2, [r3, #8]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	4013      	ands	r3, r2
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	bf0c      	ite	eq
 80068fe:	2301      	moveq	r3, #1
 8006900:	2300      	movne	r3, #0
 8006902:	b2db      	uxtb	r3, r3
 8006904:	461a      	mov	r2, r3
 8006906:	79fb      	ldrb	r3, [r7, #7]
 8006908:	429a      	cmp	r2, r3
 800690a:	d19b      	bne.n	8006844 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800690c:	2300      	movs	r3, #0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3720      	adds	r7, #32
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	20000060 	.word	0x20000060

0800691c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b086      	sub	sp, #24
 8006920:	af02      	add	r7, sp, #8
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2201      	movs	r2, #1
 8006930:	2102      	movs	r1, #2
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f7ff ff6a 	bl	800680c <SPI_WaitFlagStateUntilTimeout>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d007      	beq.n	800694e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006942:	f043 0220 	orr.w	r2, r3, #32
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e013      	b.n	8006976 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	2200      	movs	r2, #0
 8006956:	2180      	movs	r1, #128	@ 0x80
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f7ff ff57 	bl	800680c <SPI_WaitFlagStateUntilTimeout>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d007      	beq.n	8006974 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006968:	f043 0220 	orr.w	r2, r3, #32
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e000      	b.n	8006976 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006974:	2300      	movs	r3, #0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b082      	sub	sp, #8
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e041      	b.n	8006a14 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b00      	cmp	r3, #0
 800699a:	d106      	bne.n	80069aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f7fb ffc5 	bl	8002934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2202      	movs	r2, #2
 80069ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	3304      	adds	r3, #4
 80069ba:	4619      	mov	r1, r3
 80069bc:	4610      	mov	r0, r2
 80069be:	f000 fded 	bl	800759c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2201      	movs	r2, #1
 80069ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2201      	movs	r2, #1
 80069de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3708      	adds	r7, #8
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b085      	sub	sp, #20
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d001      	beq.n	8006a34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e04e      	b.n	8006ad2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2202      	movs	r2, #2
 8006a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68da      	ldr	r2, [r3, #12]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f042 0201 	orr.w	r2, r2, #1
 8006a4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a22      	ldr	r2, [pc, #136]	@ (8006adc <HAL_TIM_Base_Start_IT+0xc0>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d022      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a5e:	d01d      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a1e      	ldr	r2, [pc, #120]	@ (8006ae0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d018      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8006ae4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d013      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a1b      	ldr	r2, [pc, #108]	@ (8006ae8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d00e      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a1a      	ldr	r2, [pc, #104]	@ (8006aec <HAL_TIM_Base_Start_IT+0xd0>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d009      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a18      	ldr	r2, [pc, #96]	@ (8006af0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d004      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x80>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a17      	ldr	r2, [pc, #92]	@ (8006af4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d111      	bne.n	8006ac0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f003 0307 	and.w	r3, r3, #7
 8006aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2b06      	cmp	r3, #6
 8006aac:	d010      	beq.n	8006ad0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f042 0201 	orr.w	r2, r2, #1
 8006abc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006abe:	e007      	b.n	8006ad0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f042 0201 	orr.w	r2, r2, #1
 8006ace:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3714      	adds	r7, #20
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bc80      	pop	{r7}
 8006ada:	4770      	bx	lr
 8006adc:	40010000 	.word	0x40010000
 8006ae0:	40000400 	.word	0x40000400
 8006ae4:	40000800 	.word	0x40000800
 8006ae8:	40000c00 	.word	0x40000c00
 8006aec:	40010400 	.word	0x40010400
 8006af0:	40014000 	.word	0x40014000
 8006af4:	40001800 	.word	0x40001800

08006af8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e041      	b.n	8006b8e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 f839 	bl	8006b96 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	3304      	adds	r3, #4
 8006b34:	4619      	mov	r1, r3
 8006b36:	4610      	mov	r0, r2
 8006b38:	f000 fd30 	bl	800759c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3708      	adds	r7, #8
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006b9e:	bf00      	nop
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc80      	pop	{r7}
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d104      	bne.n	8006bc2 <HAL_TIM_IC_Start+0x1a>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	e013      	b.n	8006bea <HAL_TIM_IC_Start+0x42>
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b04      	cmp	r3, #4
 8006bc6:	d104      	bne.n	8006bd2 <HAL_TIM_IC_Start+0x2a>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	e00b      	b.n	8006bea <HAL_TIM_IC_Start+0x42>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d104      	bne.n	8006be2 <HAL_TIM_IC_Start+0x3a>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	e003      	b.n	8006bea <HAL_TIM_IC_Start+0x42>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d104      	bne.n	8006bfc <HAL_TIM_IC_Start+0x54>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	e013      	b.n	8006c24 <HAL_TIM_IC_Start+0x7c>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b04      	cmp	r3, #4
 8006c00:	d104      	bne.n	8006c0c <HAL_TIM_IC_Start+0x64>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	e00b      	b.n	8006c24 <HAL_TIM_IC_Start+0x7c>
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	2b08      	cmp	r3, #8
 8006c10:	d104      	bne.n	8006c1c <HAL_TIM_IC_Start+0x74>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	e003      	b.n	8006c24 <HAL_TIM_IC_Start+0x7c>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c26:	7bfb      	ldrb	r3, [r7, #15]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d102      	bne.n	8006c32 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c2c:	7bbb      	ldrb	r3, [r7, #14]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d001      	beq.n	8006c36 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e081      	b.n	8006d3a <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d104      	bne.n	8006c46 <HAL_TIM_IC_Start+0x9e>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2202      	movs	r2, #2
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c44:	e013      	b.n	8006c6e <HAL_TIM_IC_Start+0xc6>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	2b04      	cmp	r3, #4
 8006c4a:	d104      	bne.n	8006c56 <HAL_TIM_IC_Start+0xae>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2202      	movs	r2, #2
 8006c50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c54:	e00b      	b.n	8006c6e <HAL_TIM_IC_Start+0xc6>
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b08      	cmp	r3, #8
 8006c5a:	d104      	bne.n	8006c66 <HAL_TIM_IC_Start+0xbe>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c64:	e003      	b.n	8006c6e <HAL_TIM_IC_Start+0xc6>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2202      	movs	r2, #2
 8006c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d104      	bne.n	8006c7e <HAL_TIM_IC_Start+0xd6>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c7c:	e013      	b.n	8006ca6 <HAL_TIM_IC_Start+0xfe>
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	d104      	bne.n	8006c8e <HAL_TIM_IC_Start+0xe6>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2202      	movs	r2, #2
 8006c88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c8c:	e00b      	b.n	8006ca6 <HAL_TIM_IC_Start+0xfe>
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	d104      	bne.n	8006c9e <HAL_TIM_IC_Start+0xf6>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c9c:	e003      	b.n	8006ca6 <HAL_TIM_IC_Start+0xfe>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2202      	movs	r2, #2
 8006ca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	2201      	movs	r2, #1
 8006cac:	6839      	ldr	r1, [r7, #0]
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f000 ff6b 	bl	8007b8a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a22      	ldr	r2, [pc, #136]	@ (8006d44 <HAL_TIM_IC_Start+0x19c>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d022      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cc6:	d01d      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8006d48 <HAL_TIM_IC_Start+0x1a0>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d018      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d4c <HAL_TIM_IC_Start+0x1a4>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d013      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d50 <HAL_TIM_IC_Start+0x1a8>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d00e      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a1a      	ldr	r2, [pc, #104]	@ (8006d54 <HAL_TIM_IC_Start+0x1ac>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d009      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a18      	ldr	r2, [pc, #96]	@ (8006d58 <HAL_TIM_IC_Start+0x1b0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d004      	beq.n	8006d04 <HAL_TIM_IC_Start+0x15c>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a17      	ldr	r2, [pc, #92]	@ (8006d5c <HAL_TIM_IC_Start+0x1b4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d111      	bne.n	8006d28 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 0307 	and.w	r3, r3, #7
 8006d0e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	2b06      	cmp	r3, #6
 8006d14:	d010      	beq.n	8006d38 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f042 0201 	orr.w	r2, r2, #1
 8006d24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d26:	e007      	b.n	8006d38 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f042 0201 	orr.w	r2, r2, #1
 8006d36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	40010000 	.word	0x40010000
 8006d48:	40000400 	.word	0x40000400
 8006d4c:	40000800 	.word	0x40000800
 8006d50:	40000c00 	.word	0x40000c00
 8006d54:	40010400 	.word	0x40010400
 8006d58:	40014000 	.word	0x40014000
 8006d5c:	40001800 	.word	0x40001800

08006d60 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <HAL_TIM_IC_Start_IT+0x1e>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	e013      	b.n	8006da6 <HAL_TIM_IC_Start_IT+0x46>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	2b04      	cmp	r3, #4
 8006d82:	d104      	bne.n	8006d8e <HAL_TIM_IC_Start_IT+0x2e>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	e00b      	b.n	8006da6 <HAL_TIM_IC_Start_IT+0x46>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d104      	bne.n	8006d9e <HAL_TIM_IC_Start_IT+0x3e>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	e003      	b.n	8006da6 <HAL_TIM_IC_Start_IT+0x46>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d104      	bne.n	8006db8 <HAL_TIM_IC_Start_IT+0x58>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	e013      	b.n	8006de0 <HAL_TIM_IC_Start_IT+0x80>
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d104      	bne.n	8006dc8 <HAL_TIM_IC_Start_IT+0x68>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	e00b      	b.n	8006de0 <HAL_TIM_IC_Start_IT+0x80>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	2b08      	cmp	r3, #8
 8006dcc:	d104      	bne.n	8006dd8 <HAL_TIM_IC_Start_IT+0x78>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	e003      	b.n	8006de0 <HAL_TIM_IC_Start_IT+0x80>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006de2:	7bbb      	ldrb	r3, [r7, #14]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d102      	bne.n	8006dee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006de8:	7b7b      	ldrb	r3, [r7, #13]
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d001      	beq.n	8006df2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e0cc      	b.n	8006f8c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d104      	bne.n	8006e02 <HAL_TIM_IC_Start_IT+0xa2>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2202      	movs	r2, #2
 8006dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e00:	e013      	b.n	8006e2a <HAL_TIM_IC_Start_IT+0xca>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	2b04      	cmp	r3, #4
 8006e06:	d104      	bne.n	8006e12 <HAL_TIM_IC_Start_IT+0xb2>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2202      	movs	r2, #2
 8006e0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e10:	e00b      	b.n	8006e2a <HAL_TIM_IC_Start_IT+0xca>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d104      	bne.n	8006e22 <HAL_TIM_IC_Start_IT+0xc2>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2202      	movs	r2, #2
 8006e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e20:	e003      	b.n	8006e2a <HAL_TIM_IC_Start_IT+0xca>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2202      	movs	r2, #2
 8006e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_TIM_IC_Start_IT+0xda>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e38:	e013      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x102>
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d104      	bne.n	8006e4a <HAL_TIM_IC_Start_IT+0xea>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e48:	e00b      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x102>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b08      	cmp	r3, #8
 8006e4e:	d104      	bne.n	8006e5a <HAL_TIM_IC_Start_IT+0xfa>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e58:	e003      	b.n	8006e62 <HAL_TIM_IC_Start_IT+0x102>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	2b0c      	cmp	r3, #12
 8006e66:	d841      	bhi.n	8006eec <HAL_TIM_IC_Start_IT+0x18c>
 8006e68:	a201      	add	r2, pc, #4	@ (adr r2, 8006e70 <HAL_TIM_IC_Start_IT+0x110>)
 8006e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6e:	bf00      	nop
 8006e70:	08006ea5 	.word	0x08006ea5
 8006e74:	08006eed 	.word	0x08006eed
 8006e78:	08006eed 	.word	0x08006eed
 8006e7c:	08006eed 	.word	0x08006eed
 8006e80:	08006eb7 	.word	0x08006eb7
 8006e84:	08006eed 	.word	0x08006eed
 8006e88:	08006eed 	.word	0x08006eed
 8006e8c:	08006eed 	.word	0x08006eed
 8006e90:	08006ec9 	.word	0x08006ec9
 8006e94:	08006eed 	.word	0x08006eed
 8006e98:	08006eed 	.word	0x08006eed
 8006e9c:	08006eed 	.word	0x08006eed
 8006ea0:	08006edb 	.word	0x08006edb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68da      	ldr	r2, [r3, #12]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f042 0202 	orr.w	r2, r2, #2
 8006eb2:	60da      	str	r2, [r3, #12]
      break;
 8006eb4:	e01d      	b.n	8006ef2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68da      	ldr	r2, [r3, #12]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f042 0204 	orr.w	r2, r2, #4
 8006ec4:	60da      	str	r2, [r3, #12]
      break;
 8006ec6:	e014      	b.n	8006ef2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68da      	ldr	r2, [r3, #12]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f042 0208 	orr.w	r2, r2, #8
 8006ed6:	60da      	str	r2, [r3, #12]
      break;
 8006ed8:	e00b      	b.n	8006ef2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68da      	ldr	r2, [r3, #12]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f042 0210 	orr.w	r2, r2, #16
 8006ee8:	60da      	str	r2, [r3, #12]
      break;
 8006eea:	e002      	b.n	8006ef2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	73fb      	strb	r3, [r7, #15]
      break;
 8006ef0:	bf00      	nop
  }

  if (status == HAL_OK)
 8006ef2:	7bfb      	ldrb	r3, [r7, #15]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d148      	bne.n	8006f8a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2201      	movs	r2, #1
 8006efe:	6839      	ldr	r1, [r7, #0]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f000 fe42 	bl	8007b8a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a22      	ldr	r2, [pc, #136]	@ (8006f94 <HAL_TIM_IC_Start_IT+0x234>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d022      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f18:	d01d      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006f98 <HAL_TIM_IC_Start_IT+0x238>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d018      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a1c      	ldr	r2, [pc, #112]	@ (8006f9c <HAL_TIM_IC_Start_IT+0x23c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d013      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a1b      	ldr	r2, [pc, #108]	@ (8006fa0 <HAL_TIM_IC_Start_IT+0x240>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d00e      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a19      	ldr	r2, [pc, #100]	@ (8006fa4 <HAL_TIM_IC_Start_IT+0x244>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d009      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a18      	ldr	r2, [pc, #96]	@ (8006fa8 <HAL_TIM_IC_Start_IT+0x248>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d004      	beq.n	8006f56 <HAL_TIM_IC_Start_IT+0x1f6>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a16      	ldr	r2, [pc, #88]	@ (8006fac <HAL_TIM_IC_Start_IT+0x24c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d111      	bne.n	8006f7a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 0307 	and.w	r3, r3, #7
 8006f60:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b06      	cmp	r3, #6
 8006f66:	d010      	beq.n	8006f8a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f042 0201 	orr.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f78:	e007      	b.n	8006f8a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f042 0201 	orr.w	r2, r2, #1
 8006f88:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3710      	adds	r7, #16
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	40010000 	.word	0x40010000
 8006f98:	40000400 	.word	0x40000400
 8006f9c:	40000800 	.word	0x40000800
 8006fa0:	40000c00 	.word	0x40000c00
 8006fa4:	40010400 	.word	0x40010400
 8006fa8:	40014000 	.word	0x40014000
 8006fac:	40001800 	.word	0x40001800

08006fb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d020      	beq.n	8007014 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f003 0302 	and.w	r3, r3, #2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01b      	beq.n	8007014 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f06f 0202 	mvn.w	r2, #2
 8006fe4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7fa fafc 	bl	80015f8 <HAL_TIM_IC_CaptureCallback>
 8007000:	e005      	b.n	800700e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 faae 	bl	8007564 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 fab4 	bl	8007576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	f003 0304 	and.w	r3, r3, #4
 800701a:	2b00      	cmp	r3, #0
 800701c:	d020      	beq.n	8007060 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f003 0304 	and.w	r3, r3, #4
 8007024:	2b00      	cmp	r3, #0
 8007026:	d01b      	beq.n	8007060 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f06f 0204 	mvn.w	r2, #4
 8007030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2202      	movs	r2, #2
 8007036:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	699b      	ldr	r3, [r3, #24]
 800703e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007042:	2b00      	cmp	r3, #0
 8007044:	d003      	beq.n	800704e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7fa fad6 	bl	80015f8 <HAL_TIM_IC_CaptureCallback>
 800704c:	e005      	b.n	800705a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 fa88 	bl	8007564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 fa8e 	bl	8007576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	f003 0308 	and.w	r3, r3, #8
 8007066:	2b00      	cmp	r3, #0
 8007068:	d020      	beq.n	80070ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b00      	cmp	r3, #0
 8007072:	d01b      	beq.n	80070ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f06f 0208 	mvn.w	r2, #8
 800707c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2204      	movs	r2, #4
 8007082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f003 0303 	and.w	r3, r3, #3
 800708e:	2b00      	cmp	r3, #0
 8007090:	d003      	beq.n	800709a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f7fa fab0 	bl	80015f8 <HAL_TIM_IC_CaptureCallback>
 8007098:	e005      	b.n	80070a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 fa62 	bl	8007564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f000 fa68 	bl	8007576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f003 0310 	and.w	r3, r3, #16
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d020      	beq.n	80070f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f003 0310 	and.w	r3, r3, #16
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d01b      	beq.n	80070f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f06f 0210 	mvn.w	r2, #16
 80070c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2208      	movs	r2, #8
 80070ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f7fa fa8a 	bl	80015f8 <HAL_TIM_IC_CaptureCallback>
 80070e4:	e005      	b.n	80070f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fa3c 	bl	8007564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fa42 	bl	8007576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00c      	beq.n	800711c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f003 0301 	and.w	r3, r3, #1
 8007108:	2b00      	cmp	r3, #0
 800710a:	d007      	beq.n	800711c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f06f 0201 	mvn.w	r2, #1
 8007114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f7fa fa36 	bl	8001588 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00c      	beq.n	8007140 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800712c:	2b00      	cmp	r3, #0
 800712e:	d007      	beq.n	8007140 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fdcd 	bl	8007cda <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00c      	beq.n	8007164 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007150:	2b00      	cmp	r3, #0
 8007152:	d007      	beq.n	8007164 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800715c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fa12 	bl	8007588 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f003 0320 	and.w	r3, r3, #32
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00c      	beq.n	8007188 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f003 0320 	and.w	r3, r3, #32
 8007174:	2b00      	cmp	r3, #0
 8007176:	d007      	beq.n	8007188 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f06f 0220 	mvn.w	r2, #32
 8007180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 fda0 	bl	8007cc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800719c:	2300      	movs	r3, #0
 800719e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d101      	bne.n	80071ae <HAL_TIM_IC_ConfigChannel+0x1e>
 80071aa:	2302      	movs	r3, #2
 80071ac:	e088      	b.n	80072c0 <HAL_TIM_IC_ConfigChannel+0x130>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d11b      	bne.n	80071f4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80071cc:	f000 fb22 	bl	8007814 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699a      	ldr	r2, [r3, #24]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f022 020c 	bic.w	r2, r2, #12
 80071de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	6999      	ldr	r1, [r3, #24]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	619a      	str	r2, [r3, #24]
 80071f2:	e060      	b.n	80072b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d11c      	bne.n	8007234 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800720a:	f000 fba3 	bl	8007954 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	699a      	ldr	r2, [r3, #24]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800721c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	6999      	ldr	r1, [r3, #24]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	021a      	lsls	r2, r3, #8
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	619a      	str	r2, [r3, #24]
 8007232:	e040      	b.n	80072b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b08      	cmp	r3, #8
 8007238:	d11b      	bne.n	8007272 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800724a:	f000 fbee 	bl	8007a2a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	69da      	ldr	r2, [r3, #28]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f022 020c 	bic.w	r2, r2, #12
 800725c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	69d9      	ldr	r1, [r3, #28]
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	61da      	str	r2, [r3, #28]
 8007270:	e021      	b.n	80072b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2b0c      	cmp	r3, #12
 8007276:	d11c      	bne.n	80072b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007288:	f000 fc0a 	bl	8007aa0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	69da      	ldr	r2, [r3, #28]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800729a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	69d9      	ldr	r1, [r3, #28]
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	021a      	lsls	r2, r3, #8
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	430a      	orrs	r2, r1
 80072ae:	61da      	str	r2, [r3, #28]
 80072b0:	e001      	b.n	80072b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072be:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3718      	adds	r7, #24
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d101      	bne.n	80072e4 <HAL_TIM_ConfigClockSource+0x1c>
 80072e0:	2302      	movs	r3, #2
 80072e2:	e0b4      	b.n	800744e <HAL_TIM_ConfigClockSource+0x186>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007302:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800730a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800731c:	d03e      	beq.n	800739c <HAL_TIM_ConfigClockSource+0xd4>
 800731e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007322:	f200 8087 	bhi.w	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 8007326:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800732a:	f000 8086 	beq.w	800743a <HAL_TIM_ConfigClockSource+0x172>
 800732e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007332:	d87f      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 8007334:	2b70      	cmp	r3, #112	@ 0x70
 8007336:	d01a      	beq.n	800736e <HAL_TIM_ConfigClockSource+0xa6>
 8007338:	2b70      	cmp	r3, #112	@ 0x70
 800733a:	d87b      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 800733c:	2b60      	cmp	r3, #96	@ 0x60
 800733e:	d050      	beq.n	80073e2 <HAL_TIM_ConfigClockSource+0x11a>
 8007340:	2b60      	cmp	r3, #96	@ 0x60
 8007342:	d877      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 8007344:	2b50      	cmp	r3, #80	@ 0x50
 8007346:	d03c      	beq.n	80073c2 <HAL_TIM_ConfigClockSource+0xfa>
 8007348:	2b50      	cmp	r3, #80	@ 0x50
 800734a:	d873      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 800734c:	2b40      	cmp	r3, #64	@ 0x40
 800734e:	d058      	beq.n	8007402 <HAL_TIM_ConfigClockSource+0x13a>
 8007350:	2b40      	cmp	r3, #64	@ 0x40
 8007352:	d86f      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 8007354:	2b30      	cmp	r3, #48	@ 0x30
 8007356:	d064      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x15a>
 8007358:	2b30      	cmp	r3, #48	@ 0x30
 800735a:	d86b      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 800735c:	2b20      	cmp	r3, #32
 800735e:	d060      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x15a>
 8007360:	2b20      	cmp	r3, #32
 8007362:	d867      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
 8007364:	2b00      	cmp	r3, #0
 8007366:	d05c      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x15a>
 8007368:	2b10      	cmp	r3, #16
 800736a:	d05a      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x15a>
 800736c:	e062      	b.n	8007434 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800737e:	f000 fbe5 	bl	8007b4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007390:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	609a      	str	r2, [r3, #8]
      break;
 800739a:	e04f      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80073ac:	f000 fbce 	bl	8007b4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073be:	609a      	str	r2, [r3, #8]
      break;
 80073c0:	e03c      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073ce:	461a      	mov	r2, r3
 80073d0:	f000 fa92 	bl	80078f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2150      	movs	r1, #80	@ 0x50
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 fb9c 	bl	8007b18 <TIM_ITRx_SetConfig>
      break;
 80073e0:	e02c      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073ee:	461a      	mov	r2, r3
 80073f0:	f000 faec 	bl	80079cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2160      	movs	r1, #96	@ 0x60
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 fb8c 	bl	8007b18 <TIM_ITRx_SetConfig>
      break;
 8007400:	e01c      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800740e:	461a      	mov	r2, r3
 8007410:	f000 fa72 	bl	80078f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2140      	movs	r1, #64	@ 0x40
 800741a:	4618      	mov	r0, r3
 800741c:	f000 fb7c 	bl	8007b18 <TIM_ITRx_SetConfig>
      break;
 8007420:	e00c      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4619      	mov	r1, r3
 800742c:	4610      	mov	r0, r2
 800742e:	f000 fb73 	bl	8007b18 <TIM_ITRx_SetConfig>
      break;
 8007432:	e003      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	73fb      	strb	r3, [r7, #15]
      break;
 8007438:	e000      	b.n	800743c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800743a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800744c:	7bfb      	ldrb	r3, [r7, #15]
}
 800744e:	4618      	mov	r0, r3
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b082      	sub	sp, #8
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
 800745e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007466:	2b01      	cmp	r3, #1
 8007468:	d101      	bne.n	800746e <HAL_TIM_SlaveConfigSynchro+0x18>
 800746a:	2302      	movs	r3, #2
 800746c:	e031      	b.n	80074d2 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2202      	movs	r2, #2
 800747a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800747e:	6839      	ldr	r1, [r7, #0]
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f935 	bl	80076f0 <TIM_SlaveTimer_SetConfig>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d009      	beq.n	80074a0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e018      	b.n	80074d2 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	68da      	ldr	r2, [r3, #12]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074ae:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68da      	ldr	r2, [r3, #12]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074be:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3708      	adds	r7, #8
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
	...

080074dc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b0c      	cmp	r3, #12
 80074ee:	d831      	bhi.n	8007554 <HAL_TIM_ReadCapturedValue+0x78>
 80074f0:	a201      	add	r2, pc, #4	@ (adr r2, 80074f8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80074f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f6:	bf00      	nop
 80074f8:	0800752d 	.word	0x0800752d
 80074fc:	08007555 	.word	0x08007555
 8007500:	08007555 	.word	0x08007555
 8007504:	08007555 	.word	0x08007555
 8007508:	08007537 	.word	0x08007537
 800750c:	08007555 	.word	0x08007555
 8007510:	08007555 	.word	0x08007555
 8007514:	08007555 	.word	0x08007555
 8007518:	08007541 	.word	0x08007541
 800751c:	08007555 	.word	0x08007555
 8007520:	08007555 	.word	0x08007555
 8007524:	08007555 	.word	0x08007555
 8007528:	0800754b 	.word	0x0800754b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007532:	60fb      	str	r3, [r7, #12]

      break;
 8007534:	e00f      	b.n	8007556 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800753c:	60fb      	str	r3, [r7, #12]

      break;
 800753e:	e00a      	b.n	8007556 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007546:	60fb      	str	r3, [r7, #12]

      break;
 8007548:	e005      	b.n	8007556 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007550:	60fb      	str	r3, [r7, #12]

      break;
 8007552:	e000      	b.n	8007556 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007554:	bf00      	nop
  }

  return tmpreg;
 8007556:	68fb      	ldr	r3, [r7, #12]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	bc80      	pop	{r7}
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop

08007564 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	bc80      	pop	{r7}
 8007574:	4770      	bx	lr

08007576 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007576:	b480      	push	{r7}
 8007578:	b083      	sub	sp, #12
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	bc80      	pop	{r7}
 8007586:	4770      	bx	lr

08007588 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	bc80      	pop	{r7}
 8007598:	4770      	bx	lr
	...

0800759c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800759c:	b480      	push	{r7}
 800759e:	b085      	sub	sp, #20
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a45      	ldr	r2, [pc, #276]	@ (80076c4 <TIM_Base_SetConfig+0x128>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d013      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ba:	d00f      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a42      	ldr	r2, [pc, #264]	@ (80076c8 <TIM_Base_SetConfig+0x12c>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d00b      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a41      	ldr	r2, [pc, #260]	@ (80076cc <TIM_Base_SetConfig+0x130>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d007      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a40      	ldr	r2, [pc, #256]	@ (80076d0 <TIM_Base_SetConfig+0x134>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d003      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a3f      	ldr	r2, [pc, #252]	@ (80076d4 <TIM_Base_SetConfig+0x138>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d108      	bne.n	80075ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a34      	ldr	r2, [pc, #208]	@ (80076c4 <TIM_Base_SetConfig+0x128>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d02b      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075fc:	d027      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a31      	ldr	r2, [pc, #196]	@ (80076c8 <TIM_Base_SetConfig+0x12c>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d023      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a30      	ldr	r2, [pc, #192]	@ (80076cc <TIM_Base_SetConfig+0x130>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d01f      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a2f      	ldr	r2, [pc, #188]	@ (80076d0 <TIM_Base_SetConfig+0x134>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d01b      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a2e      	ldr	r2, [pc, #184]	@ (80076d4 <TIM_Base_SetConfig+0x138>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d017      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a2d      	ldr	r2, [pc, #180]	@ (80076d8 <TIM_Base_SetConfig+0x13c>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d013      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a2c      	ldr	r2, [pc, #176]	@ (80076dc <TIM_Base_SetConfig+0x140>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00f      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a2b      	ldr	r2, [pc, #172]	@ (80076e0 <TIM_Base_SetConfig+0x144>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d00b      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a2a      	ldr	r2, [pc, #168]	@ (80076e4 <TIM_Base_SetConfig+0x148>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d007      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a29      	ldr	r2, [pc, #164]	@ (80076e8 <TIM_Base_SetConfig+0x14c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d003      	beq.n	800764e <TIM_Base_SetConfig+0xb2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a28      	ldr	r2, [pc, #160]	@ (80076ec <TIM_Base_SetConfig+0x150>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d108      	bne.n	8007660 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	4313      	orrs	r3, r2
 800765e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	4313      	orrs	r3, r2
 800766c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a0f      	ldr	r2, [pc, #60]	@ (80076c4 <TIM_Base_SetConfig+0x128>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d003      	beq.n	8007694 <TIM_Base_SetConfig+0xf8>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a11      	ldr	r2, [pc, #68]	@ (80076d4 <TIM_Base_SetConfig+0x138>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d103      	bne.n	800769c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	691a      	ldr	r2, [r3, #16]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d105      	bne.n	80076ba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	f023 0201 	bic.w	r2, r3, #1
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	611a      	str	r2, [r3, #16]
  }
}
 80076ba:	bf00      	nop
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	bc80      	pop	{r7}
 80076c2:	4770      	bx	lr
 80076c4:	40010000 	.word	0x40010000
 80076c8:	40000400 	.word	0x40000400
 80076cc:	40000800 	.word	0x40000800
 80076d0:	40000c00 	.word	0x40000c00
 80076d4:	40010400 	.word	0x40010400
 80076d8:	40014000 	.word	0x40014000
 80076dc:	40014400 	.word	0x40014400
 80076e0:	40014800 	.word	0x40014800
 80076e4:	40001800 	.word	0x40001800
 80076e8:	40001c00 	.word	0x40001c00
 80076ec:	40002000 	.word	0x40002000

080076f0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b086      	sub	sp, #24
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076fa:	2300      	movs	r3, #0
 80076fc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800770c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	f023 0307 	bic.w	r3, r3, #7
 800771e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	693a      	ldr	r2, [r7, #16]
 8007730:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	2b70      	cmp	r3, #112	@ 0x70
 8007738:	d01a      	beq.n	8007770 <TIM_SlaveTimer_SetConfig+0x80>
 800773a:	2b70      	cmp	r3, #112	@ 0x70
 800773c:	d860      	bhi.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
 800773e:	2b60      	cmp	r3, #96	@ 0x60
 8007740:	d054      	beq.n	80077ec <TIM_SlaveTimer_SetConfig+0xfc>
 8007742:	2b60      	cmp	r3, #96	@ 0x60
 8007744:	d85c      	bhi.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
 8007746:	2b50      	cmp	r3, #80	@ 0x50
 8007748:	d046      	beq.n	80077d8 <TIM_SlaveTimer_SetConfig+0xe8>
 800774a:	2b50      	cmp	r3, #80	@ 0x50
 800774c:	d858      	bhi.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
 800774e:	2b40      	cmp	r3, #64	@ 0x40
 8007750:	d019      	beq.n	8007786 <TIM_SlaveTimer_SetConfig+0x96>
 8007752:	2b40      	cmp	r3, #64	@ 0x40
 8007754:	d854      	bhi.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
 8007756:	2b30      	cmp	r3, #48	@ 0x30
 8007758:	d055      	beq.n	8007806 <TIM_SlaveTimer_SetConfig+0x116>
 800775a:	2b30      	cmp	r3, #48	@ 0x30
 800775c:	d850      	bhi.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
 800775e:	2b20      	cmp	r3, #32
 8007760:	d051      	beq.n	8007806 <TIM_SlaveTimer_SetConfig+0x116>
 8007762:	2b20      	cmp	r3, #32
 8007764:	d84c      	bhi.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
 8007766:	2b00      	cmp	r3, #0
 8007768:	d04d      	beq.n	8007806 <TIM_SlaveTimer_SetConfig+0x116>
 800776a:	2b10      	cmp	r3, #16
 800776c:	d04b      	beq.n	8007806 <TIM_SlaveTimer_SetConfig+0x116>
 800776e:	e047      	b.n	8007800 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007780:	f000 f9e4 	bl	8007b4c <TIM_ETR_SetConfig>
      break;
 8007784:	e040      	b.n	8007808 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2b05      	cmp	r3, #5
 800778c:	d101      	bne.n	8007792 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e03b      	b.n	800780a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6a1b      	ldr	r3, [r3, #32]
 8007798:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	6a1a      	ldr	r2, [r3, #32]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f022 0201 	bic.w	r2, r2, #1
 80077a8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	699b      	ldr	r3, [r3, #24]
 80077b0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077b8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	011b      	lsls	r3, r3, #4
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	621a      	str	r2, [r3, #32]
      break;
 80077d6:	e017      	b.n	8007808 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077e4:	461a      	mov	r2, r3
 80077e6:	f000 f887 	bl	80078f8 <TIM_TI1_ConfigInputStage>
      break;
 80077ea:	e00d      	b.n	8007808 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077f8:	461a      	mov	r2, r3
 80077fa:	f000 f8e7 	bl	80079cc <TIM_TI2_ConfigInputStage>
      break;
 80077fe:	e003      	b.n	8007808 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	75fb      	strb	r3, [r7, #23]
      break;
 8007804:	e000      	b.n	8007808 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007806:	bf00      	nop
  }

  return status;
 8007808:	7dfb      	ldrb	r3, [r7, #23]
}
 800780a:	4618      	mov	r0, r3
 800780c:	3718      	adds	r7, #24
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
	...

08007814 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007814:	b480      	push	{r7}
 8007816:	b087      	sub	sp, #28
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
 8007820:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6a1b      	ldr	r3, [r3, #32]
 800782c:	f023 0201 	bic.w	r2, r3, #1
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	4a27      	ldr	r2, [pc, #156]	@ (80078dc <TIM_TI1_SetConfig+0xc8>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d01b      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007848:	d017      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	4a24      	ldr	r2, [pc, #144]	@ (80078e0 <TIM_TI1_SetConfig+0xcc>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d013      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	4a23      	ldr	r2, [pc, #140]	@ (80078e4 <TIM_TI1_SetConfig+0xd0>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d00f      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	4a22      	ldr	r2, [pc, #136]	@ (80078e8 <TIM_TI1_SetConfig+0xd4>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d00b      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	4a21      	ldr	r2, [pc, #132]	@ (80078ec <TIM_TI1_SetConfig+0xd8>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d007      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	4a20      	ldr	r2, [pc, #128]	@ (80078f0 <TIM_TI1_SetConfig+0xdc>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d003      	beq.n	800787a <TIM_TI1_SetConfig+0x66>
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	4a1f      	ldr	r2, [pc, #124]	@ (80078f4 <TIM_TI1_SetConfig+0xe0>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d101      	bne.n	800787e <TIM_TI1_SetConfig+0x6a>
 800787a:	2301      	movs	r3, #1
 800787c:	e000      	b.n	8007880 <TIM_TI1_SetConfig+0x6c>
 800787e:	2300      	movs	r3, #0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d008      	beq.n	8007896 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	f023 0303 	bic.w	r3, r3, #3
 800788a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800788c:	697a      	ldr	r2, [r7, #20]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4313      	orrs	r3, r2
 8007892:	617b      	str	r3, [r7, #20]
 8007894:	e003      	b.n	800789e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	f043 0301 	orr.w	r3, r3, #1
 800789c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80078a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	011b      	lsls	r3, r3, #4
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	f023 030a 	bic.w	r3, r3, #10
 80078b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	f003 030a 	and.w	r3, r3, #10
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	693a      	ldr	r2, [r7, #16]
 80078d0:	621a      	str	r2, [r3, #32]
}
 80078d2:	bf00      	nop
 80078d4:	371c      	adds	r7, #28
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40000400 	.word	0x40000400
 80078e4:	40000800 	.word	0x40000800
 80078e8:	40000c00 	.word	0x40000c00
 80078ec:	40010400 	.word	0x40010400
 80078f0:	40014000 	.word	0x40014000
 80078f4:	40001800 	.word	0x40001800

080078f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6a1b      	ldr	r3, [r3, #32]
 8007908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	f023 0201 	bic.w	r2, r3, #1
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	011b      	lsls	r3, r3, #4
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4313      	orrs	r3, r2
 800792c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	f023 030a 	bic.w	r3, r3, #10
 8007934:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	4313      	orrs	r3, r2
 800793c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	693a      	ldr	r2, [r7, #16]
 8007942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	621a      	str	r2, [r3, #32]
}
 800794a:	bf00      	nop
 800794c:	371c      	adds	r7, #28
 800794e:	46bd      	mov	sp, r7
 8007950:	bc80      	pop	{r7}
 8007952:	4770      	bx	lr

08007954 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007954:	b480      	push	{r7}
 8007956:	b087      	sub	sp, #28
 8007958:	af00      	add	r7, sp, #0
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	607a      	str	r2, [r7, #4]
 8007960:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6a1b      	ldr	r3, [r3, #32]
 8007966:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	f023 0210 	bic.w	r2, r3, #16
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007980:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	021b      	lsls	r3, r3, #8
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	4313      	orrs	r3, r2
 800798a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	031b      	lsls	r3, r3, #12
 8007998:	b29b      	uxth	r3, r3
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	4313      	orrs	r3, r2
 800799e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80079a6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	621a      	str	r2, [r3, #32]
}
 80079c2:	bf00      	nop
 80079c4:	371c      	adds	r7, #28
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bc80      	pop	{r7}
 80079ca:	4770      	bx	lr

080079cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b087      	sub	sp, #28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6a1b      	ldr	r3, [r3, #32]
 80079dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
 80079e2:	f023 0210 	bic.w	r2, r3, #16
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80079f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	031b      	lsls	r3, r3, #12
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a08:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	011b      	lsls	r3, r3, #4
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	621a      	str	r2, [r3, #32]
}
 8007a20:	bf00      	nop
 8007a22:	371c      	adds	r7, #28
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bc80      	pop	{r7}
 8007a28:	4770      	bx	lr

08007a2a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b087      	sub	sp, #28
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	60f8      	str	r0, [r7, #12]
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	607a      	str	r2, [r7, #4]
 8007a36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6a1b      	ldr	r3, [r3, #32]
 8007a3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	f023 0303 	bic.w	r3, r3, #3
 8007a56:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	011b      	lsls	r3, r3, #4
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	693a      	ldr	r2, [r7, #16]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007a7a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	021b      	lsls	r3, r3, #8
 8007a80:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	621a      	str	r2, [r3, #32]
}
 8007a96:	bf00      	nop
 8007a98:	371c      	adds	r7, #28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr

08007aa0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
 8007aac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	69db      	ldr	r3, [r3, #28]
 8007ac4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007acc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	021b      	lsls	r3, r3, #8
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ade:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	031b      	lsls	r3, r3, #12
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007af2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	031b      	lsls	r3, r3, #12
 8007af8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	693a      	ldr	r2, [r7, #16]
 8007b06:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	697a      	ldr	r2, [r7, #20]
 8007b0c:	621a      	str	r2, [r3, #32]
}
 8007b0e:	bf00      	nop
 8007b10:	371c      	adds	r7, #28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bc80      	pop	{r7}
 8007b16:	4770      	bx	lr

08007b18 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b2e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b30:	683a      	ldr	r2, [r7, #0]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	f043 0307 	orr.w	r3, r3, #7
 8007b3a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	609a      	str	r2, [r3, #8]
}
 8007b42:	bf00      	nop
 8007b44:	3714      	adds	r7, #20
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bc80      	pop	{r7}
 8007b4a:	4770      	bx	lr

08007b4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
 8007b58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	021a      	lsls	r2, r3, #8
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	431a      	orrs	r2, r3
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	697a      	ldr	r2, [r7, #20]
 8007b7e:	609a      	str	r2, [r3, #8]
}
 8007b80:	bf00      	nop
 8007b82:	371c      	adds	r7, #28
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bc80      	pop	{r7}
 8007b88:	4770      	bx	lr

08007b8a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b087      	sub	sp, #28
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	60f8      	str	r0, [r7, #12]
 8007b92:	60b9      	str	r1, [r7, #8]
 8007b94:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	f003 031f 	and.w	r3, r3, #31
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6a1a      	ldr	r2, [r3, #32]
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	43db      	mvns	r3, r3
 8007bac:	401a      	ands	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6a1a      	ldr	r2, [r3, #32]
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	f003 031f 	and.w	r3, r3, #31
 8007bbc:	6879      	ldr	r1, [r7, #4]
 8007bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc2:	431a      	orrs	r2, r3
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	621a      	str	r2, [r3, #32]
}
 8007bc8:	bf00      	nop
 8007bca:	371c      	adds	r7, #28
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bc80      	pop	{r7}
 8007bd0:	4770      	bx	lr
	...

08007bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e05a      	b.n	8007ca2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a20      	ldr	r2, [pc, #128]	@ (8007cac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d022      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c38:	d01d      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d018      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a1a      	ldr	r2, [pc, #104]	@ (8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d013      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a19      	ldr	r2, [pc, #100]	@ (8007cb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d00e      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a17      	ldr	r2, [pc, #92]	@ (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d009      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a16      	ldr	r2, [pc, #88]	@ (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d004      	beq.n	8007c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a14      	ldr	r2, [pc, #80]	@ (8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d10c      	bne.n	8007c90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	68ba      	ldr	r2, [r7, #8]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bc80      	pop	{r7}
 8007caa:	4770      	bx	lr
 8007cac:	40010000 	.word	0x40010000
 8007cb0:	40000400 	.word	0x40000400
 8007cb4:	40000800 	.word	0x40000800
 8007cb8:	40000c00 	.word	0x40000c00
 8007cbc:	40010400 	.word	0x40010400
 8007cc0:	40014000 	.word	0x40014000
 8007cc4:	40001800 	.word	0x40001800

08007cc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cd0:	bf00      	nop
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bc80      	pop	{r7}
 8007cd8:	4770      	bx	lr

08007cda <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cda:	b480      	push	{r7}
 8007cdc:	b083      	sub	sp, #12
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ce2:	bf00      	nop
 8007ce4:	370c      	adds	r7, #12
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bc80      	pop	{r7}
 8007cea:	4770      	bx	lr

08007cec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cec:	b084      	sub	sp, #16
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b084      	sub	sp, #16
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	f107 001c 	add.w	r0, r7, #28
 8007cfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cfe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d123      	bne.n	8007d4e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007d1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d105      	bne.n	8007d42 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f001 fac0 	bl	80092c8 <USB_CoreReset>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	73fb      	strb	r3, [r7, #15]
 8007d4c:	e010      	b.n	8007d70 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f001 fab4 	bl	80092c8 <USB_CoreReset>
 8007d60:	4603      	mov	r3, r0
 8007d62:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d68:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007d70:	7fbb      	ldrb	r3, [r7, #30]
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d10b      	bne.n	8007d8e <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f043 0206 	orr.w	r2, r3, #6
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f043 0220 	orr.w	r2, r3, #32
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d9a:	b004      	add	sp, #16
 8007d9c:	4770      	bx	lr
	...

08007da0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b087      	sub	sp, #28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	4613      	mov	r3, r2
 8007dac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007dae:	79fb      	ldrb	r3, [r7, #7]
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	d165      	bne.n	8007e80 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	4a41      	ldr	r2, [pc, #260]	@ (8007ebc <USB_SetTurnaroundTime+0x11c>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d906      	bls.n	8007dca <USB_SetTurnaroundTime+0x2a>
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	4a40      	ldr	r2, [pc, #256]	@ (8007ec0 <USB_SetTurnaroundTime+0x120>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d202      	bcs.n	8007dca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007dc4:	230f      	movs	r3, #15
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	e062      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	4a3c      	ldr	r2, [pc, #240]	@ (8007ec0 <USB_SetTurnaroundTime+0x120>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d306      	bcc.n	8007de0 <USB_SetTurnaroundTime+0x40>
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	4a3b      	ldr	r2, [pc, #236]	@ (8007ec4 <USB_SetTurnaroundTime+0x124>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d202      	bcs.n	8007de0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007dda:	230e      	movs	r3, #14
 8007ddc:	617b      	str	r3, [r7, #20]
 8007dde:	e057      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	4a38      	ldr	r2, [pc, #224]	@ (8007ec4 <USB_SetTurnaroundTime+0x124>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d306      	bcc.n	8007df6 <USB_SetTurnaroundTime+0x56>
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	4a37      	ldr	r2, [pc, #220]	@ (8007ec8 <USB_SetTurnaroundTime+0x128>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d202      	bcs.n	8007df6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007df0:	230d      	movs	r3, #13
 8007df2:	617b      	str	r3, [r7, #20]
 8007df4:	e04c      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	4a33      	ldr	r2, [pc, #204]	@ (8007ec8 <USB_SetTurnaroundTime+0x128>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d306      	bcc.n	8007e0c <USB_SetTurnaroundTime+0x6c>
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	4a32      	ldr	r2, [pc, #200]	@ (8007ecc <USB_SetTurnaroundTime+0x12c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d802      	bhi.n	8007e0c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007e06:	230c      	movs	r3, #12
 8007e08:	617b      	str	r3, [r7, #20]
 8007e0a:	e041      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	4a2f      	ldr	r2, [pc, #188]	@ (8007ecc <USB_SetTurnaroundTime+0x12c>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d906      	bls.n	8007e22 <USB_SetTurnaroundTime+0x82>
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	4a2e      	ldr	r2, [pc, #184]	@ (8007ed0 <USB_SetTurnaroundTime+0x130>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d802      	bhi.n	8007e22 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007e1c:	230b      	movs	r3, #11
 8007e1e:	617b      	str	r3, [r7, #20]
 8007e20:	e036      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	4a2a      	ldr	r2, [pc, #168]	@ (8007ed0 <USB_SetTurnaroundTime+0x130>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d906      	bls.n	8007e38 <USB_SetTurnaroundTime+0x98>
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	4a29      	ldr	r2, [pc, #164]	@ (8007ed4 <USB_SetTurnaroundTime+0x134>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d802      	bhi.n	8007e38 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007e32:	230a      	movs	r3, #10
 8007e34:	617b      	str	r3, [r7, #20]
 8007e36:	e02b      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	4a26      	ldr	r2, [pc, #152]	@ (8007ed4 <USB_SetTurnaroundTime+0x134>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d906      	bls.n	8007e4e <USB_SetTurnaroundTime+0xae>
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	4a25      	ldr	r2, [pc, #148]	@ (8007ed8 <USB_SetTurnaroundTime+0x138>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d202      	bcs.n	8007e4e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007e48:	2309      	movs	r3, #9
 8007e4a:	617b      	str	r3, [r7, #20]
 8007e4c:	e020      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	4a21      	ldr	r2, [pc, #132]	@ (8007ed8 <USB_SetTurnaroundTime+0x138>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d306      	bcc.n	8007e64 <USB_SetTurnaroundTime+0xc4>
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	4a20      	ldr	r2, [pc, #128]	@ (8007edc <USB_SetTurnaroundTime+0x13c>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d802      	bhi.n	8007e64 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007e5e:	2308      	movs	r3, #8
 8007e60:	617b      	str	r3, [r7, #20]
 8007e62:	e015      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	4a1d      	ldr	r2, [pc, #116]	@ (8007edc <USB_SetTurnaroundTime+0x13c>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d906      	bls.n	8007e7a <USB_SetTurnaroundTime+0xda>
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8007ee0 <USB_SetTurnaroundTime+0x140>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d202      	bcs.n	8007e7a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007e74:	2307      	movs	r3, #7
 8007e76:	617b      	str	r3, [r7, #20]
 8007e78:	e00a      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007e7a:	2306      	movs	r3, #6
 8007e7c:	617b      	str	r3, [r7, #20]
 8007e7e:	e007      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007e80:	79fb      	ldrb	r3, [r7, #7]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d102      	bne.n	8007e8c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007e86:	2309      	movs	r3, #9
 8007e88:	617b      	str	r3, [r7, #20]
 8007e8a:	e001      	b.n	8007e90 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007e8c:	2309      	movs	r3, #9
 8007e8e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	68da      	ldr	r2, [r3, #12]
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	029b      	lsls	r3, r3, #10
 8007ea4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007ea8:	431a      	orrs	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	371c      	adds	r7, #28
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bc80      	pop	{r7}
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	00d8acbf 	.word	0x00d8acbf
 8007ec0:	00e4e1c0 	.word	0x00e4e1c0
 8007ec4:	00f42400 	.word	0x00f42400
 8007ec8:	01067380 	.word	0x01067380
 8007ecc:	011a499f 	.word	0x011a499f
 8007ed0:	01312cff 	.word	0x01312cff
 8007ed4:	014ca43f 	.word	0x014ca43f
 8007ed8:	016e3600 	.word	0x016e3600
 8007edc:	01a6ab1f 	.word	0x01a6ab1f
 8007ee0:	01e84800 	.word	0x01e84800

08007ee4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f043 0201 	orr.w	r2, r3, #1
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	370c      	adds	r7, #12
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bc80      	pop	{r7}
 8007f02:	4770      	bx	lr

08007f04 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f023 0201 	bic.w	r2, r3, #1
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f18:	2300      	movs	r3, #0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bc80      	pop	{r7}
 8007f22:	4770      	bx	lr

08007f24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f40:	78fb      	ldrb	r3, [r7, #3]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d115      	bne.n	8007f72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f52:	200a      	movs	r0, #10
 8007f54:	f7fa febc 	bl	8002cd0 <HAL_Delay>
      ms += 10U;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	330a      	adds	r3, #10
 8007f5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f001 f926 	bl	80091b0 <USB_GetMode>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d01e      	beq.n	8007fa8 <USB_SetCurrentMode+0x84>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8007f6e:	d9f0      	bls.n	8007f52 <USB_SetCurrentMode+0x2e>
 8007f70:	e01a      	b.n	8007fa8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007f72:	78fb      	ldrb	r3, [r7, #3]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d115      	bne.n	8007fa4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007f84:	200a      	movs	r0, #10
 8007f86:	f7fa fea3 	bl	8002cd0 <HAL_Delay>
      ms += 10U;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	330a      	adds	r3, #10
 8007f8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f001 f90d 	bl	80091b0 <USB_GetMode>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <USB_SetCurrentMode+0x84>
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fa0:	d9f0      	bls.n	8007f84 <USB_SetCurrentMode+0x60>
 8007fa2:	e001      	b.n	8007fa8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e005      	b.n	8007fb4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2bc8      	cmp	r3, #200	@ 0xc8
 8007fac:	d101      	bne.n	8007fb2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e000      	b.n	8007fb4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007fbc:	b084      	sub	sp, #16
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b086      	sub	sp, #24
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
 8007fc6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007fca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	e009      	b.n	8007ff0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	3340      	adds	r3, #64	@ 0x40
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	4413      	add	r3, r2
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	3301      	adds	r3, #1
 8007fee:	613b      	str	r3, [r7, #16]
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	2b0e      	cmp	r3, #14
 8007ff4:	d9f2      	bls.n	8007fdc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007ff6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d11c      	bne.n	8008038 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	68fa      	ldr	r2, [r7, #12]
 8008008:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800800c:	f043 0302 	orr.w	r3, r3, #2
 8008010:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008016:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008022:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	639a      	str	r2, [r3, #56]	@ 0x38
 8008036:	e00b      	b.n	8008050 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008048:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008056:	461a      	mov	r2, r3
 8008058:	2300      	movs	r3, #0
 800805a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800805c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008060:	2b01      	cmp	r3, #1
 8008062:	d10d      	bne.n	8008080 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008068:	2b00      	cmp	r3, #0
 800806a:	d104      	bne.n	8008076 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800806c:	2100      	movs	r1, #0
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 f966 	bl	8008340 <USB_SetDevSpeed>
 8008074:	e008      	b.n	8008088 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008076:	2101      	movs	r1, #1
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f961 	bl	8008340 <USB_SetDevSpeed>
 800807e:	e003      	b.n	8008088 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008080:	2103      	movs	r1, #3
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 f95c 	bl	8008340 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008088:	2110      	movs	r1, #16
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f8fa 	bl	8008284 <USB_FlushTxFifo>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d001      	beq.n	800809a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f923 	bl	80082e6 <USB_FlushRxFifo>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d001      	beq.n	80080aa <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080b0:	461a      	mov	r2, r3
 80080b2:	2300      	movs	r3, #0
 80080b4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080bc:	461a      	mov	r2, r3
 80080be:	2300      	movs	r3, #0
 80080c0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c8:	461a      	mov	r2, r3
 80080ca:	2300      	movs	r3, #0
 80080cc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080ce:	2300      	movs	r3, #0
 80080d0:	613b      	str	r3, [r7, #16]
 80080d2:	e043      	b.n	800815c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080ea:	d118      	bne.n	800811e <USB_DevInit+0x162>
    {
      if (i == 0U)
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10a      	bne.n	8008108 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	015a      	lsls	r2, r3, #5
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	4413      	add	r3, r2
 80080fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080fe:	461a      	mov	r2, r3
 8008100:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008104:	6013      	str	r3, [r2, #0]
 8008106:	e013      	b.n	8008130 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	015a      	lsls	r2, r3, #5
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	4413      	add	r3, r2
 8008110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008114:	461a      	mov	r2, r3
 8008116:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800811a:	6013      	str	r3, [r2, #0]
 800811c:	e008      	b.n	8008130 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	015a      	lsls	r2, r3, #5
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	4413      	add	r3, r2
 8008126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800812a:	461a      	mov	r2, r3
 800812c:	2300      	movs	r3, #0
 800812e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4413      	add	r3, r2
 8008138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800813c:	461a      	mov	r2, r3
 800813e:	2300      	movs	r3, #0
 8008140:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	015a      	lsls	r2, r3, #5
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	4413      	add	r3, r2
 800814a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800814e:	461a      	mov	r2, r3
 8008150:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008154:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	3301      	adds	r3, #1
 800815a:	613b      	str	r3, [r7, #16]
 800815c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008160:	461a      	mov	r2, r3
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	4293      	cmp	r3, r2
 8008166:	d3b5      	bcc.n	80080d4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008168:	2300      	movs	r3, #0
 800816a:	613b      	str	r3, [r7, #16]
 800816c:	e043      	b.n	80081f6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	015a      	lsls	r2, r3, #5
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	4413      	add	r3, r2
 8008176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008180:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008184:	d118      	bne.n	80081b8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d10a      	bne.n	80081a2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	015a      	lsls	r2, r3, #5
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	4413      	add	r3, r2
 8008194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008198:	461a      	mov	r2, r3
 800819a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800819e:	6013      	str	r3, [r2, #0]
 80081a0:	e013      	b.n	80081ca <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	015a      	lsls	r2, r3, #5
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	4413      	add	r3, r2
 80081aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ae:	461a      	mov	r2, r3
 80081b0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80081b4:	6013      	str	r3, [r2, #0]
 80081b6:	e008      	b.n	80081ca <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081c4:	461a      	mov	r2, r3
 80081c6:	2300      	movs	r3, #0
 80081c8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	015a      	lsls	r2, r3, #5
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	4413      	add	r3, r2
 80081d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d6:	461a      	mov	r2, r3
 80081d8:	2300      	movs	r3, #0
 80081da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	015a      	lsls	r2, r3, #5
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	4413      	add	r3, r2
 80081e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e8:	461a      	mov	r2, r3
 80081ea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80081ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	3301      	adds	r3, #1
 80081f4:	613b      	str	r3, [r7, #16]
 80081f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80081fa:	461a      	mov	r2, r3
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	4293      	cmp	r3, r2
 8008200:	d3b5      	bcc.n	800816e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008208:	691b      	ldr	r3, [r3, #16]
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008214:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008222:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008224:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008228:	2b00      	cmp	r3, #0
 800822a:	d105      	bne.n	8008238 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	699b      	ldr	r3, [r3, #24]
 8008230:	f043 0210 	orr.w	r2, r3, #16
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	699a      	ldr	r2, [r3, #24]
 800823c:	4b10      	ldr	r3, [pc, #64]	@ (8008280 <USB_DevInit+0x2c4>)
 800823e:	4313      	orrs	r3, r2
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008244:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699b      	ldr	r3, [r3, #24]
 8008250:	f043 0208 	orr.w	r2, r3, #8
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008258:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800825c:	2b01      	cmp	r3, #1
 800825e:	d107      	bne.n	8008270 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008268:	f043 0304 	orr.w	r3, r3, #4
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008270:	7dfb      	ldrb	r3, [r7, #23]
}
 8008272:	4618      	mov	r0, r3
 8008274:	3718      	adds	r7, #24
 8008276:	46bd      	mov	sp, r7
 8008278:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800827c:	b004      	add	sp, #16
 800827e:	4770      	bx	lr
 8008280:	803c3800 	.word	0x803c3800

08008284 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800828e:	2300      	movs	r3, #0
 8008290:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3301      	adds	r3, #1
 8008296:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800829e:	d901      	bls.n	80082a4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082a0:	2303      	movs	r3, #3
 80082a2:	e01b      	b.n	80082dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	daf2      	bge.n	8008292 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082ac:	2300      	movs	r3, #0
 80082ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	019b      	lsls	r3, r3, #6
 80082b4:	f043 0220 	orr.w	r2, r3, #32
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	3301      	adds	r3, #1
 80082c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082c8:	d901      	bls.n	80082ce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e006      	b.n	80082dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	f003 0320 	and.w	r3, r3, #32
 80082d6:	2b20      	cmp	r3, #32
 80082d8:	d0f0      	beq.n	80082bc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bc80      	pop	{r7}
 80082e4:	4770      	bx	lr

080082e6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082e6:	b480      	push	{r7}
 80082e8:	b085      	sub	sp, #20
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	3301      	adds	r3, #1
 80082f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082fe:	d901      	bls.n	8008304 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e018      	b.n	8008336 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	2b00      	cmp	r3, #0
 800830a:	daf2      	bge.n	80082f2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2210      	movs	r2, #16
 8008314:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	3301      	adds	r3, #1
 800831a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008322:	d901      	bls.n	8008328 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008324:	2303      	movs	r3, #3
 8008326:	e006      	b.n	8008336 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b10      	cmp	r3, #16
 8008332:	d0f0      	beq.n	8008316 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008334:	2300      	movs	r3, #0
}
 8008336:	4618      	mov	r0, r3
 8008338:	3714      	adds	r7, #20
 800833a:	46bd      	mov	sp, r7
 800833c:	bc80      	pop	{r7}
 800833e:	4770      	bx	lr

08008340 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008340:	b480      	push	{r7}
 8008342:	b085      	sub	sp, #20
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	460b      	mov	r3, r1
 800834a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	78fb      	ldrb	r3, [r7, #3]
 800835a:	68f9      	ldr	r1, [r7, #12]
 800835c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008360:	4313      	orrs	r3, r2
 8008362:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	bc80      	pop	{r7}
 800836e:	4770      	bx	lr

08008370 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008370:	b480      	push	{r7}
 8008372:	b087      	sub	sp, #28
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	f003 0306 	and.w	r3, r3, #6
 8008388:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d102      	bne.n	8008396 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008390:	2300      	movs	r3, #0
 8008392:	75fb      	strb	r3, [r7, #23]
 8008394:	e00a      	b.n	80083ac <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2b02      	cmp	r3, #2
 800839a:	d002      	beq.n	80083a2 <USB_GetDevSpeed+0x32>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2b06      	cmp	r3, #6
 80083a0:	d102      	bne.n	80083a8 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80083a2:	2302      	movs	r3, #2
 80083a4:	75fb      	strb	r3, [r7, #23]
 80083a6:	e001      	b.n	80083ac <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80083a8:	230f      	movs	r3, #15
 80083aa:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80083ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	371c      	adds	r7, #28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bc80      	pop	{r7}
 80083b6:	4770      	bx	lr

080083b8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	785b      	ldrb	r3, [r3, #1]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	d13a      	bne.n	800844a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083da:	69da      	ldr	r2, [r3, #28]
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	f003 030f 	and.w	r3, r3, #15
 80083e4:	2101      	movs	r1, #1
 80083e6:	fa01 f303 	lsl.w	r3, r1, r3
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	68f9      	ldr	r1, [r7, #12]
 80083ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083f2:	4313      	orrs	r3, r2
 80083f4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	015a      	lsls	r2, r3, #5
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	4413      	add	r3, r2
 80083fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008408:	2b00      	cmp	r3, #0
 800840a:	d155      	bne.n	80084b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	015a      	lsls	r2, r3, #5
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	4413      	add	r3, r2
 8008414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	791b      	ldrb	r3, [r3, #4]
 8008426:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008428:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	059b      	lsls	r3, r3, #22
 800842e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008430:	4313      	orrs	r3, r2
 8008432:	68ba      	ldr	r2, [r7, #8]
 8008434:	0151      	lsls	r1, r2, #5
 8008436:	68fa      	ldr	r2, [r7, #12]
 8008438:	440a      	add	r2, r1
 800843a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800843e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008446:	6013      	str	r3, [r2, #0]
 8008448:	e036      	b.n	80084b8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008450:	69da      	ldr	r2, [r3, #28]
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	f003 030f 	and.w	r3, r3, #15
 800845a:	2101      	movs	r1, #1
 800845c:	fa01 f303 	lsl.w	r3, r1, r3
 8008460:	041b      	lsls	r3, r3, #16
 8008462:	68f9      	ldr	r1, [r7, #12]
 8008464:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008468:	4313      	orrs	r3, r2
 800846a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4413      	add	r3, r2
 8008474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800847e:	2b00      	cmp	r3, #0
 8008480:	d11a      	bne.n	80084b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	015a      	lsls	r2, r3, #5
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	4413      	add	r3, r2
 800848a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	791b      	ldrb	r3, [r3, #4]
 800849c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800849e:	430b      	orrs	r3, r1
 80084a0:	4313      	orrs	r3, r2
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	0151      	lsls	r1, r2, #5
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	440a      	add	r2, r1
 80084aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084b6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	bc80      	pop	{r7}
 80084c2:	4770      	bx	lr

080084c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	781b      	ldrb	r3, [r3, #0]
 80084d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	785b      	ldrb	r3, [r3, #1]
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d161      	bne.n	80085a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084f6:	d11f      	bne.n	8008538 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68ba      	ldr	r2, [r7, #8]
 8008508:	0151      	lsls	r1, r2, #5
 800850a:	68fa      	ldr	r2, [r7, #12]
 800850c:	440a      	add	r2, r1
 800850e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008516:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	0151      	lsls	r1, r2, #5
 800852a:	68fa      	ldr	r2, [r7, #12]
 800852c:	440a      	add	r2, r1
 800852e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008536:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800853e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 030f 	and.w	r3, r3, #15
 8008548:	2101      	movs	r1, #1
 800854a:	fa01 f303 	lsl.w	r3, r1, r3
 800854e:	b29b      	uxth	r3, r3
 8008550:	43db      	mvns	r3, r3
 8008552:	68f9      	ldr	r1, [r7, #12]
 8008554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008558:	4013      	ands	r3, r2
 800855a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008562:	69da      	ldr	r2, [r3, #28]
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	f003 030f 	and.w	r3, r3, #15
 800856c:	2101      	movs	r1, #1
 800856e:	fa01 f303 	lsl.w	r3, r1, r3
 8008572:	b29b      	uxth	r3, r3
 8008574:	43db      	mvns	r3, r3
 8008576:	68f9      	ldr	r1, [r7, #12]
 8008578:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800857c:	4013      	ands	r3, r2
 800857e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	015a      	lsls	r2, r3, #5
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	4413      	add	r3, r2
 8008588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	0159      	lsls	r1, r3, #5
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	440b      	add	r3, r1
 8008596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800859a:	4619      	mov	r1, r3
 800859c:	4b35      	ldr	r3, [pc, #212]	@ (8008674 <USB_DeactivateEndpoint+0x1b0>)
 800859e:	4013      	ands	r3, r2
 80085a0:	600b      	str	r3, [r1, #0]
 80085a2:	e060      	b.n	8008666 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085ba:	d11f      	bne.n	80085fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68ba      	ldr	r2, [r7, #8]
 80085cc:	0151      	lsls	r1, r2, #5
 80085ce:	68fa      	ldr	r2, [r7, #12]
 80085d0:	440a      	add	r2, r1
 80085d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80085da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	015a      	lsls	r2, r3, #5
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4413      	add	r3, r2
 80085e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	0151      	lsls	r1, r2, #5
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	440a      	add	r2, r1
 80085f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80085fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008602:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	f003 030f 	and.w	r3, r3, #15
 800860c:	2101      	movs	r1, #1
 800860e:	fa01 f303 	lsl.w	r3, r1, r3
 8008612:	041b      	lsls	r3, r3, #16
 8008614:	43db      	mvns	r3, r3
 8008616:	68f9      	ldr	r1, [r7, #12]
 8008618:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800861c:	4013      	ands	r3, r2
 800861e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008626:	69da      	ldr	r2, [r3, #28]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	f003 030f 	and.w	r3, r3, #15
 8008630:	2101      	movs	r1, #1
 8008632:	fa01 f303 	lsl.w	r3, r1, r3
 8008636:	041b      	lsls	r3, r3, #16
 8008638:	43db      	mvns	r3, r3
 800863a:	68f9      	ldr	r1, [r7, #12]
 800863c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008640:	4013      	ands	r3, r2
 8008642:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	015a      	lsls	r2, r3, #5
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	4413      	add	r3, r2
 800864c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	0159      	lsls	r1, r3, #5
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	440b      	add	r3, r1
 800865a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800865e:	4619      	mov	r1, r3
 8008660:	4b05      	ldr	r3, [pc, #20]	@ (8008678 <USB_DeactivateEndpoint+0x1b4>)
 8008662:	4013      	ands	r3, r2
 8008664:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008666:	2300      	movs	r3, #0
}
 8008668:	4618      	mov	r0, r3
 800866a:	3714      	adds	r7, #20
 800866c:	46bd      	mov	sp, r7
 800866e:	bc80      	pop	{r7}
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	ec337800 	.word	0xec337800
 8008678:	eff37800 	.word	0xeff37800

0800867c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b08a      	sub	sp, #40	@ 0x28
 8008680:	af02      	add	r7, sp, #8
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	4613      	mov	r3, r2
 8008688:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	785b      	ldrb	r3, [r3, #1]
 8008698:	2b01      	cmp	r3, #1
 800869a:	f040 817a 	bne.w	8008992 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d132      	bne.n	800870c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	69ba      	ldr	r2, [r7, #24]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	69fa      	ldr	r2, [r7, #28]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086c0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80086c4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80086c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	015a      	lsls	r2, r3, #5
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	69ba      	ldr	r2, [r7, #24]
 80086da:	0151      	lsls	r1, r2, #5
 80086dc:	69fa      	ldr	r2, [r7, #28]
 80086de:	440a      	add	r2, r1
 80086e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80086e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f6:	691b      	ldr	r3, [r3, #16]
 80086f8:	69ba      	ldr	r2, [r7, #24]
 80086fa:	0151      	lsls	r1, r2, #5
 80086fc:	69fa      	ldr	r2, [r7, #28]
 80086fe:	440a      	add	r2, r1
 8008700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008704:	0cdb      	lsrs	r3, r3, #19
 8008706:	04db      	lsls	r3, r3, #19
 8008708:	6113      	str	r3, [r2, #16]
 800870a:	e092      	b.n	8008832 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	4413      	add	r3, r2
 8008714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	69ba      	ldr	r2, [r7, #24]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	69fa      	ldr	r2, [r7, #28]
 8008720:	440a      	add	r2, r1
 8008722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008726:	0cdb      	lsrs	r3, r3, #19
 8008728:	04db      	lsls	r3, r3, #19
 800872a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	69ba      	ldr	r2, [r7, #24]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008746:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800874a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800874e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d11a      	bne.n	800878c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	691a      	ldr	r2, [r3, #16]
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	429a      	cmp	r2, r3
 8008760:	d903      	bls.n	800876a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	689a      	ldr	r2, [r3, #8]
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	4413      	add	r3, r2
 8008772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008776:	691b      	ldr	r3, [r3, #16]
 8008778:	69ba      	ldr	r2, [r7, #24]
 800877a:	0151      	lsls	r1, r2, #5
 800877c:	69fa      	ldr	r2, [r7, #28]
 800877e:	440a      	add	r2, r1
 8008780:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008784:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008788:	6113      	str	r3, [r2, #16]
 800878a:	e01b      	b.n	80087c4 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	015a      	lsls	r2, r3, #5
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	4413      	add	r3, r2
 8008794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008798:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	6919      	ldr	r1, [r3, #16]
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	440b      	add	r3, r1
 80087a4:	1e59      	subs	r1, r3, #1
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80087ae:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80087b0:	4ba2      	ldr	r3, [pc, #648]	@ (8008a3c <USB_EPStartXfer+0x3c0>)
 80087b2:	400b      	ands	r3, r1
 80087b4:	69b9      	ldr	r1, [r7, #24]
 80087b6:	0148      	lsls	r0, r1, #5
 80087b8:	69f9      	ldr	r1, [r7, #28]
 80087ba:	4401      	add	r1, r0
 80087bc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80087c0:	4313      	orrs	r3, r2
 80087c2:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	015a      	lsls	r2, r3, #5
 80087c8:	69fb      	ldr	r3, [r7, #28]
 80087ca:	4413      	add	r3, r2
 80087cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d0:	691a      	ldr	r2, [r3, #16]
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087da:	69b9      	ldr	r1, [r7, #24]
 80087dc:	0148      	lsls	r0, r1, #5
 80087de:	69f9      	ldr	r1, [r7, #28]
 80087e0:	4401      	add	r1, r0
 80087e2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80087e6:	4313      	orrs	r3, r2
 80087e8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	791b      	ldrb	r3, [r3, #4]
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d11f      	bne.n	8008832 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80087f2:	69bb      	ldr	r3, [r7, #24]
 80087f4:	015a      	lsls	r2, r3, #5
 80087f6:	69fb      	ldr	r3, [r7, #28]
 80087f8:	4413      	add	r3, r2
 80087fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	69ba      	ldr	r2, [r7, #24]
 8008802:	0151      	lsls	r1, r2, #5
 8008804:	69fa      	ldr	r2, [r7, #28]
 8008806:	440a      	add	r2, r1
 8008808:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800880c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008810:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	015a      	lsls	r2, r3, #5
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	4413      	add	r3, r2
 800881a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	69ba      	ldr	r2, [r7, #24]
 8008822:	0151      	lsls	r1, r2, #5
 8008824:	69fa      	ldr	r2, [r7, #28]
 8008826:	440a      	add	r2, r1
 8008828:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800882c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008830:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008832:	79fb      	ldrb	r3, [r7, #7]
 8008834:	2b01      	cmp	r3, #1
 8008836:	d14b      	bne.n	80088d0 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d009      	beq.n	8008854 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	015a      	lsls	r2, r3, #5
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	4413      	add	r3, r2
 8008848:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800884c:	461a      	mov	r2, r3
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	69db      	ldr	r3, [r3, #28]
 8008852:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	791b      	ldrb	r3, [r3, #4]
 8008858:	2b01      	cmp	r3, #1
 800885a:	d128      	bne.n	80088ae <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008868:	2b00      	cmp	r3, #0
 800886a:	d110      	bne.n	800888e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800886c:	69bb      	ldr	r3, [r7, #24]
 800886e:	015a      	lsls	r2, r3, #5
 8008870:	69fb      	ldr	r3, [r7, #28]
 8008872:	4413      	add	r3, r2
 8008874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	69ba      	ldr	r2, [r7, #24]
 800887c:	0151      	lsls	r1, r2, #5
 800887e:	69fa      	ldr	r2, [r7, #28]
 8008880:	440a      	add	r2, r1
 8008882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008886:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800888a:	6013      	str	r3, [r2, #0]
 800888c:	e00f      	b.n	80088ae <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	015a      	lsls	r2, r3, #5
 8008892:	69fb      	ldr	r3, [r7, #28]
 8008894:	4413      	add	r3, r2
 8008896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	69ba      	ldr	r2, [r7, #24]
 800889e:	0151      	lsls	r1, r2, #5
 80088a0:	69fa      	ldr	r2, [r7, #28]
 80088a2:	440a      	add	r2, r1
 80088a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088ac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	015a      	lsls	r2, r3, #5
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	4413      	add	r3, r2
 80088b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	69ba      	ldr	r2, [r7, #24]
 80088be:	0151      	lsls	r1, r2, #5
 80088c0:	69fa      	ldr	r2, [r7, #28]
 80088c2:	440a      	add	r2, r1
 80088c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088c8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	e165      	b.n	8008b9c <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	015a      	lsls	r2, r3, #5
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	4413      	add	r3, r2
 80088d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69ba      	ldr	r2, [r7, #24]
 80088e0:	0151      	lsls	r1, r2, #5
 80088e2:	69fa      	ldr	r2, [r7, #28]
 80088e4:	440a      	add	r2, r1
 80088e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088ea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80088ee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	791b      	ldrb	r3, [r3, #4]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d015      	beq.n	8008924 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f000 814d 	beq.w	8008b9c <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	f003 030f 	and.w	r3, r3, #15
 8008912:	2101      	movs	r1, #1
 8008914:	fa01 f303 	lsl.w	r3, r1, r3
 8008918:	69f9      	ldr	r1, [r7, #28]
 800891a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800891e:	4313      	orrs	r3, r2
 8008920:	634b      	str	r3, [r1, #52]	@ 0x34
 8008922:	e13b      	b.n	8008b9c <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008930:	2b00      	cmp	r3, #0
 8008932:	d110      	bne.n	8008956 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	4413      	add	r3, r2
 800893c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	69ba      	ldr	r2, [r7, #24]
 8008944:	0151      	lsls	r1, r2, #5
 8008946:	69fa      	ldr	r2, [r7, #28]
 8008948:	440a      	add	r2, r1
 800894a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800894e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008952:	6013      	str	r3, [r2, #0]
 8008954:	e00f      	b.n	8008976 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	015a      	lsls	r2, r3, #5
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	4413      	add	r3, r2
 800895e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	69ba      	ldr	r2, [r7, #24]
 8008966:	0151      	lsls	r1, r2, #5
 8008968:	69fa      	ldr	r2, [r7, #28]
 800896a:	440a      	add	r2, r1
 800896c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008974:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	68d9      	ldr	r1, [r3, #12]
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	781a      	ldrb	r2, [r3, #0]
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	b298      	uxth	r0, r3
 8008984:	79fb      	ldrb	r3, [r7, #7]
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	4603      	mov	r3, r0
 800898a:	68f8      	ldr	r0, [r7, #12]
 800898c:	f000 f9b7 	bl	8008cfe <USB_WritePacket>
 8008990:	e104      	b.n	8008b9c <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	015a      	lsls	r2, r3, #5
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	4413      	add	r3, r2
 800899a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	69ba      	ldr	r2, [r7, #24]
 80089a2:	0151      	lsls	r1, r2, #5
 80089a4:	69fa      	ldr	r2, [r7, #28]
 80089a6:	440a      	add	r2, r1
 80089a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089ac:	0cdb      	lsrs	r3, r3, #19
 80089ae:	04db      	lsls	r3, r3, #19
 80089b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80089b2:	69bb      	ldr	r3, [r7, #24]
 80089b4:	015a      	lsls	r2, r3, #5
 80089b6:	69fb      	ldr	r3, [r7, #28]
 80089b8:	4413      	add	r3, r2
 80089ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	69ba      	ldr	r2, [r7, #24]
 80089c2:	0151      	lsls	r1, r2, #5
 80089c4:	69fa      	ldr	r2, [r7, #28]
 80089c6:	440a      	add	r2, r1
 80089c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089cc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80089d0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80089d4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d131      	bne.n	8008a40 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	691b      	ldr	r3, [r3, #16]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d003      	beq.n	80089ec <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	689a      	ldr	r2, [r3, #8]
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	689a      	ldr	r2, [r3, #8]
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	015a      	lsls	r2, r3, #5
 80089f8:	69fb      	ldr	r3, [r7, #28]
 80089fa:	4413      	add	r3, r2
 80089fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a00:	691a      	ldr	r2, [r3, #16]
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	6a1b      	ldr	r3, [r3, #32]
 8008a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a0a:	69b9      	ldr	r1, [r7, #24]
 8008a0c:	0148      	lsls	r0, r1, #5
 8008a0e:	69f9      	ldr	r1, [r7, #28]
 8008a10:	4401      	add	r1, r0
 8008a12:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a16:	4313      	orrs	r3, r2
 8008a18:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	015a      	lsls	r2, r3, #5
 8008a1e:	69fb      	ldr	r3, [r7, #28]
 8008a20:	4413      	add	r3, r2
 8008a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a26:	691b      	ldr	r3, [r3, #16]
 8008a28:	69ba      	ldr	r2, [r7, #24]
 8008a2a:	0151      	lsls	r1, r2, #5
 8008a2c:	69fa      	ldr	r2, [r7, #28]
 8008a2e:	440a      	add	r2, r1
 8008a30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a38:	6113      	str	r3, [r2, #16]
 8008a3a:	e061      	b.n	8008b00 <USB_EPStartXfer+0x484>
 8008a3c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d123      	bne.n	8008a90 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008a48:	69bb      	ldr	r3, [r7, #24]
 8008a4a:	015a      	lsls	r2, r3, #5
 8008a4c:	69fb      	ldr	r3, [r7, #28]
 8008a4e:	4413      	add	r3, r2
 8008a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a54:	691a      	ldr	r2, [r3, #16]
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a5e:	69b9      	ldr	r1, [r7, #24]
 8008a60:	0148      	lsls	r0, r1, #5
 8008a62:	69f9      	ldr	r1, [r7, #28]
 8008a64:	4401      	add	r1, r0
 8008a66:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	015a      	lsls	r2, r3, #5
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	4413      	add	r3, r2
 8008a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	69ba      	ldr	r2, [r7, #24]
 8008a7e:	0151      	lsls	r1, r2, #5
 8008a80:	69fa      	ldr	r2, [r7, #28]
 8008a82:	440a      	add	r2, r1
 8008a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a8c:	6113      	str	r3, [r2, #16]
 8008a8e:	e037      	b.n	8008b00 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	691a      	ldr	r2, [r3, #16]
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	4413      	add	r3, r2
 8008a9a:	1e5a      	subs	r2, r3, #1
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aa4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	8afa      	ldrh	r2, [r7, #22]
 8008aac:	fb03 f202 	mul.w	r2, r3, r2
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ac0:	691a      	ldr	r2, [r3, #16]
 8008ac2:	8afb      	ldrh	r3, [r7, #22]
 8008ac4:	04d9      	lsls	r1, r3, #19
 8008ac6:	4b38      	ldr	r3, [pc, #224]	@ (8008ba8 <USB_EPStartXfer+0x52c>)
 8008ac8:	400b      	ands	r3, r1
 8008aca:	69b9      	ldr	r1, [r7, #24]
 8008acc:	0148      	lsls	r0, r1, #5
 8008ace:	69f9      	ldr	r1, [r7, #28]
 8008ad0:	4401      	add	r1, r0
 8008ad2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008ada:	69bb      	ldr	r3, [r7, #24]
 8008adc:	015a      	lsls	r2, r3, #5
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	4413      	add	r3, r2
 8008ae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae6:	691a      	ldr	r2, [r3, #16]
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008af0:	69b9      	ldr	r1, [r7, #24]
 8008af2:	0148      	lsls	r0, r1, #5
 8008af4:	69f9      	ldr	r1, [r7, #28]
 8008af6:	4401      	add	r1, r0
 8008af8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008afc:	4313      	orrs	r3, r2
 8008afe:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008b00:	79fb      	ldrb	r3, [r7, #7]
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d10d      	bne.n	8008b22 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d009      	beq.n	8008b22 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	68d9      	ldr	r1, [r3, #12]
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	015a      	lsls	r2, r3, #5
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	4413      	add	r3, r2
 8008b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b1e:	460a      	mov	r2, r1
 8008b20:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	791b      	ldrb	r3, [r3, #4]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d128      	bne.n	8008b7c <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d110      	bne.n	8008b5c <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008b3a:	69bb      	ldr	r3, [r7, #24]
 8008b3c:	015a      	lsls	r2, r3, #5
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	0151      	lsls	r1, r2, #5
 8008b4c:	69fa      	ldr	r2, [r7, #28]
 8008b4e:	440a      	add	r2, r1
 8008b50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b58:	6013      	str	r3, [r2, #0]
 8008b5a:	e00f      	b.n	8008b7c <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	015a      	lsls	r2, r3, #5
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	4413      	add	r3, r2
 8008b64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	69ba      	ldr	r2, [r7, #24]
 8008b6c:	0151      	lsls	r1, r2, #5
 8008b6e:	69fa      	ldr	r2, [r7, #28]
 8008b70:	440a      	add	r2, r1
 8008b72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b7a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	015a      	lsls	r2, r3, #5
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	4413      	add	r3, r2
 8008b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69ba      	ldr	r2, [r7, #24]
 8008b8c:	0151      	lsls	r1, r2, #5
 8008b8e:	69fa      	ldr	r2, [r7, #28]
 8008b90:	440a      	add	r2, r1
 8008b92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b96:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008b9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3720      	adds	r7, #32
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	1ff80000 	.word	0x1ff80000

08008bac <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b087      	sub	sp, #28
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	785b      	ldrb	r3, [r3, #1]
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d14a      	bne.n	8008c60 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	015a      	lsls	r2, r3, #5
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008be2:	f040 8086 	bne.w	8008cf2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	015a      	lsls	r2, r3, #5
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	4413      	add	r3, r2
 8008bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	7812      	ldrb	r2, [r2, #0]
 8008bfa:	0151      	lsls	r1, r2, #5
 8008bfc:	693a      	ldr	r2, [r7, #16]
 8008bfe:	440a      	add	r2, r1
 8008c00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008c08:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	015a      	lsls	r2, r3, #5
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	4413      	add	r3, r2
 8008c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	683a      	ldr	r2, [r7, #0]
 8008c1c:	7812      	ldrb	r2, [r2, #0]
 8008c1e:	0151      	lsls	r1, r2, #5
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	440a      	add	r2, r1
 8008c24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c2c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	3301      	adds	r3, #1
 8008c32:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d902      	bls.n	8008c44 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	75fb      	strb	r3, [r7, #23]
          break;
 8008c42:	e056      	b.n	8008cf2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	015a      	lsls	r2, r3, #5
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c5c:	d0e7      	beq.n	8008c2e <USB_EPStopXfer+0x82>
 8008c5e:	e048      	b.n	8008cf2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c78:	d13b      	bne.n	8008cf2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	015a      	lsls	r2, r3, #5
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	7812      	ldrb	r2, [r2, #0]
 8008c8e:	0151      	lsls	r1, r2, #5
 8008c90:	693a      	ldr	r2, [r7, #16]
 8008c92:	440a      	add	r2, r1
 8008c94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008c9c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	015a      	lsls	r2, r3, #5
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	4413      	add	r3, r2
 8008ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	7812      	ldrb	r2, [r2, #0]
 8008cb2:	0151      	lsls	r1, r2, #5
 8008cb4:	693a      	ldr	r2, [r7, #16]
 8008cb6:	440a      	add	r2, r1
 8008cb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008cc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d902      	bls.n	8008cd8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	75fb      	strb	r3, [r7, #23]
          break;
 8008cd6:	e00c      	b.n	8008cf2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	015a      	lsls	r2, r3, #5
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cf0:	d0e7      	beq.n	8008cc2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	371c      	adds	r7, #28
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bc80      	pop	{r7}
 8008cfc:	4770      	bx	lr

08008cfe <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b089      	sub	sp, #36	@ 0x24
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	4611      	mov	r1, r2
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	71fb      	strb	r3, [r7, #7]
 8008d10:	4613      	mov	r3, r2
 8008d12:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008d1c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d123      	bne.n	8008d6c <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008d24:	88bb      	ldrh	r3, [r7, #4]
 8008d26:	3303      	adds	r3, #3
 8008d28:	089b      	lsrs	r3, r3, #2
 8008d2a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	61bb      	str	r3, [r7, #24]
 8008d30:	e018      	b.n	8008d64 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008d32:	79fb      	ldrb	r3, [r7, #7]
 8008d34:	031a      	lsls	r2, r3, #12
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	4413      	add	r3, r2
 8008d3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d3e:	461a      	mov	r2, r3
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	3301      	adds	r3, #1
 8008d4a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	3301      	adds	r3, #1
 8008d50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	3301      	adds	r3, #1
 8008d56:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d58:	69fb      	ldr	r3, [r7, #28]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	3301      	adds	r3, #1
 8008d62:	61bb      	str	r3, [r7, #24]
 8008d64:	69ba      	ldr	r2, [r7, #24]
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d3e2      	bcc.n	8008d32 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3724      	adds	r7, #36	@ 0x24
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bc80      	pop	{r7}
 8008d76:	4770      	bx	lr

08008d78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b08b      	sub	sp, #44	@ 0x2c
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	4613      	mov	r3, r2
 8008d84:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008d8e:	88fb      	ldrh	r3, [r7, #6]
 8008d90:	089b      	lsrs	r3, r3, #2
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008d96:	88fb      	ldrh	r3, [r7, #6]
 8008d98:	f003 0303 	and.w	r3, r3, #3
 8008d9c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008d9e:	2300      	movs	r3, #0
 8008da0:	623b      	str	r3, [r7, #32]
 8008da2:	e014      	b.n	8008dce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	601a      	str	r2, [r3, #0]
    pDest++;
 8008db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db2:	3301      	adds	r3, #1
 8008db4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db8:	3301      	adds	r3, #1
 8008dba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008dc8:	6a3b      	ldr	r3, [r7, #32]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	623b      	str	r3, [r7, #32]
 8008dce:	6a3a      	ldr	r2, [r7, #32]
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d3e6      	bcc.n	8008da4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008dd6:	8bfb      	ldrh	r3, [r7, #30]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d01e      	beq.n	8008e1a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008de0:	69bb      	ldr	r3, [r7, #24]
 8008de2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008de6:	461a      	mov	r2, r3
 8008de8:	f107 0310 	add.w	r3, r7, #16
 8008dec:	6812      	ldr	r2, [r2, #0]
 8008dee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	6a3b      	ldr	r3, [r7, #32]
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	00db      	lsls	r3, r3, #3
 8008df8:	fa22 f303 	lsr.w	r3, r2, r3
 8008dfc:	b2da      	uxtb	r2, r3
 8008dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e00:	701a      	strb	r2, [r3, #0]
      i++;
 8008e02:	6a3b      	ldr	r3, [r7, #32]
 8008e04:	3301      	adds	r3, #1
 8008e06:	623b      	str	r3, [r7, #32]
      pDest++;
 8008e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008e0e:	8bfb      	ldrh	r3, [r7, #30]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008e14:	8bfb      	ldrh	r3, [r7, #30]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1ea      	bne.n	8008df0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	372c      	adds	r7, #44	@ 0x2c
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bc80      	pop	{r7}
 8008e24:	4770      	bx	lr

08008e26 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008e26:	b480      	push	{r7}
 8008e28:	b085      	sub	sp, #20
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
 8008e2e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	785b      	ldrb	r3, [r3, #1]
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d12c      	bne.n	8008e9c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	015a      	lsls	r2, r3, #5
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	4413      	add	r3, r2
 8008e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	db12      	blt.n	8008e7a <USB_EPSetStall+0x54>
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d00f      	beq.n	8008e7a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	015a      	lsls	r2, r3, #5
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	4413      	add	r3, r2
 8008e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68ba      	ldr	r2, [r7, #8]
 8008e6a:	0151      	lsls	r1, r2, #5
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	440a      	add	r2, r1
 8008e70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e74:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e78:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	015a      	lsls	r2, r3, #5
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	4413      	add	r3, r2
 8008e82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	68ba      	ldr	r2, [r7, #8]
 8008e8a:	0151      	lsls	r1, r2, #5
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	440a      	add	r2, r1
 8008e90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008e98:	6013      	str	r3, [r2, #0]
 8008e9a:	e02b      	b.n	8008ef4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	015a      	lsls	r2, r3, #5
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	db12      	blt.n	8008ed4 <USB_EPSetStall+0xae>
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d00f      	beq.n	8008ed4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	015a      	lsls	r2, r3, #5
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	4413      	add	r3, r2
 8008ebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68ba      	ldr	r2, [r7, #8]
 8008ec4:	0151      	lsls	r1, r2, #5
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	440a      	add	r2, r1
 8008eca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ece:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008ed2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	015a      	lsls	r2, r3, #5
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	4413      	add	r3, r2
 8008edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	0151      	lsls	r1, r2, #5
 8008ee6:	68fa      	ldr	r2, [r7, #12]
 8008ee8:	440a      	add	r2, r1
 8008eea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008eee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ef2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ef4:	2300      	movs	r3, #0
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3714      	adds	r7, #20
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bc80      	pop	{r7}
 8008efe:	4770      	bx	lr

08008f00 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b085      	sub	sp, #20
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	785b      	ldrb	r3, [r3, #1]
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d128      	bne.n	8008f6e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	015a      	lsls	r2, r3, #5
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	4413      	add	r3, r2
 8008f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	0151      	lsls	r1, r2, #5
 8008f2e:	68fa      	ldr	r2, [r7, #12]
 8008f30:	440a      	add	r2, r1
 8008f32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f3a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	791b      	ldrb	r3, [r3, #4]
 8008f40:	2b03      	cmp	r3, #3
 8008f42:	d003      	beq.n	8008f4c <USB_EPClearStall+0x4c>
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	791b      	ldrb	r3, [r3, #4]
 8008f48:	2b02      	cmp	r3, #2
 8008f4a:	d138      	bne.n	8008fbe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	68ba      	ldr	r2, [r7, #8]
 8008f5c:	0151      	lsls	r1, r2, #5
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	440a      	add	r2, r1
 8008f62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f6a:	6013      	str	r3, [r2, #0]
 8008f6c:	e027      	b.n	8008fbe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	015a      	lsls	r2, r3, #5
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	4413      	add	r3, r2
 8008f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	0151      	lsls	r1, r2, #5
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	440a      	add	r2, r1
 8008f84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	791b      	ldrb	r3, [r3, #4]
 8008f92:	2b03      	cmp	r3, #3
 8008f94:	d003      	beq.n	8008f9e <USB_EPClearStall+0x9e>
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	791b      	ldrb	r3, [r3, #4]
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d10f      	bne.n	8008fbe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	015a      	lsls	r2, r3, #5
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	4413      	add	r3, r2
 8008fa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	0151      	lsls	r1, r2, #5
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	440a      	add	r2, r1
 8008fb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fbc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008fbe:	2300      	movs	r3, #0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3714      	adds	r7, #20
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bc80      	pop	{r7}
 8008fc8:	4770      	bx	lr

08008fca <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008fca:	b480      	push	{r7}
 8008fcc:	b085      	sub	sp, #20
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fe8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008fec:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	78fb      	ldrb	r3, [r7, #3]
 8008ff8:	011b      	lsls	r3, r3, #4
 8008ffa:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008ffe:	68f9      	ldr	r1, [r7, #12]
 8009000:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009004:	4313      	orrs	r3, r2
 8009006:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009008:	2300      	movs	r3, #0
}
 800900a:	4618      	mov	r0, r3
 800900c:	3714      	adds	r7, #20
 800900e:	46bd      	mov	sp, r7
 8009010:	bc80      	pop	{r7}
 8009012:	4770      	bx	lr

08009014 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800902e:	f023 0303 	bic.w	r3, r3, #3
 8009032:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009042:	f023 0302 	bic.w	r3, r3, #2
 8009046:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3714      	adds	r7, #20
 800904e:	46bd      	mov	sp, r7
 8009050:	bc80      	pop	{r7}
 8009052:	4770      	bx	lr

08009054 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800906e:	f023 0303 	bic.w	r3, r3, #3
 8009072:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009082:	f043 0302 	orr.w	r3, r3, #2
 8009086:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009088:	2300      	movs	r3, #0
}
 800908a:	4618      	mov	r0, r3
 800908c:	3714      	adds	r7, #20
 800908e:	46bd      	mov	sp, r7
 8009090:	bc80      	pop	{r7}
 8009092:	4770      	bx	lr

08009094 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	695b      	ldr	r3, [r3, #20]
 80090a0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	699b      	ldr	r3, [r3, #24]
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	4013      	ands	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80090ac:	68fb      	ldr	r3, [r7, #12]
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3714      	adds	r7, #20
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bc80      	pop	{r7}
 80090b6:	4770      	bx	lr

080090b8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b085      	sub	sp, #20
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090ca:	699b      	ldr	r3, [r3, #24]
 80090cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090d4:	69db      	ldr	r3, [r3, #28]
 80090d6:	68ba      	ldr	r2, [r7, #8]
 80090d8:	4013      	ands	r3, r2
 80090da:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	0c1b      	lsrs	r3, r3, #16
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3714      	adds	r7, #20
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bc80      	pop	{r7}
 80090e8:	4770      	bx	lr

080090ea <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80090ea:	b480      	push	{r7}
 80090ec:	b085      	sub	sp, #20
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090fc:	699b      	ldr	r3, [r3, #24]
 80090fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009106:	69db      	ldr	r3, [r3, #28]
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	4013      	ands	r3, r2
 800910c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	b29b      	uxth	r3, r3
}
 8009112:	4618      	mov	r0, r3
 8009114:	3714      	adds	r7, #20
 8009116:	46bd      	mov	sp, r7
 8009118:	bc80      	pop	{r7}
 800911a:	4770      	bx	lr

0800911c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800911c:	b480      	push	{r7}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800912c:	78fb      	ldrb	r3, [r7, #3]
 800912e:	015a      	lsls	r2, r3, #5
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	4413      	add	r3, r2
 8009134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	4013      	ands	r3, r2
 8009148:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800914a:	68bb      	ldr	r3, [r7, #8]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	bc80      	pop	{r7}
 8009154:	4770      	bx	lr

08009156 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009156:	b480      	push	{r7}
 8009158:	b087      	sub	sp, #28
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
 800915e:	460b      	mov	r3, r1
 8009160:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009178:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800917a:	78fb      	ldrb	r3, [r7, #3]
 800917c:	f003 030f 	and.w	r3, r3, #15
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	fa22 f303 	lsr.w	r3, r2, r3
 8009186:	01db      	lsls	r3, r3, #7
 8009188:	b2db      	uxtb	r3, r3
 800918a:	693a      	ldr	r2, [r7, #16]
 800918c:	4313      	orrs	r3, r2
 800918e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009190:	78fb      	ldrb	r3, [r7, #3]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	693a      	ldr	r2, [r7, #16]
 80091a0:	4013      	ands	r3, r2
 80091a2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80091a4:	68bb      	ldr	r3, [r7, #8]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	371c      	adds	r7, #28
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bc80      	pop	{r7}
 80091ae:	4770      	bx	lr

080091b0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	695b      	ldr	r3, [r3, #20]
 80091bc:	f003 0301 	and.w	r3, r3, #1
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	370c      	adds	r7, #12
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bc80      	pop	{r7}
 80091c8:	4770      	bx	lr

080091ca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80091ca:	b480      	push	{r7}
 80091cc:	b085      	sub	sp, #20
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091e4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80091e8:	f023 0307 	bic.w	r3, r3, #7
 80091ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009200:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009202:	2300      	movs	r3, #0
}
 8009204:	4618      	mov	r0, r3
 8009206:	3714      	adds	r7, #20
 8009208:	46bd      	mov	sp, r7
 800920a:	bc80      	pop	{r7}
 800920c:	4770      	bx	lr
	...

08009210 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009210:	b480      	push	{r7}
 8009212:	b087      	sub	sp, #28
 8009214:	af00      	add	r7, sp, #0
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	460b      	mov	r3, r1
 800921a:	607a      	str	r2, [r7, #4]
 800921c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	333c      	adds	r3, #60	@ 0x3c
 8009226:	3304      	adds	r3, #4
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	4a25      	ldr	r2, [pc, #148]	@ (80092c4 <USB_EP0_OutStart+0xb4>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d90a      	bls.n	800924a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009240:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009244:	d101      	bne.n	800924a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009246:	2300      	movs	r3, #0
 8009248:	e037      	b.n	80092ba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009250:	461a      	mov	r2, r3
 8009252:	2300      	movs	r3, #0
 8009254:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009264:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009268:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	697a      	ldr	r2, [r7, #20]
 8009274:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009278:	f043 0318 	orr.w	r3, r3, #24
 800927c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800928c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009290:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009292:	7afb      	ldrb	r3, [r7, #11]
 8009294:	2b01      	cmp	r3, #1
 8009296:	d10f      	bne.n	80092b8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800929e:	461a      	mov	r2, r3
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	697a      	ldr	r2, [r7, #20]
 80092ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092b2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80092b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80092b8:	2300      	movs	r3, #0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	371c      	adds	r7, #28
 80092be:	46bd      	mov	sp, r7
 80092c0:	bc80      	pop	{r7}
 80092c2:	4770      	bx	lr
 80092c4:	4f54300a 	.word	0x4f54300a

080092c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b085      	sub	sp, #20
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80092d0:	2300      	movs	r3, #0
 80092d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	3301      	adds	r3, #1
 80092d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80092e0:	d901      	bls.n	80092e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80092e2:	2303      	movs	r3, #3
 80092e4:	e01b      	b.n	800931e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	691b      	ldr	r3, [r3, #16]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	daf2      	bge.n	80092d4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	691b      	ldr	r3, [r3, #16]
 80092f6:	f043 0201 	orr.w	r2, r3, #1
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	3301      	adds	r3, #1
 8009302:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800930a:	d901      	bls.n	8009310 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800930c:	2303      	movs	r3, #3
 800930e:	e006      	b.n	800931e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	f003 0301 	and.w	r3, r3, #1
 8009318:	2b01      	cmp	r3, #1
 800931a:	d0f0      	beq.n	80092fe <USB_CoreReset+0x36>

  return HAL_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3714      	adds	r7, #20
 8009322:	46bd      	mov	sp, r7
 8009324:	bc80      	pop	{r7}
 8009326:	4770      	bx	lr

08009328 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	460b      	mov	r3, r1
 8009332:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009334:	2300      	movs	r3, #0
 8009336:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	7c1b      	ldrb	r3, [r3, #16]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d115      	bne.n	800936c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009340:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009344:	2202      	movs	r2, #2
 8009346:	2181      	movs	r1, #129	@ 0x81
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 ff2c 	bl	800b1a6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2201      	movs	r2, #1
 8009352:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009354:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009358:	2202      	movs	r2, #2
 800935a:	2101      	movs	r1, #1
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f001 ff22 	bl	800b1a6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800936a:	e012      	b.n	8009392 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800936c:	2340      	movs	r3, #64	@ 0x40
 800936e:	2202      	movs	r2, #2
 8009370:	2181      	movs	r1, #129	@ 0x81
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f001 ff17 	bl	800b1a6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2201      	movs	r2, #1
 800937c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800937e:	2340      	movs	r3, #64	@ 0x40
 8009380:	2202      	movs	r2, #2
 8009382:	2101      	movs	r1, #1
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f001 ff0e 	bl	800b1a6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2201      	movs	r2, #1
 800938e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009392:	2308      	movs	r3, #8
 8009394:	2203      	movs	r2, #3
 8009396:	2182      	movs	r1, #130	@ 0x82
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f001 ff04 	bl	800b1a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2201      	movs	r2, #1
 80093a2:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80093a4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80093a8:	f002 f850 	bl	800b44c <malloc>
 80093ac:	4603      	mov	r3, r0
 80093ae:	461a      	mov	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d102      	bne.n	80093c6 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80093c0:	2301      	movs	r3, #1
 80093c2:	73fb      	strb	r3, [r7, #15]
 80093c4:	e026      	b.n	8009414 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093cc:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2200      	movs	r2, #0
 80093dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	7c1b      	ldrb	r3, [r3, #16]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d109      	bne.n	8009404 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80093f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093fa:	2101      	movs	r1, #1
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f001 ffc2 	bl	800b386 <USBD_LL_PrepareReceive>
 8009402:	e007      	b.n	8009414 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800940a:	2340      	movs	r3, #64	@ 0x40
 800940c:	2101      	movs	r1, #1
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f001 ffb9 	bl	800b386 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009414:	7bfb      	ldrb	r3, [r7, #15]
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800941e:	b580      	push	{r7, lr}
 8009420:	b084      	sub	sp, #16
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
 8009426:	460b      	mov	r3, r1
 8009428:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800942a:	2300      	movs	r3, #0
 800942c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800942e:	2181      	movs	r1, #129	@ 0x81
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f001 fede 	bl	800b1f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800943c:	2101      	movs	r1, #1
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f001 fed7 	bl	800b1f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800944c:	2182      	movs	r1, #130	@ 0x82
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f001 fecf 	bl	800b1f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2200      	movs	r2, #0
 8009458:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009460:	2b00      	cmp	r3, #0
 8009462:	d00e      	beq.n	8009482 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009474:	4618      	mov	r0, r3
 8009476:	f001 fff1 	bl	800b45c <free>
    pdev->pClassData = NULL;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8009482:	7bfb      	ldrb	r3, [r7, #15]
}
 8009484:	4618      	mov	r0, r3
 8009486:	3710      	adds	r7, #16
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b086      	sub	sp, #24
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800949c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800949e:	2300      	movs	r3, #0
 80094a0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80094a2:	2300      	movs	r3, #0
 80094a4:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80094a6:	2300      	movs	r3, #0
 80094a8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d039      	beq.n	800952a <USBD_CDC_Setup+0x9e>
 80094b6:	2b20      	cmp	r3, #32
 80094b8:	d17f      	bne.n	80095ba <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	88db      	ldrh	r3, [r3, #6]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d029      	beq.n	8009516 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	b25b      	sxtb	r3, r3
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	da11      	bge.n	80094f0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	683a      	ldr	r2, [r7, #0]
 80094d6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80094d8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80094da:	683a      	ldr	r2, [r7, #0]
 80094dc:	88d2      	ldrh	r2, [r2, #6]
 80094de:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80094e0:	6939      	ldr	r1, [r7, #16]
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	88db      	ldrh	r3, [r3, #6]
 80094e6:	461a      	mov	r2, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f001 fa3d 	bl	800a968 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80094ee:	e06b      	b.n	80095c8 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	785a      	ldrb	r2, [r3, #1]
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	88db      	ldrh	r3, [r3, #6]
 80094fe:	b2da      	uxtb	r2, r3
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009506:	6939      	ldr	r1, [r7, #16]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	88db      	ldrh	r3, [r3, #6]
 800950c:	461a      	mov	r2, r3
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f001 fa58 	bl	800a9c4 <USBD_CtlPrepareRx>
      break;
 8009514:	e058      	b.n	80095c8 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	7850      	ldrb	r0, [r2, #1]
 8009522:	2200      	movs	r2, #0
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	4798      	blx	r3
      break;
 8009528:	e04e      	b.n	80095c8 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	785b      	ldrb	r3, [r3, #1]
 800952e:	2b0b      	cmp	r3, #11
 8009530:	d02e      	beq.n	8009590 <USBD_CDC_Setup+0x104>
 8009532:	2b0b      	cmp	r3, #11
 8009534:	dc38      	bgt.n	80095a8 <USBD_CDC_Setup+0x11c>
 8009536:	2b00      	cmp	r3, #0
 8009538:	d002      	beq.n	8009540 <USBD_CDC_Setup+0xb4>
 800953a:	2b0a      	cmp	r3, #10
 800953c:	d014      	beq.n	8009568 <USBD_CDC_Setup+0xdc>
 800953e:	e033      	b.n	80095a8 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009546:	2b03      	cmp	r3, #3
 8009548:	d107      	bne.n	800955a <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800954a:	f107 030c 	add.w	r3, r7, #12
 800954e:	2202      	movs	r2, #2
 8009550:	4619      	mov	r1, r3
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f001 fa08 	bl	800a968 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009558:	e02e      	b.n	80095b8 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800955a:	6839      	ldr	r1, [r7, #0]
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f001 f999 	bl	800a894 <USBD_CtlError>
            ret = USBD_FAIL;
 8009562:	2302      	movs	r3, #2
 8009564:	75fb      	strb	r3, [r7, #23]
          break;
 8009566:	e027      	b.n	80095b8 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800956e:	2b03      	cmp	r3, #3
 8009570:	d107      	bne.n	8009582 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009572:	f107 030f 	add.w	r3, r7, #15
 8009576:	2201      	movs	r2, #1
 8009578:	4619      	mov	r1, r3
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f001 f9f4 	bl	800a968 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009580:	e01a      	b.n	80095b8 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f001 f985 	bl	800a894 <USBD_CtlError>
            ret = USBD_FAIL;
 800958a:	2302      	movs	r3, #2
 800958c:	75fb      	strb	r3, [r7, #23]
          break;
 800958e:	e013      	b.n	80095b8 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009596:	2b03      	cmp	r3, #3
 8009598:	d00d      	beq.n	80095b6 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800959a:	6839      	ldr	r1, [r7, #0]
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f001 f979 	bl	800a894 <USBD_CtlError>
            ret = USBD_FAIL;
 80095a2:	2302      	movs	r3, #2
 80095a4:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80095a6:	e006      	b.n	80095b6 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f001 f972 	bl	800a894 <USBD_CtlError>
          ret = USBD_FAIL;
 80095b0:	2302      	movs	r3, #2
 80095b2:	75fb      	strb	r3, [r7, #23]
          break;
 80095b4:	e000      	b.n	80095b8 <USBD_CDC_Setup+0x12c>
          break;
 80095b6:	bf00      	nop
      }
      break;
 80095b8:	e006      	b.n	80095c8 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f001 f969 	bl	800a894 <USBD_CtlError>
      ret = USBD_FAIL;
 80095c2:	2302      	movs	r3, #2
 80095c4:	75fb      	strb	r3, [r7, #23]
      break;
 80095c6:	bf00      	nop
  }

  return ret;
 80095c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3718      	adds	r7, #24
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b084      	sub	sp, #16
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]
 80095da:	460b      	mov	r3, r1
 80095dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095e4:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80095ec:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d03a      	beq.n	800966e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80095f8:	78fa      	ldrb	r2, [r7, #3]
 80095fa:	6879      	ldr	r1, [r7, #4]
 80095fc:	4613      	mov	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	4413      	add	r3, r2
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	440b      	add	r3, r1
 8009606:	331c      	adds	r3, #28
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d029      	beq.n	8009662 <USBD_CDC_DataIn+0x90>
 800960e:	78fa      	ldrb	r2, [r7, #3]
 8009610:	6879      	ldr	r1, [r7, #4]
 8009612:	4613      	mov	r3, r2
 8009614:	009b      	lsls	r3, r3, #2
 8009616:	4413      	add	r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	440b      	add	r3, r1
 800961c:	331c      	adds	r3, #28
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	78f9      	ldrb	r1, [r7, #3]
 8009622:	68b8      	ldr	r0, [r7, #8]
 8009624:	460b      	mov	r3, r1
 8009626:	00db      	lsls	r3, r3, #3
 8009628:	440b      	add	r3, r1
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4403      	add	r3, r0
 800962e:	331c      	adds	r3, #28
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	fbb2 f1f3 	udiv	r1, r2, r3
 8009636:	fb01 f303 	mul.w	r3, r1, r3
 800963a:	1ad3      	subs	r3, r2, r3
 800963c:	2b00      	cmp	r3, #0
 800963e:	d110      	bne.n	8009662 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009640:	78fa      	ldrb	r2, [r7, #3]
 8009642:	6879      	ldr	r1, [r7, #4]
 8009644:	4613      	mov	r3, r2
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	4413      	add	r3, r2
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	440b      	add	r3, r1
 800964e:	331c      	adds	r3, #28
 8009650:	2200      	movs	r2, #0
 8009652:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009654:	78f9      	ldrb	r1, [r7, #3]
 8009656:	2300      	movs	r3, #0
 8009658:	2200      	movs	r2, #0
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f001 fe70 	bl	800b340 <USBD_LL_Transmit>
 8009660:	e003      	b.n	800966a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2200      	movs	r2, #0
 8009666:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800966a:	2300      	movs	r3, #0
 800966c:	e000      	b.n	8009670 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800966e:	2302      	movs	r3, #2
  }
}
 8009670:	4618      	mov	r0, r3
 8009672:	3710      	adds	r7, #16
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	460b      	mov	r3, r1
 8009682:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800968a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800968c:	78fb      	ldrb	r3, [r7, #3]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f001 fe9b 	bl	800b3cc <USBD_LL_GetRxDataSize>
 8009696:	4602      	mov	r2, r0
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00d      	beq.n	80096c4 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096ae:	68db      	ldr	r3, [r3, #12]
 80096b0:	68fa      	ldr	r2, [r7, #12]
 80096b2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80096b6:	68fa      	ldr	r2, [r7, #12]
 80096b8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80096bc:	4611      	mov	r1, r2
 80096be:	4798      	blx	r3

    return USBD_OK;
 80096c0:	2300      	movs	r3, #0
 80096c2:	e000      	b.n	80096c6 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80096c4:	2302      	movs	r3, #2
  }
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b084      	sub	sp, #16
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096dc:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d014      	beq.n	8009712 <USBD_CDC_EP0_RxReady+0x44>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80096ee:	2bff      	cmp	r3, #255	@ 0xff
 80096f0:	d00f      	beq.n	8009712 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	68fa      	ldr	r2, [r7, #12]
 80096fc:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009700:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009708:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	22ff      	movs	r2, #255	@ 0xff
 800970e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8009712:	2300      	movs	r3, #0
}
 8009714:	4618      	mov	r0, r3
 8009716:	3710      	adds	r7, #16
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2243      	movs	r2, #67	@ 0x43
 8009728:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800972a:	4b03      	ldr	r3, [pc, #12]	@ (8009738 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800972c:	4618      	mov	r0, r3
 800972e:	370c      	adds	r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	bc80      	pop	{r7}
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	200000f4 	.word	0x200000f4

0800973c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2243      	movs	r2, #67	@ 0x43
 8009748:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800974a:	4b03      	ldr	r3, [pc, #12]	@ (8009758 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800974c:	4618      	mov	r0, r3
 800974e:	370c      	adds	r7, #12
 8009750:	46bd      	mov	sp, r7
 8009752:	bc80      	pop	{r7}
 8009754:	4770      	bx	lr
 8009756:	bf00      	nop
 8009758:	200000b0 	.word	0x200000b0

0800975c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2243      	movs	r2, #67	@ 0x43
 8009768:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800976a:	4b03      	ldr	r3, [pc, #12]	@ (8009778 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800976c:	4618      	mov	r0, r3
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	20000138 	.word	0x20000138

0800977c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	220a      	movs	r2, #10
 8009788:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800978a:	4b03      	ldr	r3, [pc, #12]	@ (8009798 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	bc80      	pop	{r7}
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	2000006c 	.word	0x2000006c

0800979c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800979c:	b480      	push	{r7}
 800979e:	b085      	sub	sp, #20
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80097a6:	2302      	movs	r3, #2
 80097a8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d005      	beq.n	80097bc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	683a      	ldr	r2, [r7, #0]
 80097b4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80097b8:	2300      	movs	r3, #0
 80097ba:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3714      	adds	r7, #20
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bc80      	pop	{r7}
 80097c6:	4770      	bx	lr

080097c8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b087      	sub	sp, #28
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	4613      	mov	r3, r2
 80097d4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097dc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	68ba      	ldr	r2, [r7, #8]
 80097e2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80097e6:	88fa      	ldrh	r2, [r7, #6]
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80097ee:	2300      	movs	r3, #0
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	371c      	adds	r7, #28
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bc80      	pop	{r7}
 80097f8:	4770      	bx	lr

080097fa <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b085      	sub	sp, #20
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800980a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	683a      	ldr	r2, [r7, #0]
 8009810:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8009814:	2300      	movs	r3, #0
}
 8009816:	4618      	mov	r0, r3
 8009818:	3714      	adds	r7, #20
 800981a:	46bd      	mov	sp, r7
 800981c:	bc80      	pop	{r7}
 800981e:	4770      	bx	lr

08009820 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800982e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009836:	2b00      	cmp	r3, #0
 8009838:	d01c      	beq.n	8009874 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009840:	2b00      	cmp	r3, #0
 8009842:	d115      	bne.n	8009870 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	2201      	movs	r2, #1
 8009848:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009862:	b29b      	uxth	r3, r3
 8009864:	2181      	movs	r1, #129	@ 0x81
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f001 fd6a 	bl	800b340 <USBD_LL_Transmit>

      return USBD_OK;
 800986c:	2300      	movs	r3, #0
 800986e:	e002      	b.n	8009876 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009870:	2301      	movs	r3, #1
 8009872:	e000      	b.n	8009876 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009874:	2302      	movs	r3, #2
  }
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800987e:	b580      	push	{r7, lr}
 8009880:	b084      	sub	sp, #16
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800988c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009894:	2b00      	cmp	r3, #0
 8009896:	d017      	beq.n	80098c8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	7c1b      	ldrb	r3, [r3, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d109      	bne.n	80098b4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80098a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098aa:	2101      	movs	r1, #1
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f001 fd6a 	bl	800b386 <USBD_LL_PrepareReceive>
 80098b2:	e007      	b.n	80098c4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80098ba:	2340      	movs	r3, #64	@ 0x40
 80098bc:	2101      	movs	r1, #1
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f001 fd61 	bl	800b386 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80098c4:	2300      	movs	r3, #0
 80098c6:	e000      	b.n	80098ca <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80098c8:	2302      	movs	r3, #2
  }
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b084      	sub	sp, #16
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	60f8      	str	r0, [r7, #12]
 80098da:	60b9      	str	r1, [r7, #8]
 80098dc:	4613      	mov	r3, r2
 80098de:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d101      	bne.n	80098ea <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80098e6:	2302      	movs	r3, #2
 80098e8:	e01a      	b.n	8009920 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d003      	beq.n	80098fc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2200      	movs	r2, #0
 80098f8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d003      	beq.n	800990a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	68ba      	ldr	r2, [r7, #8]
 8009906:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2201      	movs	r2, #1
 800990e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	79fa      	ldrb	r2, [r7, #7]
 8009916:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f001 fbdf 	bl	800b0dc <USBD_LL_Init>

  return USBD_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3710      	adds	r7, #16
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009932:	2300      	movs	r3, #0
 8009934:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d006      	beq.n	800994a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	73fb      	strb	r3, [r7, #15]
 8009948:	e001      	b.n	800994e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800994a:	2302      	movs	r3, #2
 800994c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800994e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3714      	adds	r7, #20
 8009954:	46bd      	mov	sp, r7
 8009956:	bc80      	pop	{r7}
 8009958:	4770      	bx	lr

0800995a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b082      	sub	sp, #8
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f001 fc04 	bl	800b170 <USBD_LL_Start>

  return USBD_OK;
 8009968:	2300      	movs	r3, #0
}
 800996a:	4618      	mov	r0, r3
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009972:	b480      	push	{r7}
 8009974:	b083      	sub	sp, #12
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800997a:	2300      	movs	r3, #0
}
 800997c:	4618      	mov	r0, r3
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	bc80      	pop	{r7}
 8009984:	4770      	bx	lr

08009986 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009986:	b580      	push	{r7, lr}
 8009988:	b084      	sub	sp, #16
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
 800998e:	460b      	mov	r3, r1
 8009990:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009992:	2302      	movs	r3, #2
 8009994:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800999c:	2b00      	cmp	r3, #0
 800999e:	d00c      	beq.n	80099ba <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	78fa      	ldrb	r2, [r7, #3]
 80099aa:	4611      	mov	r1, r2
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	4798      	blx	r3
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80099b6:	2300      	movs	r3, #0
 80099b8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80099ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3710      	adds	r7, #16
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	460b      	mov	r3, r1
 80099ce:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	78fa      	ldrb	r2, [r7, #3]
 80099da:	4611      	mov	r1, r2
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	4798      	blx	r3

  return USBD_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3708      	adds	r7, #8
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}

080099ea <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80099ea:	b580      	push	{r7, lr}
 80099ec:	b082      	sub	sp, #8
 80099ee:	af00      	add	r7, sp, #0
 80099f0:	6078      	str	r0, [r7, #4]
 80099f2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80099fa:	6839      	ldr	r1, [r7, #0]
 80099fc:	4618      	mov	r0, r3
 80099fe:	f000 ff10 	bl	800a822 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2201      	movs	r2, #1
 8009a06:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009a10:	461a      	mov	r2, r3
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009a1e:	f003 031f 	and.w	r3, r3, #31
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d016      	beq.n	8009a54 <USBD_LL_SetupStage+0x6a>
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d81c      	bhi.n	8009a64 <USBD_LL_SetupStage+0x7a>
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d002      	beq.n	8009a34 <USBD_LL_SetupStage+0x4a>
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d008      	beq.n	8009a44 <USBD_LL_SetupStage+0x5a>
 8009a32:	e017      	b.n	8009a64 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fa03 	bl	8009e48 <USBD_StdDevReq>
      break;
 8009a42:	e01a      	b.n	8009a7a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f000 fa65 	bl	8009f1c <USBD_StdItfReq>
      break;
 8009a52:	e012      	b.n	8009a7a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 faa5 	bl	8009fac <USBD_StdEPReq>
      break;
 8009a62:	e00a      	b.n	8009a7a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009a6a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	4619      	mov	r1, r3
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f001 fbdc 	bl	800b230 <USBD_LL_StallEP>
      break;
 8009a78:	bf00      	nop
  }

  return USBD_OK;
 8009a7a:	2300      	movs	r3, #0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	607a      	str	r2, [r7, #4]
 8009a90:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009a92:	7afb      	ldrb	r3, [r7, #11]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d14b      	bne.n	8009b30 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009a9e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009aa6:	2b03      	cmp	r3, #3
 8009aa8:	d134      	bne.n	8009b14 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	68da      	ldr	r2, [r3, #12]
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	691b      	ldr	r3, [r3, #16]
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d919      	bls.n	8009aea <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	68da      	ldr	r2, [r3, #12]
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	1ad2      	subs	r2, r2, r3
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	68da      	ldr	r2, [r3, #12]
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009acc:	429a      	cmp	r2, r3
 8009ace:	d203      	bcs.n	8009ad8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	e002      	b.n	8009ade <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	461a      	mov	r2, r3
 8009ae0:	6879      	ldr	r1, [r7, #4]
 8009ae2:	68f8      	ldr	r0, [r7, #12]
 8009ae4:	f000 ff8c 	bl	800aa00 <USBD_CtlContinueRx>
 8009ae8:	e038      	b.n	8009b5c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009af0:	691b      	ldr	r3, [r3, #16]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00a      	beq.n	8009b0c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009afc:	2b03      	cmp	r3, #3
 8009afe:	d105      	bne.n	8009b0c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b06:	691b      	ldr	r3, [r3, #16]
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009b0c:	68f8      	ldr	r0, [r7, #12]
 8009b0e:	f000 ff89 	bl	800aa24 <USBD_CtlSendStatus>
 8009b12:	e023      	b.n	8009b5c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009b1a:	2b05      	cmp	r3, #5
 8009b1c:	d11e      	bne.n	8009b5c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2200      	movs	r2, #0
 8009b22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009b26:	2100      	movs	r1, #0
 8009b28:	68f8      	ldr	r0, [r7, #12]
 8009b2a:	f001 fb81 	bl	800b230 <USBD_LL_StallEP>
 8009b2e:	e015      	b.n	8009b5c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b36:	699b      	ldr	r3, [r3, #24]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00d      	beq.n	8009b58 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009b42:	2b03      	cmp	r3, #3
 8009b44:	d108      	bne.n	8009b58 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	7afa      	ldrb	r2, [r7, #11]
 8009b50:	4611      	mov	r1, r2
 8009b52:	68f8      	ldr	r0, [r7, #12]
 8009b54:	4798      	blx	r3
 8009b56:	e001      	b.n	8009b5c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009b58:	2302      	movs	r3, #2
 8009b5a:	e000      	b.n	8009b5e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009b5c:	2300      	movs	r3, #0
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3718      	adds	r7, #24
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b086      	sub	sp, #24
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	60f8      	str	r0, [r7, #12]
 8009b6e:	460b      	mov	r3, r1
 8009b70:	607a      	str	r2, [r7, #4]
 8009b72:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009b74:	7afb      	ldrb	r3, [r7, #11]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d17f      	bne.n	8009c7a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	3314      	adds	r3, #20
 8009b7e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d15c      	bne.n	8009c44 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	68da      	ldr	r2, [r3, #12]
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	691b      	ldr	r3, [r3, #16]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d915      	bls.n	8009bc2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	68da      	ldr	r2, [r3, #12]
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	691b      	ldr	r3, [r3, #16]
 8009b9e:	1ad2      	subs	r2, r2, r3
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	68db      	ldr	r3, [r3, #12]
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	461a      	mov	r2, r3
 8009bac:	6879      	ldr	r1, [r7, #4]
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f000 fef6 	bl	800a9a0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	2100      	movs	r1, #0
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f001 fbe3 	bl	800b386 <USBD_LL_PrepareReceive>
 8009bc0:	e04e      	b.n	8009c60 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	697a      	ldr	r2, [r7, #20]
 8009bc8:	6912      	ldr	r2, [r2, #16]
 8009bca:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bce:	fb01 f202 	mul.w	r2, r1, r2
 8009bd2:	1a9b      	subs	r3, r3, r2
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d11c      	bne.n	8009c12 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	689a      	ldr	r2, [r3, #8]
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d316      	bcc.n	8009c12 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	689a      	ldr	r2, [r3, #8]
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d20f      	bcs.n	8009c12 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	2100      	movs	r1, #0
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f000 fed2 	bl	800a9a0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c04:	2300      	movs	r3, #0
 8009c06:	2200      	movs	r2, #0
 8009c08:	2100      	movs	r1, #0
 8009c0a:	68f8      	ldr	r0, [r7, #12]
 8009c0c:	f001 fbbb 	bl	800b386 <USBD_LL_PrepareReceive>
 8009c10:	e026      	b.n	8009c60 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d00a      	beq.n	8009c34 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009c24:	2b03      	cmp	r3, #3
 8009c26:	d105      	bne.n	8009c34 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	68f8      	ldr	r0, [r7, #12]
 8009c32:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009c34:	2180      	movs	r1, #128	@ 0x80
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	f001 fafa 	bl	800b230 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f000 ff04 	bl	800aa4a <USBD_CtlReceiveStatus>
 8009c42:	e00d      	b.n	8009c60 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009c4a:	2b04      	cmp	r3, #4
 8009c4c:	d004      	beq.n	8009c58 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d103      	bne.n	8009c60 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009c58:	2180      	movs	r1, #128	@ 0x80
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f001 fae8 	bl	800b230 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d11d      	bne.n	8009ca6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	f7ff fe81 	bl	8009972 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2200      	movs	r2, #0
 8009c74:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009c78:	e015      	b.n	8009ca6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c80:	695b      	ldr	r3, [r3, #20]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00d      	beq.n	8009ca2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009c8c:	2b03      	cmp	r3, #3
 8009c8e:	d108      	bne.n	8009ca2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c96:	695b      	ldr	r3, [r3, #20]
 8009c98:	7afa      	ldrb	r2, [r7, #11]
 8009c9a:	4611      	mov	r1, r2
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	4798      	blx	r3
 8009ca0:	e001      	b.n	8009ca6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009ca2:	2302      	movs	r3, #2
 8009ca4:	e000      	b.n	8009ca8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3718      	adds	r7, #24
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cb8:	2340      	movs	r3, #64	@ 0x40
 8009cba:	2200      	movs	r2, #0
 8009cbc:	2100      	movs	r1, #0
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f001 fa71 	bl	800b1a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2240      	movs	r2, #64	@ 0x40
 8009cd0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cd4:	2340      	movs	r3, #64	@ 0x40
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	2180      	movs	r1, #128	@ 0x80
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f001 fa63 	bl	800b1a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2240      	movs	r2, #64	@ 0x40
 8009cea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2201      	movs	r2, #1
 8009cf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d009      	beq.n	8009d28 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	6852      	ldr	r2, [r2, #4]
 8009d20:	b2d2      	uxtb	r2, r2
 8009d22:	4611      	mov	r1, r2
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	4798      	blx	r3
  }

  return USBD_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}

08009d32 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009d32:	b480      	push	{r7}
 8009d34:	b083      	sub	sp, #12
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	78fa      	ldrb	r2, [r7, #3]
 8009d42:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009d44:	2300      	movs	r3, #0
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	370c      	adds	r7, #12
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bc80      	pop	{r7}
 8009d4e:	4770      	bx	lr

08009d50 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b083      	sub	sp, #12
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2204      	movs	r2, #4
 8009d68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	370c      	adds	r7, #12
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bc80      	pop	{r7}
 8009d76:	4770      	bx	lr

08009d78 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b083      	sub	sp, #12
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d86:	2b04      	cmp	r3, #4
 8009d88:	d105      	bne.n	8009d96 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	370c      	adds	r7, #12
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bc80      	pop	{r7}
 8009da0:	4770      	bx	lr

08009da2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b082      	sub	sp, #8
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009db0:	2b03      	cmp	r3, #3
 8009db2:	d10b      	bne.n	8009dcc <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dba:	69db      	ldr	r3, [r3, #28]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d005      	beq.n	8009dcc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dc6:	69db      	ldr	r3, [r3, #28]
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b083      	sub	sp, #12
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
 8009dde:	460b      	mov	r3, r1
 8009de0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009de2:	2300      	movs	r3, #0
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bc80      	pop	{r7}
 8009dec:	4770      	bx	lr

08009dee <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009dee:	b480      	push	{r7}
 8009df0:	b083      	sub	sp, #12
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
 8009df6:	460b      	mov	r3, r1
 8009df8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	370c      	adds	r7, #12
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bc80      	pop	{r7}
 8009e04:	4770      	bx	lr

08009e06 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009e06:	b480      	push	{r7}
 8009e08:	b083      	sub	sp, #12
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	370c      	adds	r7, #12
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bc80      	pop	{r7}
 8009e18:	4770      	bx	lr

08009e1a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b082      	sub	sp, #8
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2201      	movs	r2, #1
 8009e26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	6852      	ldr	r2, [r2, #4]
 8009e36:	b2d2      	uxtb	r2, r2
 8009e38:	4611      	mov	r1, r2
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	4798      	blx	r3

  return USBD_OK;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b084      	sub	sp, #16
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e52:	2300      	movs	r3, #0
 8009e54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009e5e:	2b40      	cmp	r3, #64	@ 0x40
 8009e60:	d005      	beq.n	8009e6e <USBD_StdDevReq+0x26>
 8009e62:	2b40      	cmp	r3, #64	@ 0x40
 8009e64:	d84f      	bhi.n	8009f06 <USBD_StdDevReq+0xbe>
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d009      	beq.n	8009e7e <USBD_StdDevReq+0x36>
 8009e6a:	2b20      	cmp	r3, #32
 8009e6c:	d14b      	bne.n	8009f06 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	4798      	blx	r3
      break;
 8009e7c:	e048      	b.n	8009f10 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	785b      	ldrb	r3, [r3, #1]
 8009e82:	2b09      	cmp	r3, #9
 8009e84:	d839      	bhi.n	8009efa <USBD_StdDevReq+0xb2>
 8009e86:	a201      	add	r2, pc, #4	@ (adr r2, 8009e8c <USBD_StdDevReq+0x44>)
 8009e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e8c:	08009edd 	.word	0x08009edd
 8009e90:	08009ef1 	.word	0x08009ef1
 8009e94:	08009efb 	.word	0x08009efb
 8009e98:	08009ee7 	.word	0x08009ee7
 8009e9c:	08009efb 	.word	0x08009efb
 8009ea0:	08009ebf 	.word	0x08009ebf
 8009ea4:	08009eb5 	.word	0x08009eb5
 8009ea8:	08009efb 	.word	0x08009efb
 8009eac:	08009ed3 	.word	0x08009ed3
 8009eb0:	08009ec9 	.word	0x08009ec9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009eb4:	6839      	ldr	r1, [r7, #0]
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 f9dc 	bl	800a274 <USBD_GetDescriptor>
          break;
 8009ebc:	e022      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009ebe:	6839      	ldr	r1, [r7, #0]
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 fb3f 	bl	800a544 <USBD_SetAddress>
          break;
 8009ec6:	e01d      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009ec8:	6839      	ldr	r1, [r7, #0]
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 fb7e 	bl	800a5cc <USBD_SetConfig>
          break;
 8009ed0:	e018      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009ed2:	6839      	ldr	r1, [r7, #0]
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fc07 	bl	800a6e8 <USBD_GetConfig>
          break;
 8009eda:	e013      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009edc:	6839      	ldr	r1, [r7, #0]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fc37 	bl	800a752 <USBD_GetStatus>
          break;
 8009ee4:	e00e      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009ee6:	6839      	ldr	r1, [r7, #0]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 fc65 	bl	800a7b8 <USBD_SetFeature>
          break;
 8009eee:	e009      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009ef0:	6839      	ldr	r1, [r7, #0]
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 fc74 	bl	800a7e0 <USBD_ClrFeature>
          break;
 8009ef8:	e004      	b.n	8009f04 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009efa:	6839      	ldr	r1, [r7, #0]
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 fcc9 	bl	800a894 <USBD_CtlError>
          break;
 8009f02:	bf00      	nop
      }
      break;
 8009f04:	e004      	b.n	8009f10 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009f06:	6839      	ldr	r1, [r7, #0]
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 fcc3 	bl	800a894 <USBD_CtlError>
      break;
 8009f0e:	bf00      	nop
  }

  return ret;
 8009f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop

08009f1c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f26:	2300      	movs	r3, #0
 8009f28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f32:	2b40      	cmp	r3, #64	@ 0x40
 8009f34:	d005      	beq.n	8009f42 <USBD_StdItfReq+0x26>
 8009f36:	2b40      	cmp	r3, #64	@ 0x40
 8009f38:	d82e      	bhi.n	8009f98 <USBD_StdItfReq+0x7c>
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d001      	beq.n	8009f42 <USBD_StdItfReq+0x26>
 8009f3e:	2b20      	cmp	r3, #32
 8009f40:	d12a      	bne.n	8009f98 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d81d      	bhi.n	8009f8a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	889b      	ldrh	r3, [r3, #4]
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d813      	bhi.n	8009f80 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	6839      	ldr	r1, [r7, #0]
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	4798      	blx	r3
 8009f66:	4603      	mov	r3, r0
 8009f68:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	88db      	ldrh	r3, [r3, #6]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d110      	bne.n	8009f94 <USBD_StdItfReq+0x78>
 8009f72:	7bfb      	ldrb	r3, [r7, #15]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d10d      	bne.n	8009f94 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fd53 	bl	800aa24 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009f7e:	e009      	b.n	8009f94 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009f80:	6839      	ldr	r1, [r7, #0]
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 fc86 	bl	800a894 <USBD_CtlError>
          break;
 8009f88:	e004      	b.n	8009f94 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009f8a:	6839      	ldr	r1, [r7, #0]
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 fc81 	bl	800a894 <USBD_CtlError>
          break;
 8009f92:	e000      	b.n	8009f96 <USBD_StdItfReq+0x7a>
          break;
 8009f94:	bf00      	nop
      }
      break;
 8009f96:	e004      	b.n	8009fa2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 fc7a 	bl	800a894 <USBD_CtlError>
      break;
 8009fa0:	bf00      	nop
  }

  return USBD_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3710      	adds	r7, #16
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	889b      	ldrh	r3, [r3, #4]
 8009fbe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	781b      	ldrb	r3, [r3, #0]
 8009fc4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009fc8:	2b40      	cmp	r3, #64	@ 0x40
 8009fca:	d007      	beq.n	8009fdc <USBD_StdEPReq+0x30>
 8009fcc:	2b40      	cmp	r3, #64	@ 0x40
 8009fce:	f200 8146 	bhi.w	800a25e <USBD_StdEPReq+0x2b2>
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d00a      	beq.n	8009fec <USBD_StdEPReq+0x40>
 8009fd6:	2b20      	cmp	r3, #32
 8009fd8:	f040 8141 	bne.w	800a25e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	6839      	ldr	r1, [r7, #0]
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	4798      	blx	r3
      break;
 8009fea:	e13d      	b.n	800a268 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ff4:	2b20      	cmp	r3, #32
 8009ff6:	d10a      	bne.n	800a00e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	6839      	ldr	r1, [r7, #0]
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	4798      	blx	r3
 800a006:	4603      	mov	r3, r0
 800a008:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a00a:	7bfb      	ldrb	r3, [r7, #15]
 800a00c:	e12d      	b.n	800a26a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	785b      	ldrb	r3, [r3, #1]
 800a012:	2b03      	cmp	r3, #3
 800a014:	d007      	beq.n	800a026 <USBD_StdEPReq+0x7a>
 800a016:	2b03      	cmp	r3, #3
 800a018:	f300 811b 	bgt.w	800a252 <USBD_StdEPReq+0x2a6>
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d072      	beq.n	800a106 <USBD_StdEPReq+0x15a>
 800a020:	2b01      	cmp	r3, #1
 800a022:	d03a      	beq.n	800a09a <USBD_StdEPReq+0xee>
 800a024:	e115      	b.n	800a252 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d002      	beq.n	800a036 <USBD_StdEPReq+0x8a>
 800a030:	2b03      	cmp	r3, #3
 800a032:	d015      	beq.n	800a060 <USBD_StdEPReq+0xb4>
 800a034:	e02b      	b.n	800a08e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a036:	7bbb      	ldrb	r3, [r7, #14]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00c      	beq.n	800a056 <USBD_StdEPReq+0xaa>
 800a03c:	7bbb      	ldrb	r3, [r7, #14]
 800a03e:	2b80      	cmp	r3, #128	@ 0x80
 800a040:	d009      	beq.n	800a056 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a042:	7bbb      	ldrb	r3, [r7, #14]
 800a044:	4619      	mov	r1, r3
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f001 f8f2 	bl	800b230 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a04c:	2180      	movs	r1, #128	@ 0x80
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f001 f8ee 	bl	800b230 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a054:	e020      	b.n	800a098 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a056:	6839      	ldr	r1, [r7, #0]
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 fc1b 	bl	800a894 <USBD_CtlError>
              break;
 800a05e:	e01b      	b.n	800a098 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	885b      	ldrh	r3, [r3, #2]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d10e      	bne.n	800a086 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a068:	7bbb      	ldrb	r3, [r7, #14]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d00b      	beq.n	800a086 <USBD_StdEPReq+0xda>
 800a06e:	7bbb      	ldrb	r3, [r7, #14]
 800a070:	2b80      	cmp	r3, #128	@ 0x80
 800a072:	d008      	beq.n	800a086 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	88db      	ldrh	r3, [r3, #6]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d104      	bne.n	800a086 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a07c:	7bbb      	ldrb	r3, [r7, #14]
 800a07e:	4619      	mov	r1, r3
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f001 f8d5 	bl	800b230 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f000 fccc 	bl	800aa24 <USBD_CtlSendStatus>

              break;
 800a08c:	e004      	b.n	800a098 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a08e:	6839      	ldr	r1, [r7, #0]
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 fbff 	bl	800a894 <USBD_CtlError>
              break;
 800a096:	bf00      	nop
          }
          break;
 800a098:	e0e0      	b.n	800a25c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0a0:	2b02      	cmp	r3, #2
 800a0a2:	d002      	beq.n	800a0aa <USBD_StdEPReq+0xfe>
 800a0a4:	2b03      	cmp	r3, #3
 800a0a6:	d015      	beq.n	800a0d4 <USBD_StdEPReq+0x128>
 800a0a8:	e026      	b.n	800a0f8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0aa:	7bbb      	ldrb	r3, [r7, #14]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d00c      	beq.n	800a0ca <USBD_StdEPReq+0x11e>
 800a0b0:	7bbb      	ldrb	r3, [r7, #14]
 800a0b2:	2b80      	cmp	r3, #128	@ 0x80
 800a0b4:	d009      	beq.n	800a0ca <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a0b6:	7bbb      	ldrb	r3, [r7, #14]
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f001 f8b8 	bl	800b230 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a0c0:	2180      	movs	r1, #128	@ 0x80
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f001 f8b4 	bl	800b230 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0c8:	e01c      	b.n	800a104 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a0ca:	6839      	ldr	r1, [r7, #0]
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f000 fbe1 	bl	800a894 <USBD_CtlError>
              break;
 800a0d2:	e017      	b.n	800a104 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	885b      	ldrh	r3, [r3, #2]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d112      	bne.n	800a102 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a0dc:	7bbb      	ldrb	r3, [r7, #14]
 800a0de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d004      	beq.n	800a0f0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a0e6:	7bbb      	ldrb	r3, [r7, #14]
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f001 f8bf 	bl	800b26e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f000 fc97 	bl	800aa24 <USBD_CtlSendStatus>
              }
              break;
 800a0f6:	e004      	b.n	800a102 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a0f8:	6839      	ldr	r1, [r7, #0]
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 fbca 	bl	800a894 <USBD_CtlError>
              break;
 800a100:	e000      	b.n	800a104 <USBD_StdEPReq+0x158>
              break;
 800a102:	bf00      	nop
          }
          break;
 800a104:	e0aa      	b.n	800a25c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	d002      	beq.n	800a116 <USBD_StdEPReq+0x16a>
 800a110:	2b03      	cmp	r3, #3
 800a112:	d032      	beq.n	800a17a <USBD_StdEPReq+0x1ce>
 800a114:	e097      	b.n	800a246 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a116:	7bbb      	ldrb	r3, [r7, #14]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d007      	beq.n	800a12c <USBD_StdEPReq+0x180>
 800a11c:	7bbb      	ldrb	r3, [r7, #14]
 800a11e:	2b80      	cmp	r3, #128	@ 0x80
 800a120:	d004      	beq.n	800a12c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a122:	6839      	ldr	r1, [r7, #0]
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fbb5 	bl	800a894 <USBD_CtlError>
                break;
 800a12a:	e091      	b.n	800a250 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a12c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a130:	2b00      	cmp	r3, #0
 800a132:	da0b      	bge.n	800a14c <USBD_StdEPReq+0x1a0>
 800a134:	7bbb      	ldrb	r3, [r7, #14]
 800a136:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a13a:	4613      	mov	r3, r2
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	4413      	add	r3, r2
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	3310      	adds	r3, #16
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	4413      	add	r3, r2
 800a148:	3304      	adds	r3, #4
 800a14a:	e00b      	b.n	800a164 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a14c:	7bbb      	ldrb	r3, [r7, #14]
 800a14e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a152:	4613      	mov	r3, r2
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	4413      	add	r3, r2
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	4413      	add	r3, r2
 800a162:	3304      	adds	r3, #4
 800a164:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	2200      	movs	r2, #0
 800a16a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	2202      	movs	r2, #2
 800a170:	4619      	mov	r1, r3
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 fbf8 	bl	800a968 <USBD_CtlSendData>
              break;
 800a178:	e06a      	b.n	800a250 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a17a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	da11      	bge.n	800a1a6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a182:	7bbb      	ldrb	r3, [r7, #14]
 800a184:	f003 020f 	and.w	r2, r3, #15
 800a188:	6879      	ldr	r1, [r7, #4]
 800a18a:	4613      	mov	r3, r2
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	4413      	add	r3, r2
 800a190:	009b      	lsls	r3, r3, #2
 800a192:	440b      	add	r3, r1
 800a194:	3318      	adds	r3, #24
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d117      	bne.n	800a1cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a19c:	6839      	ldr	r1, [r7, #0]
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 fb78 	bl	800a894 <USBD_CtlError>
                  break;
 800a1a4:	e054      	b.n	800a250 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
 800a1a8:	f003 020f 	and.w	r2, r3, #15
 800a1ac:	6879      	ldr	r1, [r7, #4]
 800a1ae:	4613      	mov	r3, r2
 800a1b0:	009b      	lsls	r3, r3, #2
 800a1b2:	4413      	add	r3, r2
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	440b      	add	r3, r1
 800a1b8:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d104      	bne.n	800a1cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fb65 	bl	800a894 <USBD_CtlError>
                  break;
 800a1ca:	e041      	b.n	800a250 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	da0b      	bge.n	800a1ec <USBD_StdEPReq+0x240>
 800a1d4:	7bbb      	ldrb	r3, [r7, #14]
 800a1d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a1da:	4613      	mov	r3, r2
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	4413      	add	r3, r2
 800a1e0:	009b      	lsls	r3, r3, #2
 800a1e2:	3310      	adds	r3, #16
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	3304      	adds	r3, #4
 800a1ea:	e00b      	b.n	800a204 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a1ec:	7bbb      	ldrb	r3, [r7, #14]
 800a1ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	009b      	lsls	r3, r3, #2
 800a1f6:	4413      	add	r3, r2
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	4413      	add	r3, r2
 800a202:	3304      	adds	r3, #4
 800a204:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a206:	7bbb      	ldrb	r3, [r7, #14]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d002      	beq.n	800a212 <USBD_StdEPReq+0x266>
 800a20c:	7bbb      	ldrb	r3, [r7, #14]
 800a20e:	2b80      	cmp	r3, #128	@ 0x80
 800a210:	d103      	bne.n	800a21a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	2200      	movs	r2, #0
 800a216:	601a      	str	r2, [r3, #0]
 800a218:	e00e      	b.n	800a238 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a21a:	7bbb      	ldrb	r3, [r7, #14]
 800a21c:	4619      	mov	r1, r3
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f001 f844 	bl	800b2ac <USBD_LL_IsStallEP>
 800a224:	4603      	mov	r3, r0
 800a226:	2b00      	cmp	r3, #0
 800a228:	d003      	beq.n	800a232 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	2201      	movs	r2, #1
 800a22e:	601a      	str	r2, [r3, #0]
 800a230:	e002      	b.n	800a238 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	2200      	movs	r2, #0
 800a236:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	2202      	movs	r2, #2
 800a23c:	4619      	mov	r1, r3
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f000 fb92 	bl	800a968 <USBD_CtlSendData>
              break;
 800a244:	e004      	b.n	800a250 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a246:	6839      	ldr	r1, [r7, #0]
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 fb23 	bl	800a894 <USBD_CtlError>
              break;
 800a24e:	bf00      	nop
          }
          break;
 800a250:	e004      	b.n	800a25c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 fb1d 	bl	800a894 <USBD_CtlError>
          break;
 800a25a:	bf00      	nop
      }
      break;
 800a25c:	e004      	b.n	800a268 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a25e:	6839      	ldr	r1, [r7, #0]
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 fb17 	bl	800a894 <USBD_CtlError>
      break;
 800a266:	bf00      	nop
  }

  return ret;
 800a268:	7bfb      	ldrb	r3, [r7, #15]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
	...

0800a274 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a27e:	2300      	movs	r3, #0
 800a280:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a282:	2300      	movs	r3, #0
 800a284:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a286:	2300      	movs	r3, #0
 800a288:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	885b      	ldrh	r3, [r3, #2]
 800a28e:	0a1b      	lsrs	r3, r3, #8
 800a290:	b29b      	uxth	r3, r3
 800a292:	3b01      	subs	r3, #1
 800a294:	2b06      	cmp	r3, #6
 800a296:	f200 8128 	bhi.w	800a4ea <USBD_GetDescriptor+0x276>
 800a29a:	a201      	add	r2, pc, #4	@ (adr r2, 800a2a0 <USBD_GetDescriptor+0x2c>)
 800a29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a0:	0800a2bd 	.word	0x0800a2bd
 800a2a4:	0800a2d5 	.word	0x0800a2d5
 800a2a8:	0800a315 	.word	0x0800a315
 800a2ac:	0800a4eb 	.word	0x0800a4eb
 800a2b0:	0800a4eb 	.word	0x0800a4eb
 800a2b4:	0800a48b 	.word	0x0800a48b
 800a2b8:	0800a4b7 	.word	0x0800a4b7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	7c12      	ldrb	r2, [r2, #16]
 800a2c8:	f107 0108 	add.w	r1, r7, #8
 800a2cc:	4610      	mov	r0, r2
 800a2ce:	4798      	blx	r3
 800a2d0:	60f8      	str	r0, [r7, #12]
      break;
 800a2d2:	e112      	b.n	800a4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	7c1b      	ldrb	r3, [r3, #16]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10d      	bne.n	800a2f8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2e4:	f107 0208 	add.w	r2, r7, #8
 800a2e8:	4610      	mov	r0, r2
 800a2ea:	4798      	blx	r3
 800a2ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	2202      	movs	r2, #2
 800a2f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a2f6:	e100      	b.n	800a4fa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a300:	f107 0208 	add.w	r2, r7, #8
 800a304:	4610      	mov	r0, r2
 800a306:	4798      	blx	r3
 800a308:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	3301      	adds	r3, #1
 800a30e:	2202      	movs	r2, #2
 800a310:	701a      	strb	r2, [r3, #0]
      break;
 800a312:	e0f2      	b.n	800a4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	885b      	ldrh	r3, [r3, #2]
 800a318:	b2db      	uxtb	r3, r3
 800a31a:	2b05      	cmp	r3, #5
 800a31c:	f200 80ac 	bhi.w	800a478 <USBD_GetDescriptor+0x204>
 800a320:	a201      	add	r2, pc, #4	@ (adr r2, 800a328 <USBD_GetDescriptor+0xb4>)
 800a322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a326:	bf00      	nop
 800a328:	0800a341 	.word	0x0800a341
 800a32c:	0800a375 	.word	0x0800a375
 800a330:	0800a3a9 	.word	0x0800a3a9
 800a334:	0800a3dd 	.word	0x0800a3dd
 800a338:	0800a411 	.word	0x0800a411
 800a33c:	0800a445 	.word	0x0800a445
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a346:	685b      	ldr	r3, [r3, #4]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00b      	beq.n	800a364 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	7c12      	ldrb	r2, [r2, #16]
 800a358:	f107 0108 	add.w	r1, r7, #8
 800a35c:	4610      	mov	r0, r2
 800a35e:	4798      	blx	r3
 800a360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a362:	e091      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a364:	6839      	ldr	r1, [r7, #0]
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 fa94 	bl	800a894 <USBD_CtlError>
            err++;
 800a36c:	7afb      	ldrb	r3, [r7, #11]
 800a36e:	3301      	adds	r3, #1
 800a370:	72fb      	strb	r3, [r7, #11]
          break;
 800a372:	e089      	b.n	800a488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00b      	beq.n	800a398 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	7c12      	ldrb	r2, [r2, #16]
 800a38c:	f107 0108 	add.w	r1, r7, #8
 800a390:	4610      	mov	r0, r2
 800a392:	4798      	blx	r3
 800a394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a396:	e077      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a398:	6839      	ldr	r1, [r7, #0]
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fa7a 	bl	800a894 <USBD_CtlError>
            err++;
 800a3a0:	7afb      	ldrb	r3, [r7, #11]
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a3a6:	e06f      	b.n	800a488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00b      	beq.n	800a3cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a3ba:	68db      	ldr	r3, [r3, #12]
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	7c12      	ldrb	r2, [r2, #16]
 800a3c0:	f107 0108 	add.w	r1, r7, #8
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	4798      	blx	r3
 800a3c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3ca:	e05d      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3cc:	6839      	ldr	r1, [r7, #0]
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 fa60 	bl	800a894 <USBD_CtlError>
            err++;
 800a3d4:	7afb      	ldrb	r3, [r7, #11]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a3da:	e055      	b.n	800a488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a3e2:	691b      	ldr	r3, [r3, #16]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00b      	beq.n	800a400 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a3ee:	691b      	ldr	r3, [r3, #16]
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	7c12      	ldrb	r2, [r2, #16]
 800a3f4:	f107 0108 	add.w	r1, r7, #8
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	4798      	blx	r3
 800a3fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3fe:	e043      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fa46 	bl	800a894 <USBD_CtlError>
            err++;
 800a408:	7afb      	ldrb	r3, [r7, #11]
 800a40a:	3301      	adds	r3, #1
 800a40c:	72fb      	strb	r3, [r7, #11]
          break;
 800a40e:	e03b      	b.n	800a488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a416:	695b      	ldr	r3, [r3, #20]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d00b      	beq.n	800a434 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	7c12      	ldrb	r2, [r2, #16]
 800a428:	f107 0108 	add.w	r1, r7, #8
 800a42c:	4610      	mov	r0, r2
 800a42e:	4798      	blx	r3
 800a430:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a432:	e029      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a434:	6839      	ldr	r1, [r7, #0]
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f000 fa2c 	bl	800a894 <USBD_CtlError>
            err++;
 800a43c:	7afb      	ldrb	r3, [r7, #11]
 800a43e:	3301      	adds	r3, #1
 800a440:	72fb      	strb	r3, [r7, #11]
          break;
 800a442:	e021      	b.n	800a488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a44a:	699b      	ldr	r3, [r3, #24]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00b      	beq.n	800a468 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	7c12      	ldrb	r2, [r2, #16]
 800a45c:	f107 0108 	add.w	r1, r7, #8
 800a460:	4610      	mov	r0, r2
 800a462:	4798      	blx	r3
 800a464:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a466:	e00f      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 fa12 	bl	800a894 <USBD_CtlError>
            err++;
 800a470:	7afb      	ldrb	r3, [r7, #11]
 800a472:	3301      	adds	r3, #1
 800a474:	72fb      	strb	r3, [r7, #11]
          break;
 800a476:	e007      	b.n	800a488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a478:	6839      	ldr	r1, [r7, #0]
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 fa0a 	bl	800a894 <USBD_CtlError>
          err++;
 800a480:	7afb      	ldrb	r3, [r7, #11]
 800a482:	3301      	adds	r3, #1
 800a484:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a486:	e038      	b.n	800a4fa <USBD_GetDescriptor+0x286>
 800a488:	e037      	b.n	800a4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	7c1b      	ldrb	r3, [r3, #16]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d109      	bne.n	800a4a6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a49a:	f107 0208 	add.w	r2, r7, #8
 800a49e:	4610      	mov	r0, r2
 800a4a0:	4798      	blx	r3
 800a4a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a4a4:	e029      	b.n	800a4fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a4a6:	6839      	ldr	r1, [r7, #0]
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 f9f3 	bl	800a894 <USBD_CtlError>
        err++;
 800a4ae:	7afb      	ldrb	r3, [r7, #11]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	72fb      	strb	r3, [r7, #11]
      break;
 800a4b4:	e021      	b.n	800a4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	7c1b      	ldrb	r3, [r3, #16]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d10d      	bne.n	800a4da <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4c6:	f107 0208 	add.w	r2, r7, #8
 800a4ca:	4610      	mov	r0, r2
 800a4cc:	4798      	blx	r3
 800a4ce:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	2207      	movs	r2, #7
 800a4d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a4d8:	e00f      	b.n	800a4fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a4da:	6839      	ldr	r1, [r7, #0]
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 f9d9 	bl	800a894 <USBD_CtlError>
        err++;
 800a4e2:	7afb      	ldrb	r3, [r7, #11]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	72fb      	strb	r3, [r7, #11]
      break;
 800a4e8:	e007      	b.n	800a4fa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a4ea:	6839      	ldr	r1, [r7, #0]
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f000 f9d1 	bl	800a894 <USBD_CtlError>
      err++;
 800a4f2:	7afb      	ldrb	r3, [r7, #11]
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	72fb      	strb	r3, [r7, #11]
      break;
 800a4f8:	bf00      	nop
  }

  if (err != 0U)
 800a4fa:	7afb      	ldrb	r3, [r7, #11]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d11c      	bne.n	800a53a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a500:	893b      	ldrh	r3, [r7, #8]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d011      	beq.n	800a52a <USBD_GetDescriptor+0x2b6>
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	88db      	ldrh	r3, [r3, #6]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00d      	beq.n	800a52a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	88da      	ldrh	r2, [r3, #6]
 800a512:	893b      	ldrh	r3, [r7, #8]
 800a514:	4293      	cmp	r3, r2
 800a516:	bf28      	it	cs
 800a518:	4613      	movcs	r3, r2
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a51e:	893b      	ldrh	r3, [r7, #8]
 800a520:	461a      	mov	r2, r3
 800a522:	68f9      	ldr	r1, [r7, #12]
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 fa1f 	bl	800a968 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	88db      	ldrh	r3, [r3, #6]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d104      	bne.n	800a53c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 fa76 	bl	800aa24 <USBD_CtlSendStatus>
 800a538:	e000      	b.n	800a53c <USBD_GetDescriptor+0x2c8>
    return;
 800a53a:	bf00      	nop
    }
  }
}
 800a53c:	3710      	adds	r7, #16
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop

0800a544 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	889b      	ldrh	r3, [r3, #4]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d130      	bne.n	800a5b8 <USBD_SetAddress+0x74>
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	88db      	ldrh	r3, [r3, #6]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d12c      	bne.n	800a5b8 <USBD_SetAddress+0x74>
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	885b      	ldrh	r3, [r3, #2]
 800a562:	2b7f      	cmp	r3, #127	@ 0x7f
 800a564:	d828      	bhi.n	800a5b8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	885b      	ldrh	r3, [r3, #2]
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a570:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a578:	2b03      	cmp	r3, #3
 800a57a:	d104      	bne.n	800a586 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a57c:	6839      	ldr	r1, [r7, #0]
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f000 f988 	bl	800a894 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a584:	e01d      	b.n	800a5c2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	7bfa      	ldrb	r2, [r7, #15]
 800a58a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a58e:	7bfb      	ldrb	r3, [r7, #15]
 800a590:	4619      	mov	r1, r3
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 feb5 	bl	800b302 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f000 fa43 	bl	800aa24 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a59e:	7bfb      	ldrb	r3, [r7, #15]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d004      	beq.n	800a5ae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2202      	movs	r2, #2
 800a5a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5ac:	e009      	b.n	800a5c2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5b6:	e004      	b.n	800a5c2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a5b8:	6839      	ldr	r1, [r7, #0]
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 f96a 	bl	800a894 <USBD_CtlError>
  }
}
 800a5c0:	bf00      	nop
 800a5c2:	bf00      	nop
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
	...

0800a5cc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b082      	sub	sp, #8
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	885b      	ldrh	r3, [r3, #2]
 800a5da:	b2da      	uxtb	r2, r3
 800a5dc:	4b41      	ldr	r3, [pc, #260]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a5de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a5e0:	4b40      	ldr	r3, [pc, #256]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d904      	bls.n	800a5f2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a5e8:	6839      	ldr	r1, [r7, #0]
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 f952 	bl	800a894 <USBD_CtlError>
 800a5f0:	e075      	b.n	800a6de <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	d002      	beq.n	800a602 <USBD_SetConfig+0x36>
 800a5fc:	2b03      	cmp	r3, #3
 800a5fe:	d023      	beq.n	800a648 <USBD_SetConfig+0x7c>
 800a600:	e062      	b.n	800a6c8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a602:	4b38      	ldr	r3, [pc, #224]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d01a      	beq.n	800a640 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a60a:	4b36      	ldr	r3, [pc, #216]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	461a      	mov	r2, r3
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2203      	movs	r2, #3
 800a618:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a61c:	4b31      	ldr	r3, [pc, #196]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	4619      	mov	r1, r3
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f7ff f9af 	bl	8009986 <USBD_SetClassConfig>
 800a628:	4603      	mov	r3, r0
 800a62a:	2b02      	cmp	r3, #2
 800a62c:	d104      	bne.n	800a638 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a62e:	6839      	ldr	r1, [r7, #0]
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f000 f92f 	bl	800a894 <USBD_CtlError>
            return;
 800a636:	e052      	b.n	800a6de <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f000 f9f3 	bl	800aa24 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a63e:	e04e      	b.n	800a6de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 f9ef 	bl	800aa24 <USBD_CtlSendStatus>
        break;
 800a646:	e04a      	b.n	800a6de <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a648:	4b26      	ldr	r3, [pc, #152]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a64a:	781b      	ldrb	r3, [r3, #0]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d112      	bne.n	800a676 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2202      	movs	r2, #2
 800a654:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a658:	4b22      	ldr	r3, [pc, #136]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	461a      	mov	r2, r3
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a662:	4b20      	ldr	r3, [pc, #128]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	4619      	mov	r1, r3
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f7ff f9ab 	bl	80099c4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f9d8 	bl	800aa24 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a674:	e033      	b.n	800a6de <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a676:	4b1b      	ldr	r3, [pc, #108]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	461a      	mov	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	429a      	cmp	r2, r3
 800a682:	d01d      	beq.n	800a6c0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	4619      	mov	r1, r3
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f7ff f999 	bl	80099c4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a692:	4b14      	ldr	r3, [pc, #80]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	461a      	mov	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a69c:	4b11      	ldr	r3, [pc, #68]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	4619      	mov	r1, r3
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f7ff f96f 	bl	8009986 <USBD_SetClassConfig>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b02      	cmp	r3, #2
 800a6ac:	d104      	bne.n	800a6b8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a6ae:	6839      	ldr	r1, [r7, #0]
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 f8ef 	bl	800a894 <USBD_CtlError>
            return;
 800a6b6:	e012      	b.n	800a6de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f000 f9b3 	bl	800aa24 <USBD_CtlSendStatus>
        break;
 800a6be:	e00e      	b.n	800a6de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 f9af 	bl	800aa24 <USBD_CtlSendStatus>
        break;
 800a6c6:	e00a      	b.n	800a6de <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a6c8:	6839      	ldr	r1, [r7, #0]
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f000 f8e2 	bl	800a894 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a6d0:	4b04      	ldr	r3, [pc, #16]	@ (800a6e4 <USBD_SetConfig+0x118>)
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f7ff f974 	bl	80099c4 <USBD_ClrClassConfig>
        break;
 800a6dc:	bf00      	nop
    }
  }
}
 800a6de:	3708      	adds	r7, #8
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	20000520 	.word	0x20000520

0800a6e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	88db      	ldrh	r3, [r3, #6]
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d004      	beq.n	800a704 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a6fa:	6839      	ldr	r1, [r7, #0]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 f8c9 	bl	800a894 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a702:	e022      	b.n	800a74a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a70a:	2b02      	cmp	r3, #2
 800a70c:	dc02      	bgt.n	800a714 <USBD_GetConfig+0x2c>
 800a70e:	2b00      	cmp	r3, #0
 800a710:	dc03      	bgt.n	800a71a <USBD_GetConfig+0x32>
 800a712:	e015      	b.n	800a740 <USBD_GetConfig+0x58>
 800a714:	2b03      	cmp	r3, #3
 800a716:	d00b      	beq.n	800a730 <USBD_GetConfig+0x48>
 800a718:	e012      	b.n	800a740 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2200      	movs	r2, #0
 800a71e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	3308      	adds	r3, #8
 800a724:	2201      	movs	r2, #1
 800a726:	4619      	mov	r1, r3
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 f91d 	bl	800a968 <USBD_CtlSendData>
        break;
 800a72e:	e00c      	b.n	800a74a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	3304      	adds	r3, #4
 800a734:	2201      	movs	r2, #1
 800a736:	4619      	mov	r1, r3
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 f915 	bl	800a968 <USBD_CtlSendData>
        break;
 800a73e:	e004      	b.n	800a74a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a740:	6839      	ldr	r1, [r7, #0]
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 f8a6 	bl	800a894 <USBD_CtlError>
        break;
 800a748:	bf00      	nop
}
 800a74a:	bf00      	nop
 800a74c:	3708      	adds	r7, #8
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b082      	sub	sp, #8
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
 800a75a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a762:	3b01      	subs	r3, #1
 800a764:	2b02      	cmp	r3, #2
 800a766:	d81e      	bhi.n	800a7a6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	88db      	ldrh	r3, [r3, #6]
 800a76c:	2b02      	cmp	r3, #2
 800a76e:	d004      	beq.n	800a77a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a770:	6839      	ldr	r1, [r7, #0]
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 f88e 	bl	800a894 <USBD_CtlError>
        break;
 800a778:	e01a      	b.n	800a7b0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2201      	movs	r2, #1
 800a77e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a786:	2b00      	cmp	r3, #0
 800a788:	d005      	beq.n	800a796 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	68db      	ldr	r3, [r3, #12]
 800a78e:	f043 0202 	orr.w	r2, r3, #2
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	330c      	adds	r3, #12
 800a79a:	2202      	movs	r2, #2
 800a79c:	4619      	mov	r1, r3
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 f8e2 	bl	800a968 <USBD_CtlSendData>
      break;
 800a7a4:	e004      	b.n	800a7b0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a7a6:	6839      	ldr	r1, [r7, #0]
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f873 	bl	800a894 <USBD_CtlError>
      break;
 800a7ae:	bf00      	nop
  }
}
 800a7b0:	bf00      	nop
 800a7b2:	3708      	adds	r7, #8
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}

0800a7b8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b082      	sub	sp, #8
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	885b      	ldrh	r3, [r3, #2]
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d106      	bne.n	800a7d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f926 	bl	800aa24 <USBD_CtlSendStatus>
  }
}
 800a7d8:	bf00      	nop
 800a7da:	3708      	adds	r7, #8
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7f0:	3b01      	subs	r3, #1
 800a7f2:	2b02      	cmp	r3, #2
 800a7f4:	d80b      	bhi.n	800a80e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	885b      	ldrh	r3, [r3, #2]
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d10c      	bne.n	800a818 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2200      	movs	r2, #0
 800a802:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 f90c 	bl	800aa24 <USBD_CtlSendStatus>
      }
      break;
 800a80c:	e004      	b.n	800a818 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a80e:	6839      	ldr	r1, [r7, #0]
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f000 f83f 	bl	800a894 <USBD_CtlError>
      break;
 800a816:	e000      	b.n	800a81a <USBD_ClrFeature+0x3a>
      break;
 800a818:	bf00      	nop
  }
}
 800a81a:	bf00      	nop
 800a81c:	3708      	adds	r7, #8
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}

0800a822 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a822:	b480      	push	{r7}
 800a824:	b083      	sub	sp, #12
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
 800a82a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	781a      	ldrb	r2, [r3, #0]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	785a      	ldrb	r2, [r3, #1]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	3302      	adds	r3, #2
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	461a      	mov	r2, r3
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	3303      	adds	r3, #3
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	021b      	lsls	r3, r3, #8
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	4413      	add	r3, r2
 800a850:	b29a      	uxth	r2, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	3304      	adds	r3, #4
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	461a      	mov	r2, r3
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	3305      	adds	r3, #5
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	021b      	lsls	r3, r3, #8
 800a866:	b29b      	uxth	r3, r3
 800a868:	4413      	add	r3, r2
 800a86a:	b29a      	uxth	r2, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	3306      	adds	r3, #6
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	461a      	mov	r2, r3
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	3307      	adds	r3, #7
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	021b      	lsls	r3, r3, #8
 800a880:	b29b      	uxth	r3, r3
 800a882:	4413      	add	r3, r2
 800a884:	b29a      	uxth	r2, r3
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	80da      	strh	r2, [r3, #6]

}
 800a88a:	bf00      	nop
 800a88c:	370c      	adds	r7, #12
 800a88e:	46bd      	mov	sp, r7
 800a890:	bc80      	pop	{r7}
 800a892:	4770      	bx	lr

0800a894 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a89e:	2180      	movs	r1, #128	@ 0x80
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fcc5 	bl	800b230 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 fcc1 	bl	800b230 <USBD_LL_StallEP>
}
 800a8ae:	bf00      	nop
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}

0800a8b6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a8b6:	b580      	push	{r7, lr}
 800a8b8:	b086      	sub	sp, #24
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	60f8      	str	r0, [r7, #12]
 800a8be:	60b9      	str	r1, [r7, #8]
 800a8c0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d032      	beq.n	800a932 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a8cc:	68f8      	ldr	r0, [r7, #12]
 800a8ce:	f000 f834 	bl	800a93a <USBD_GetLen>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	005b      	lsls	r3, r3, #1
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a8e0:	7dfb      	ldrb	r3, [r7, #23]
 800a8e2:	1c5a      	adds	r2, r3, #1
 800a8e4:	75fa      	strb	r2, [r7, #23]
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	687a      	ldr	r2, [r7, #4]
 800a8ee:	7812      	ldrb	r2, [r2, #0]
 800a8f0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a8f2:	7dfb      	ldrb	r3, [r7, #23]
 800a8f4:	1c5a      	adds	r2, r3, #1
 800a8f6:	75fa      	strb	r2, [r7, #23]
 800a8f8:	461a      	mov	r2, r3
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	2203      	movs	r2, #3
 800a900:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a902:	e012      	b.n	800a92a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	1c5a      	adds	r2, r3, #1
 800a908:	60fa      	str	r2, [r7, #12]
 800a90a:	7dfa      	ldrb	r2, [r7, #23]
 800a90c:	1c51      	adds	r1, r2, #1
 800a90e:	75f9      	strb	r1, [r7, #23]
 800a910:	4611      	mov	r1, r2
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	440a      	add	r2, r1
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a91a:	7dfb      	ldrb	r3, [r7, #23]
 800a91c:	1c5a      	adds	r2, r3, #1
 800a91e:	75fa      	strb	r2, [r7, #23]
 800a920:	461a      	mov	r2, r3
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	4413      	add	r3, r2
 800a926:	2200      	movs	r2, #0
 800a928:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1e8      	bne.n	800a904 <USBD_GetString+0x4e>
    }
  }
}
 800a932:	bf00      	nop
 800a934:	3718      	adds	r7, #24
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}

0800a93a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a93a:	b480      	push	{r7}
 800a93c:	b085      	sub	sp, #20
 800a93e:	af00      	add	r7, sp, #0
 800a940:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a942:	2300      	movs	r3, #0
 800a944:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a946:	e005      	b.n	800a954 <USBD_GetLen+0x1a>
  {
    len++;
 800a948:	7bfb      	ldrb	r3, [r7, #15]
 800a94a:	3301      	adds	r3, #1
 800a94c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	3301      	adds	r3, #1
 800a952:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	781b      	ldrb	r3, [r3, #0]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1f5      	bne.n	800a948 <USBD_GetLen+0xe>
  }

  return len;
 800a95c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3714      	adds	r7, #20
 800a962:	46bd      	mov	sp, r7
 800a964:	bc80      	pop	{r7}
 800a966:	4770      	bx	lr

0800a968 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b084      	sub	sp, #16
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	60f8      	str	r0, [r7, #12]
 800a970:	60b9      	str	r1, [r7, #8]
 800a972:	4613      	mov	r3, r2
 800a974:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2202      	movs	r2, #2
 800a97a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a97e:	88fa      	ldrh	r2, [r7, #6]
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a984:	88fa      	ldrh	r2, [r7, #6]
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a98a:	88fb      	ldrh	r3, [r7, #6]
 800a98c:	68ba      	ldr	r2, [r7, #8]
 800a98e:	2100      	movs	r1, #0
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	f000 fcd5 	bl	800b340 <USBD_LL_Transmit>

  return USBD_OK;
 800a996:	2300      	movs	r3, #0
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3710      	adds	r7, #16
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60f8      	str	r0, [r7, #12]
 800a9a8:	60b9      	str	r1, [r7, #8]
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9ae:	88fb      	ldrh	r3, [r7, #6]
 800a9b0:	68ba      	ldr	r2, [r7, #8]
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	68f8      	ldr	r0, [r7, #12]
 800a9b6:	f000 fcc3 	bl	800b340 <USBD_LL_Transmit>

  return USBD_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3710      	adds	r7, #16
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	60f8      	str	r0, [r7, #12]
 800a9cc:	60b9      	str	r1, [r7, #8]
 800a9ce:	4613      	mov	r3, r2
 800a9d0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	2203      	movs	r2, #3
 800a9d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a9da:	88fa      	ldrh	r2, [r7, #6]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a9e2:	88fa      	ldrh	r2, [r7, #6]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9ea:	88fb      	ldrh	r3, [r7, #6]
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	2100      	movs	r1, #0
 800a9f0:	68f8      	ldr	r0, [r7, #12]
 800a9f2:	f000 fcc8 	bl	800b386 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9f6:	2300      	movs	r3, #0
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3710      	adds	r7, #16
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	4613      	mov	r3, r2
 800aa0c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa0e:	88fb      	ldrh	r3, [r7, #6]
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	2100      	movs	r1, #0
 800aa14:	68f8      	ldr	r0, [r7, #12]
 800aa16:	f000 fcb6 	bl	800b386 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa1a:	2300      	movs	r3, #0
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b082      	sub	sp, #8
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2204      	movs	r2, #4
 800aa30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa34:	2300      	movs	r3, #0
 800aa36:	2200      	movs	r2, #0
 800aa38:	2100      	movs	r1, #0
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f000 fc80 	bl	800b340 <USBD_LL_Transmit>

  return USBD_OK;
 800aa40:	2300      	movs	r3, #0
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3708      	adds	r7, #8
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}

0800aa4a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa4a:	b580      	push	{r7, lr}
 800aa4c:	b082      	sub	sp, #8
 800aa4e:	af00      	add	r7, sp, #0
 800aa50:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2205      	movs	r2, #5
 800aa56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	2100      	movs	r1, #0
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 fc90 	bl	800b386 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa66:	2300      	movs	r3, #0
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3708      	adds	r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa74:	2200      	movs	r2, #0
 800aa76:	4912      	ldr	r1, [pc, #72]	@ (800aac0 <MX_USB_DEVICE_Init+0x50>)
 800aa78:	4812      	ldr	r0, [pc, #72]	@ (800aac4 <MX_USB_DEVICE_Init+0x54>)
 800aa7a:	f7fe ff2a 	bl	80098d2 <USBD_Init>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d001      	beq.n	800aa88 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa84:	f7f7 fd20 	bl	80024c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa88:	490f      	ldr	r1, [pc, #60]	@ (800aac8 <MX_USB_DEVICE_Init+0x58>)
 800aa8a:	480e      	ldr	r0, [pc, #56]	@ (800aac4 <MX_USB_DEVICE_Init+0x54>)
 800aa8c:	f7fe ff4c 	bl	8009928 <USBD_RegisterClass>
 800aa90:	4603      	mov	r3, r0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d001      	beq.n	800aa9a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa96:	f7f7 fd17 	bl	80024c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa9a:	490c      	ldr	r1, [pc, #48]	@ (800aacc <MX_USB_DEVICE_Init+0x5c>)
 800aa9c:	4809      	ldr	r0, [pc, #36]	@ (800aac4 <MX_USB_DEVICE_Init+0x54>)
 800aa9e:	f7fe fe7d 	bl	800979c <USBD_CDC_RegisterInterface>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d001      	beq.n	800aaac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aaa8:	f7f7 fd0e 	bl	80024c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aaac:	4805      	ldr	r0, [pc, #20]	@ (800aac4 <MX_USB_DEVICE_Init+0x54>)
 800aaae:	f7fe ff54 	bl	800995a <USBD_Start>
 800aab2:	4603      	mov	r3, r0
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d001      	beq.n	800aabc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aab8:	f7f7 fd06 	bl	80024c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aabc:	bf00      	nop
 800aabe:	bd80      	pop	{r7, pc}
 800aac0:	2000018c 	.word	0x2000018c
 800aac4:	20000524 	.word	0x20000524
 800aac8:	20000078 	.word	0x20000078
 800aacc:	2000017c 	.word	0x2000017c

0800aad0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aad4:	2200      	movs	r2, #0
 800aad6:	4905      	ldr	r1, [pc, #20]	@ (800aaec <CDC_Init_FS+0x1c>)
 800aad8:	4805      	ldr	r0, [pc, #20]	@ (800aaf0 <CDC_Init_FS+0x20>)
 800aada:	f7fe fe75 	bl	80097c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aade:	4905      	ldr	r1, [pc, #20]	@ (800aaf4 <CDC_Init_FS+0x24>)
 800aae0:	4803      	ldr	r0, [pc, #12]	@ (800aaf0 <CDC_Init_FS+0x20>)
 800aae2:	f7fe fe8a 	bl	80097fa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aae6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	20000be8 	.word	0x20000be8
 800aaf0:	20000524 	.word	0x20000524
 800aaf4:	200007e8 	.word	0x200007e8

0800aaf8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aafc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bc80      	pop	{r7}
 800ab04:	4770      	bx	lr
	...

0800ab08 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b083      	sub	sp, #12
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	4603      	mov	r3, r0
 800ab10:	6039      	str	r1, [r7, #0]
 800ab12:	71fb      	strb	r3, [r7, #7]
 800ab14:	4613      	mov	r3, r2
 800ab16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ab18:	79fb      	ldrb	r3, [r7, #7]
 800ab1a:	2b23      	cmp	r3, #35	@ 0x23
 800ab1c:	d84a      	bhi.n	800abb4 <CDC_Control_FS+0xac>
 800ab1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab24 <CDC_Control_FS+0x1c>)
 800ab20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab24:	0800abb5 	.word	0x0800abb5
 800ab28:	0800abb5 	.word	0x0800abb5
 800ab2c:	0800abb5 	.word	0x0800abb5
 800ab30:	0800abb5 	.word	0x0800abb5
 800ab34:	0800abb5 	.word	0x0800abb5
 800ab38:	0800abb5 	.word	0x0800abb5
 800ab3c:	0800abb5 	.word	0x0800abb5
 800ab40:	0800abb5 	.word	0x0800abb5
 800ab44:	0800abb5 	.word	0x0800abb5
 800ab48:	0800abb5 	.word	0x0800abb5
 800ab4c:	0800abb5 	.word	0x0800abb5
 800ab50:	0800abb5 	.word	0x0800abb5
 800ab54:	0800abb5 	.word	0x0800abb5
 800ab58:	0800abb5 	.word	0x0800abb5
 800ab5c:	0800abb5 	.word	0x0800abb5
 800ab60:	0800abb5 	.word	0x0800abb5
 800ab64:	0800abb5 	.word	0x0800abb5
 800ab68:	0800abb5 	.word	0x0800abb5
 800ab6c:	0800abb5 	.word	0x0800abb5
 800ab70:	0800abb5 	.word	0x0800abb5
 800ab74:	0800abb5 	.word	0x0800abb5
 800ab78:	0800abb5 	.word	0x0800abb5
 800ab7c:	0800abb5 	.word	0x0800abb5
 800ab80:	0800abb5 	.word	0x0800abb5
 800ab84:	0800abb5 	.word	0x0800abb5
 800ab88:	0800abb5 	.word	0x0800abb5
 800ab8c:	0800abb5 	.word	0x0800abb5
 800ab90:	0800abb5 	.word	0x0800abb5
 800ab94:	0800abb5 	.word	0x0800abb5
 800ab98:	0800abb5 	.word	0x0800abb5
 800ab9c:	0800abb5 	.word	0x0800abb5
 800aba0:	0800abb5 	.word	0x0800abb5
 800aba4:	0800abb5 	.word	0x0800abb5
 800aba8:	0800abb5 	.word	0x0800abb5
 800abac:	0800abb5 	.word	0x0800abb5
 800abb0:	0800abb5 	.word	0x0800abb5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800abb4:	bf00      	nop
  }

  return (USBD_OK);
 800abb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800abb8:	4618      	mov	r0, r3
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bc80      	pop	{r7}
 800abc0:	4770      	bx	lr
 800abc2:	bf00      	nop

0800abc4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abce:	6879      	ldr	r1, [r7, #4]
 800abd0:	4805      	ldr	r0, [pc, #20]	@ (800abe8 <CDC_Receive_FS+0x24>)
 800abd2:	f7fe fe12 	bl	80097fa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abd6:	4804      	ldr	r0, [pc, #16]	@ (800abe8 <CDC_Receive_FS+0x24>)
 800abd8:	f7fe fe51 	bl	800987e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800abdc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3708      	adds	r7, #8
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	20000524 	.word	0x20000524

0800abec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b084      	sub	sp, #16
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	460b      	mov	r3, r1
 800abf6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800abf8:	2300      	movs	r3, #0
 800abfa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800abfc:	4b0d      	ldr	r3, [pc, #52]	@ (800ac34 <CDC_Transmit_FS+0x48>)
 800abfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac02:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d001      	beq.n	800ac12 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	e00b      	b.n	800ac2a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ac12:	887b      	ldrh	r3, [r7, #2]
 800ac14:	461a      	mov	r2, r3
 800ac16:	6879      	ldr	r1, [r7, #4]
 800ac18:	4806      	ldr	r0, [pc, #24]	@ (800ac34 <CDC_Transmit_FS+0x48>)
 800ac1a:	f7fe fdd5 	bl	80097c8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ac1e:	4805      	ldr	r0, [pc, #20]	@ (800ac34 <CDC_Transmit_FS+0x48>)
 800ac20:	f7fe fdfe 	bl	8009820 <USBD_CDC_TransmitPacket>
 800ac24:	4603      	mov	r3, r0
 800ac26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ac28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3710      	adds	r7, #16
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}
 800ac32:	bf00      	nop
 800ac34:	20000524 	.word	0x20000524

0800ac38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	4603      	mov	r3, r0
 800ac40:	6039      	str	r1, [r7, #0]
 800ac42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	2212      	movs	r2, #18
 800ac48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ac4a:	4b03      	ldr	r3, [pc, #12]	@ (800ac58 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bc80      	pop	{r7}
 800ac54:	4770      	bx	lr
 800ac56:	bf00      	nop
 800ac58:	200001a8 	.word	0x200001a8

0800ac5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	4603      	mov	r3, r0
 800ac64:	6039      	str	r1, [r7, #0]
 800ac66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	2204      	movs	r2, #4
 800ac6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ac6e:	4b03      	ldr	r3, [pc, #12]	@ (800ac7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	370c      	adds	r7, #12
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bc80      	pop	{r7}
 800ac78:	4770      	bx	lr
 800ac7a:	bf00      	nop
 800ac7c:	200001bc 	.word	0x200001bc

0800ac80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	4603      	mov	r3, r0
 800ac88:	6039      	str	r1, [r7, #0]
 800ac8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac8c:	79fb      	ldrb	r3, [r7, #7]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d105      	bne.n	800ac9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac92:	683a      	ldr	r2, [r7, #0]
 800ac94:	4907      	ldr	r1, [pc, #28]	@ (800acb4 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac96:	4808      	ldr	r0, [pc, #32]	@ (800acb8 <USBD_FS_ProductStrDescriptor+0x38>)
 800ac98:	f7ff fe0d 	bl	800a8b6 <USBD_GetString>
 800ac9c:	e004      	b.n	800aca8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	4904      	ldr	r1, [pc, #16]	@ (800acb4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aca2:	4805      	ldr	r0, [pc, #20]	@ (800acb8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aca4:	f7ff fe07 	bl	800a8b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aca8:	4b02      	ldr	r3, [pc, #8]	@ (800acb4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3708      	adds	r7, #8
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	20000fe8 	.word	0x20000fe8
 800acb8:	0800b740 	.word	0x0800b740

0800acbc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	4603      	mov	r3, r0
 800acc4:	6039      	str	r1, [r7, #0]
 800acc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	4904      	ldr	r1, [pc, #16]	@ (800acdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800accc:	4804      	ldr	r0, [pc, #16]	@ (800ace0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800acce:	f7ff fdf2 	bl	800a8b6 <USBD_GetString>
  return USBD_StrDesc;
 800acd2:	4b02      	ldr	r3, [pc, #8]	@ (800acdc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3708      	adds	r7, #8
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}
 800acdc:	20000fe8 	.word	0x20000fe8
 800ace0:	0800b758 	.word	0x0800b758

0800ace4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b082      	sub	sp, #8
 800ace8:	af00      	add	r7, sp, #0
 800acea:	4603      	mov	r3, r0
 800acec:	6039      	str	r1, [r7, #0]
 800acee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	221a      	movs	r2, #26
 800acf4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800acf6:	f000 f843 	bl	800ad80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800acfa:	4b02      	ldr	r3, [pc, #8]	@ (800ad04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	3708      	adds	r7, #8
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bd80      	pop	{r7, pc}
 800ad04:	200001c0 	.word	0x200001c0

0800ad08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	4603      	mov	r3, r0
 800ad10:	6039      	str	r1, [r7, #0]
 800ad12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ad14:	79fb      	ldrb	r3, [r7, #7]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d105      	bne.n	800ad26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	4907      	ldr	r1, [pc, #28]	@ (800ad3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad1e:	4808      	ldr	r0, [pc, #32]	@ (800ad40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad20:	f7ff fdc9 	bl	800a8b6 <USBD_GetString>
 800ad24:	e004      	b.n	800ad30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	4904      	ldr	r1, [pc, #16]	@ (800ad3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad2a:	4805      	ldr	r0, [pc, #20]	@ (800ad40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad2c:	f7ff fdc3 	bl	800a8b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad30:	4b02      	ldr	r3, [pc, #8]	@ (800ad3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3708      	adds	r7, #8
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	20000fe8 	.word	0x20000fe8
 800ad40:	0800b76c 	.word	0x0800b76c

0800ad44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	6039      	str	r1, [r7, #0]
 800ad4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad50:	79fb      	ldrb	r3, [r7, #7]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d105      	bne.n	800ad62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad56:	683a      	ldr	r2, [r7, #0]
 800ad58:	4907      	ldr	r1, [pc, #28]	@ (800ad78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad5a:	4808      	ldr	r0, [pc, #32]	@ (800ad7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad5c:	f7ff fdab 	bl	800a8b6 <USBD_GetString>
 800ad60:	e004      	b.n	800ad6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad62:	683a      	ldr	r2, [r7, #0]
 800ad64:	4904      	ldr	r1, [pc, #16]	@ (800ad78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad66:	4805      	ldr	r0, [pc, #20]	@ (800ad7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad68:	f7ff fda5 	bl	800a8b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad6c:	4b02      	ldr	r3, [pc, #8]	@ (800ad78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3708      	adds	r7, #8
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	20000fe8 	.word	0x20000fe8
 800ad7c:	0800b778 	.word	0x0800b778

0800ad80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	4413      	add	r3, r2
 800ad8c:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d009      	beq.n	800ada8 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ad94:	2208      	movs	r2, #8
 800ad96:	4906      	ldr	r1, [pc, #24]	@ (800adb0 <Get_SerialNum+0x30>)
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f000 f80d 	bl	800adb8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ad9e:	2204      	movs	r2, #4
 800ada0:	4904      	ldr	r1, [pc, #16]	@ (800adb4 <Get_SerialNum+0x34>)
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 f808 	bl	800adb8 <IntToUnicode>
  }
}
 800ada8:	bf00      	nop
 800adaa:	3710      	adds	r7, #16
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	200001c2 	.word	0x200001c2
 800adb4:	200001d2 	.word	0x200001d2

0800adb8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800adb8:	b480      	push	{r7}
 800adba:	b087      	sub	sp, #28
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	60f8      	str	r0, [r7, #12]
 800adc0:	60b9      	str	r1, [r7, #8]
 800adc2:	4613      	mov	r3, r2
 800adc4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800adc6:	2300      	movs	r3, #0
 800adc8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800adca:	2300      	movs	r3, #0
 800adcc:	75fb      	strb	r3, [r7, #23]
 800adce:	e027      	b.n	800ae20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	0f1b      	lsrs	r3, r3, #28
 800add4:	2b09      	cmp	r3, #9
 800add6:	d80b      	bhi.n	800adf0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	0f1b      	lsrs	r3, r3, #28
 800addc:	b2da      	uxtb	r2, r3
 800adde:	7dfb      	ldrb	r3, [r7, #23]
 800ade0:	005b      	lsls	r3, r3, #1
 800ade2:	4619      	mov	r1, r3
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	440b      	add	r3, r1
 800ade8:	3230      	adds	r2, #48	@ 0x30
 800adea:	b2d2      	uxtb	r2, r2
 800adec:	701a      	strb	r2, [r3, #0]
 800adee:	e00a      	b.n	800ae06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	0f1b      	lsrs	r3, r3, #28
 800adf4:	b2da      	uxtb	r2, r3
 800adf6:	7dfb      	ldrb	r3, [r7, #23]
 800adf8:	005b      	lsls	r3, r3, #1
 800adfa:	4619      	mov	r1, r3
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	440b      	add	r3, r1
 800ae00:	3237      	adds	r2, #55	@ 0x37
 800ae02:	b2d2      	uxtb	r2, r2
 800ae04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	011b      	lsls	r3, r3, #4
 800ae0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ae0c:	7dfb      	ldrb	r3, [r7, #23]
 800ae0e:	005b      	lsls	r3, r3, #1
 800ae10:	3301      	adds	r3, #1
 800ae12:	68ba      	ldr	r2, [r7, #8]
 800ae14:	4413      	add	r3, r2
 800ae16:	2200      	movs	r2, #0
 800ae18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ae1a:	7dfb      	ldrb	r3, [r7, #23]
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	75fb      	strb	r3, [r7, #23]
 800ae20:	7dfa      	ldrb	r2, [r7, #23]
 800ae22:	79fb      	ldrb	r3, [r7, #7]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d3d3      	bcc.n	800add0 <IntToUnicode+0x18>
  }
}
 800ae28:	bf00      	nop
 800ae2a:	bf00      	nop
 800ae2c:	371c      	adds	r7, #28
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bc80      	pop	{r7}
 800ae32:	4770      	bx	lr

0800ae34 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b08a      	sub	sp, #40	@ 0x28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae3c:	f107 0314 	add.w	r3, r7, #20
 800ae40:	2200      	movs	r2, #0
 800ae42:	601a      	str	r2, [r3, #0]
 800ae44:	605a      	str	r2, [r3, #4]
 800ae46:	609a      	str	r2, [r3, #8]
 800ae48:	60da      	str	r2, [r3, #12]
 800ae4a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae54:	d147      	bne.n	800aee6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae56:	2300      	movs	r3, #0
 800ae58:	613b      	str	r3, [r7, #16]
 800ae5a:	4b25      	ldr	r3, [pc, #148]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800ae5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae5e:	4a24      	ldr	r2, [pc, #144]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800ae60:	f043 0301 	orr.w	r3, r3, #1
 800ae64:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae66:	4b22      	ldr	r3, [pc, #136]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800ae68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae6a:	f003 0301 	and.w	r3, r3, #1
 800ae6e:	613b      	str	r3, [r7, #16]
 800ae70:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ae72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae80:	f107 0314 	add.w	r3, r7, #20
 800ae84:	4619      	mov	r1, r3
 800ae86:	481b      	ldr	r0, [pc, #108]	@ (800aef4 <HAL_PCD_MspInit+0xc0>)
 800ae88:	f7f9 f94a 	bl	8004120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ae8c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ae90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae92:	2302      	movs	r3, #2
 800ae94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae96:	2300      	movs	r3, #0
 800ae98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae9a:	2303      	movs	r3, #3
 800ae9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ae9e:	230a      	movs	r3, #10
 800aea0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aea2:	f107 0314 	add.w	r3, r7, #20
 800aea6:	4619      	mov	r1, r3
 800aea8:	4812      	ldr	r0, [pc, #72]	@ (800aef4 <HAL_PCD_MspInit+0xc0>)
 800aeaa:	f7f9 f939 	bl	8004120 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aeae:	4b10      	ldr	r3, [pc, #64]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800aeb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeb2:	4a0f      	ldr	r2, [pc, #60]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800aeb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeb8:	6353      	str	r3, [r2, #52]	@ 0x34
 800aeba:	2300      	movs	r3, #0
 800aebc:	60fb      	str	r3, [r7, #12]
 800aebe:	4b0c      	ldr	r3, [pc, #48]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800aec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aec2:	4a0b      	ldr	r2, [pc, #44]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800aec4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aec8:	6453      	str	r3, [r2, #68]	@ 0x44
 800aeca:	4b09      	ldr	r3, [pc, #36]	@ (800aef0 <HAL_PCD_MspInit+0xbc>)
 800aecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aed2:	60fb      	str	r3, [r7, #12]
 800aed4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aed6:	2200      	movs	r2, #0
 800aed8:	2100      	movs	r1, #0
 800aeda:	2043      	movs	r0, #67	@ 0x43
 800aedc:	f7f9 f8e9 	bl	80040b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aee0:	2043      	movs	r0, #67	@ 0x43
 800aee2:	f7f9 f902 	bl	80040ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aee6:	bf00      	nop
 800aee8:	3728      	adds	r7, #40	@ 0x28
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}
 800aeee:	bf00      	nop
 800aef0:	40023800 	.word	0x40023800
 800aef4:	40020000 	.word	0x40020000

0800aef8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800af0c:	4619      	mov	r1, r3
 800af0e:	4610      	mov	r0, r2
 800af10:	f7fe fd6b 	bl	80099ea <USBD_LL_SetupStage>
}
 800af14:	bf00      	nop
 800af16:	3708      	adds	r7, #8
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	460b      	mov	r3, r1
 800af26:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800af2e:	78fa      	ldrb	r2, [r7, #3]
 800af30:	6879      	ldr	r1, [r7, #4]
 800af32:	4613      	mov	r3, r2
 800af34:	00db      	lsls	r3, r3, #3
 800af36:	4413      	add	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	440b      	add	r3, r1
 800af3c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	78fb      	ldrb	r3, [r7, #3]
 800af44:	4619      	mov	r1, r3
 800af46:	f7fe fd9d 	bl	8009a84 <USBD_LL_DataOutStage>
}
 800af4a:	bf00      	nop
 800af4c:	3708      	adds	r7, #8
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}

0800af52 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af52:	b580      	push	{r7, lr}
 800af54:	b082      	sub	sp, #8
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
 800af5a:	460b      	mov	r3, r1
 800af5c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800af64:	78fa      	ldrb	r2, [r7, #3]
 800af66:	6879      	ldr	r1, [r7, #4]
 800af68:	4613      	mov	r3, r2
 800af6a:	00db      	lsls	r3, r3, #3
 800af6c:	4413      	add	r3, r2
 800af6e:	009b      	lsls	r3, r3, #2
 800af70:	440b      	add	r3, r1
 800af72:	3320      	adds	r3, #32
 800af74:	681a      	ldr	r2, [r3, #0]
 800af76:	78fb      	ldrb	r3, [r7, #3]
 800af78:	4619      	mov	r1, r3
 800af7a:	f7fe fdf4 	bl	8009b66 <USBD_LL_DataInStage>
}
 800af7e:	bf00      	nop
 800af80:	3708      	adds	r7, #8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b082      	sub	sp, #8
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800af94:	4618      	mov	r0, r3
 800af96:	f7fe ff04 	bl	8009da2 <USBD_LL_SOF>
}
 800af9a:	bf00      	nop
 800af9c:	3708      	adds	r7, #8
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}

0800afa2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afa2:	b580      	push	{r7, lr}
 800afa4:	b084      	sub	sp, #16
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800afaa:	2301      	movs	r3, #1
 800afac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	79db      	ldrb	r3, [r3, #7]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d102      	bne.n	800afbc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800afb6:	2300      	movs	r3, #0
 800afb8:	73fb      	strb	r3, [r7, #15]
 800afba:	e008      	b.n	800afce <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	79db      	ldrb	r3, [r3, #7]
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d102      	bne.n	800afca <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800afc4:	2301      	movs	r3, #1
 800afc6:	73fb      	strb	r3, [r7, #15]
 800afc8:	e001      	b.n	800afce <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800afca:	f7f7 fa7d 	bl	80024c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800afd4:	7bfa      	ldrb	r2, [r7, #15]
 800afd6:	4611      	mov	r1, r2
 800afd8:	4618      	mov	r0, r3
 800afda:	f7fe feaa 	bl	8009d32 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7fe fe63 	bl	8009cb0 <USBD_LL_Reset>
}
 800afea:	bf00      	nop
 800afec:	3710      	adds	r7, #16
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
	...

0800aff4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b082      	sub	sp, #8
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b002:	4618      	mov	r0, r3
 800b004:	f7fe fea4 	bl	8009d50 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	6812      	ldr	r2, [r2, #0]
 800b016:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b01a:	f043 0301 	orr.w	r3, r3, #1
 800b01e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	7adb      	ldrb	r3, [r3, #11]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d005      	beq.n	800b034 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b028:	4b04      	ldr	r3, [pc, #16]	@ (800b03c <HAL_PCD_SuspendCallback+0x48>)
 800b02a:	691b      	ldr	r3, [r3, #16]
 800b02c:	4a03      	ldr	r2, [pc, #12]	@ (800b03c <HAL_PCD_SuspendCallback+0x48>)
 800b02e:	f043 0306 	orr.w	r3, r3, #6
 800b032:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b034:	bf00      	nop
 800b036:	3708      	adds	r7, #8
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	e000ed00 	.word	0xe000ed00

0800b040 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b04e:	4618      	mov	r0, r3
 800b050:	f7fe fe92 	bl	8009d78 <USBD_LL_Resume>
}
 800b054:	bf00      	nop
 800b056:	3708      	adds	r7, #8
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}

0800b05c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b082      	sub	sp, #8
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	460b      	mov	r3, r1
 800b066:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b06e:	78fa      	ldrb	r2, [r7, #3]
 800b070:	4611      	mov	r1, r2
 800b072:	4618      	mov	r0, r3
 800b074:	f7fe febb 	bl	8009dee <USBD_LL_IsoOUTIncomplete>
}
 800b078:	bf00      	nop
 800b07a:	3708      	adds	r7, #8
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}

0800b080 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	460b      	mov	r3, r1
 800b08a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b092:	78fa      	ldrb	r2, [r7, #3]
 800b094:	4611      	mov	r1, r2
 800b096:	4618      	mov	r0, r3
 800b098:	f7fe fe9d 	bl	8009dd6 <USBD_LL_IsoINIncomplete>
}
 800b09c:	bf00      	nop
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7fe fea7 	bl	8009e06 <USBD_LL_DevConnected>
}
 800b0b8:	bf00      	nop
 800b0ba:	3708      	adds	r7, #8
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f7fe fea3 	bl	8009e1a <USBD_LL_DevDisconnected>
}
 800b0d4:	bf00      	nop
 800b0d6:	3708      	adds	r7, #8
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}

0800b0dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d139      	bne.n	800b160 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b0ec:	4a1f      	ldr	r2, [pc, #124]	@ (800b16c <USBD_LL_Init+0x90>)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	4a1d      	ldr	r2, [pc, #116]	@ (800b16c <USBD_LL_Init+0x90>)
 800b0f8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b0fc:	4b1b      	ldr	r3, [pc, #108]	@ (800b16c <USBD_LL_Init+0x90>)
 800b0fe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b102:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b104:	4b19      	ldr	r3, [pc, #100]	@ (800b16c <USBD_LL_Init+0x90>)
 800b106:	2204      	movs	r2, #4
 800b108:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b10a:	4b18      	ldr	r3, [pc, #96]	@ (800b16c <USBD_LL_Init+0x90>)
 800b10c:	2202      	movs	r2, #2
 800b10e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b110:	4b16      	ldr	r3, [pc, #88]	@ (800b16c <USBD_LL_Init+0x90>)
 800b112:	2200      	movs	r2, #0
 800b114:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b116:	4b15      	ldr	r3, [pc, #84]	@ (800b16c <USBD_LL_Init+0x90>)
 800b118:	2202      	movs	r2, #2
 800b11a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b11c:	4b13      	ldr	r3, [pc, #76]	@ (800b16c <USBD_LL_Init+0x90>)
 800b11e:	2200      	movs	r2, #0
 800b120:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b122:	4b12      	ldr	r3, [pc, #72]	@ (800b16c <USBD_LL_Init+0x90>)
 800b124:	2200      	movs	r2, #0
 800b126:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b128:	4b10      	ldr	r3, [pc, #64]	@ (800b16c <USBD_LL_Init+0x90>)
 800b12a:	2200      	movs	r2, #0
 800b12c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b12e:	4b0f      	ldr	r3, [pc, #60]	@ (800b16c <USBD_LL_Init+0x90>)
 800b130:	2200      	movs	r2, #0
 800b132:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b134:	480d      	ldr	r0, [pc, #52]	@ (800b16c <USBD_LL_Init+0x90>)
 800b136:	f7f9 f9c2 	bl	80044be <HAL_PCD_Init>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d001      	beq.n	800b144 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b140:	f7f7 f9c2 	bl	80024c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b144:	2180      	movs	r1, #128	@ 0x80
 800b146:	4809      	ldr	r0, [pc, #36]	@ (800b16c <USBD_LL_Init+0x90>)
 800b148:	f7fa fbca 	bl	80058e0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b14c:	2240      	movs	r2, #64	@ 0x40
 800b14e:	2100      	movs	r1, #0
 800b150:	4806      	ldr	r0, [pc, #24]	@ (800b16c <USBD_LL_Init+0x90>)
 800b152:	f7fa fb7f 	bl	8005854 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b156:	2280      	movs	r2, #128	@ 0x80
 800b158:	2101      	movs	r1, #1
 800b15a:	4804      	ldr	r0, [pc, #16]	@ (800b16c <USBD_LL_Init+0x90>)
 800b15c:	f7fa fb7a 	bl	8005854 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b160:	2300      	movs	r3, #0
}
 800b162:	4618      	mov	r0, r3
 800b164:	3708      	adds	r7, #8
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	200011e8 	.word	0x200011e8

0800b170 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b084      	sub	sp, #16
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b178:	2300      	movs	r3, #0
 800b17a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b17c:	2300      	movs	r3, #0
 800b17e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b186:	4618      	mov	r0, r3
 800b188:	f7f9 faa8 	bl	80046dc <HAL_PCD_Start>
 800b18c:	4603      	mov	r3, r0
 800b18e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b190:	7bfb      	ldrb	r3, [r7, #15]
 800b192:	4618      	mov	r0, r3
 800b194:	f000 f92e 	bl	800b3f4 <USBD_Get_USB_Status>
 800b198:	4603      	mov	r3, r0
 800b19a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b19c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3710      	adds	r7, #16
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b084      	sub	sp, #16
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
 800b1ae:	4608      	mov	r0, r1
 800b1b0:	4611      	mov	r1, r2
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	70fb      	strb	r3, [r7, #3]
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	70bb      	strb	r3, [r7, #2]
 800b1bc:	4613      	mov	r3, r2
 800b1be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b1ce:	78bb      	ldrb	r3, [r7, #2]
 800b1d0:	883a      	ldrh	r2, [r7, #0]
 800b1d2:	78f9      	ldrb	r1, [r7, #3]
 800b1d4:	f7f9 ff5b 	bl	800508e <HAL_PCD_EP_Open>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f000 f908 	bl	800b3f4 <USBD_Get_USB_Status>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3710      	adds	r7, #16
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}

0800b1f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1f2:	b580      	push	{r7, lr}
 800b1f4:	b084      	sub	sp, #16
 800b1f6:	af00      	add	r7, sp, #0
 800b1f8:	6078      	str	r0, [r7, #4]
 800b1fa:	460b      	mov	r3, r1
 800b1fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1fe:	2300      	movs	r3, #0
 800b200:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b202:	2300      	movs	r3, #0
 800b204:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b20c:	78fa      	ldrb	r2, [r7, #3]
 800b20e:	4611      	mov	r1, r2
 800b210:	4618      	mov	r0, r3
 800b212:	f7f9 ffa4 	bl	800515e <HAL_PCD_EP_Close>
 800b216:	4603      	mov	r3, r0
 800b218:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b21a:	7bfb      	ldrb	r3, [r7, #15]
 800b21c:	4618      	mov	r0, r3
 800b21e:	f000 f8e9 	bl	800b3f4 <USBD_Get_USB_Status>
 800b222:	4603      	mov	r3, r0
 800b224:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b226:	7bbb      	ldrb	r3, [r7, #14]
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3710      	adds	r7, #16
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
 800b238:	460b      	mov	r3, r1
 800b23a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b23c:	2300      	movs	r3, #0
 800b23e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b240:	2300      	movs	r3, #0
 800b242:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b24a:	78fa      	ldrb	r2, [r7, #3]
 800b24c:	4611      	mov	r1, r2
 800b24e:	4618      	mov	r0, r3
 800b250:	f7fa f85b 	bl	800530a <HAL_PCD_EP_SetStall>
 800b254:	4603      	mov	r3, r0
 800b256:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b258:	7bfb      	ldrb	r3, [r7, #15]
 800b25a:	4618      	mov	r0, r3
 800b25c:	f000 f8ca 	bl	800b3f4 <USBD_Get_USB_Status>
 800b260:	4603      	mov	r3, r0
 800b262:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b264:	7bbb      	ldrb	r3, [r7, #14]
}
 800b266:	4618      	mov	r0, r3
 800b268:	3710      	adds	r7, #16
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}

0800b26e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b26e:	b580      	push	{r7, lr}
 800b270:	b084      	sub	sp, #16
 800b272:	af00      	add	r7, sp, #0
 800b274:	6078      	str	r0, [r7, #4]
 800b276:	460b      	mov	r3, r1
 800b278:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b27a:	2300      	movs	r3, #0
 800b27c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b27e:	2300      	movs	r3, #0
 800b280:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b288:	78fa      	ldrb	r2, [r7, #3]
 800b28a:	4611      	mov	r1, r2
 800b28c:	4618      	mov	r0, r3
 800b28e:	f7fa f89f 	bl	80053d0 <HAL_PCD_EP_ClrStall>
 800b292:	4603      	mov	r3, r0
 800b294:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b296:	7bfb      	ldrb	r3, [r7, #15]
 800b298:	4618      	mov	r0, r3
 800b29a:	f000 f8ab 	bl	800b3f4 <USBD_Get_USB_Status>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3710      	adds	r7, #16
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b085      	sub	sp, #20
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
 800b2b4:	460b      	mov	r3, r1
 800b2b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b2be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b2c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	da0b      	bge.n	800b2e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b2c8:	78fb      	ldrb	r3, [r7, #3]
 800b2ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2ce:	68f9      	ldr	r1, [r7, #12]
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	00db      	lsls	r3, r3, #3
 800b2d4:	4413      	add	r3, r2
 800b2d6:	009b      	lsls	r3, r3, #2
 800b2d8:	440b      	add	r3, r1
 800b2da:	3316      	adds	r3, #22
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	e00b      	b.n	800b2f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b2e0:	78fb      	ldrb	r3, [r7, #3]
 800b2e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2e6:	68f9      	ldr	r1, [r7, #12]
 800b2e8:	4613      	mov	r3, r2
 800b2ea:	00db      	lsls	r3, r3, #3
 800b2ec:	4413      	add	r3, r2
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	440b      	add	r3, r1
 800b2f2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b2f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3714      	adds	r7, #20
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bc80      	pop	{r7}
 800b300:	4770      	bx	lr

0800b302 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b302:	b580      	push	{r7, lr}
 800b304:	b084      	sub	sp, #16
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
 800b30a:	460b      	mov	r3, r1
 800b30c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b30e:	2300      	movs	r3, #0
 800b310:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b312:	2300      	movs	r3, #0
 800b314:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b31c:	78fa      	ldrb	r2, [r7, #3]
 800b31e:	4611      	mov	r1, r2
 800b320:	4618      	mov	r0, r3
 800b322:	f7f9 fe90 	bl	8005046 <HAL_PCD_SetAddress>
 800b326:	4603      	mov	r3, r0
 800b328:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b32a:	7bfb      	ldrb	r3, [r7, #15]
 800b32c:	4618      	mov	r0, r3
 800b32e:	f000 f861 	bl	800b3f4 <USBD_Get_USB_Status>
 800b332:	4603      	mov	r3, r0
 800b334:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b336:	7bbb      	ldrb	r3, [r7, #14]
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3710      	adds	r7, #16
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}

0800b340 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b086      	sub	sp, #24
 800b344:	af00      	add	r7, sp, #0
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	607a      	str	r2, [r7, #4]
 800b34a:	461a      	mov	r2, r3
 800b34c:	460b      	mov	r3, r1
 800b34e:	72fb      	strb	r3, [r7, #11]
 800b350:	4613      	mov	r3, r2
 800b352:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b354:	2300      	movs	r3, #0
 800b356:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b358:	2300      	movs	r3, #0
 800b35a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b362:	893b      	ldrh	r3, [r7, #8]
 800b364:	7af9      	ldrb	r1, [r7, #11]
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	f7f9 ff95 	bl	8005296 <HAL_PCD_EP_Transmit>
 800b36c:	4603      	mov	r3, r0
 800b36e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b370:	7dfb      	ldrb	r3, [r7, #23]
 800b372:	4618      	mov	r0, r3
 800b374:	f000 f83e 	bl	800b3f4 <USBD_Get_USB_Status>
 800b378:	4603      	mov	r3, r0
 800b37a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b37c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3718      	adds	r7, #24
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b086      	sub	sp, #24
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	60f8      	str	r0, [r7, #12]
 800b38e:	607a      	str	r2, [r7, #4]
 800b390:	461a      	mov	r2, r3
 800b392:	460b      	mov	r3, r1
 800b394:	72fb      	strb	r3, [r7, #11]
 800b396:	4613      	mov	r3, r2
 800b398:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b39a:	2300      	movs	r3, #0
 800b39c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b3a8:	893b      	ldrh	r3, [r7, #8]
 800b3aa:	7af9      	ldrb	r1, [r7, #11]
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	f7f9 ff20 	bl	80051f2 <HAL_PCD_EP_Receive>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3b6:	7dfb      	ldrb	r3, [r7, #23]
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f000 f81b 	bl	800b3f4 <USBD_Get_USB_Status>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3c2:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3718      	adds	r7, #24
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	460b      	mov	r3, r1
 800b3d6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b3de:	78fa      	ldrb	r2, [r7, #3]
 800b3e0:	4611      	mov	r1, r2
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7f9 ff40 	bl	8005268 <HAL_PCD_EP_GetRxCount>
 800b3e8:	4603      	mov	r3, r0
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3708      	adds	r7, #8
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
	...

0800b3f4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3fe:	2300      	movs	r3, #0
 800b400:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b402:	79fb      	ldrb	r3, [r7, #7]
 800b404:	2b03      	cmp	r3, #3
 800b406:	d817      	bhi.n	800b438 <USBD_Get_USB_Status+0x44>
 800b408:	a201      	add	r2, pc, #4	@ (adr r2, 800b410 <USBD_Get_USB_Status+0x1c>)
 800b40a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b40e:	bf00      	nop
 800b410:	0800b421 	.word	0x0800b421
 800b414:	0800b427 	.word	0x0800b427
 800b418:	0800b42d 	.word	0x0800b42d
 800b41c:	0800b433 	.word	0x0800b433
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b420:	2300      	movs	r3, #0
 800b422:	73fb      	strb	r3, [r7, #15]
    break;
 800b424:	e00b      	b.n	800b43e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b426:	2302      	movs	r3, #2
 800b428:	73fb      	strb	r3, [r7, #15]
    break;
 800b42a:	e008      	b.n	800b43e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b42c:	2301      	movs	r3, #1
 800b42e:	73fb      	strb	r3, [r7, #15]
    break;
 800b430:	e005      	b.n	800b43e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b432:	2302      	movs	r3, #2
 800b434:	73fb      	strb	r3, [r7, #15]
    break;
 800b436:	e002      	b.n	800b43e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b438:	2302      	movs	r3, #2
 800b43a:	73fb      	strb	r3, [r7, #15]
    break;
 800b43c:	bf00      	nop
  }
  return usb_status;
 800b43e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b440:	4618      	mov	r0, r3
 800b442:	3714      	adds	r7, #20
 800b444:	46bd      	mov	sp, r7
 800b446:	bc80      	pop	{r7}
 800b448:	4770      	bx	lr
 800b44a:	bf00      	nop

0800b44c <malloc>:
 800b44c:	4b02      	ldr	r3, [pc, #8]	@ (800b458 <malloc+0xc>)
 800b44e:	4601      	mov	r1, r0
 800b450:	6818      	ldr	r0, [r3, #0]
 800b452:	f000 b82d 	b.w	800b4b0 <_malloc_r>
 800b456:	bf00      	nop
 800b458:	200001dc 	.word	0x200001dc

0800b45c <free>:
 800b45c:	4b02      	ldr	r3, [pc, #8]	@ (800b468 <free+0xc>)
 800b45e:	4601      	mov	r1, r0
 800b460:	6818      	ldr	r0, [r3, #0]
 800b462:	f000 b903 	b.w	800b66c <_free_r>
 800b466:	bf00      	nop
 800b468:	200001dc 	.word	0x200001dc

0800b46c <sbrk_aligned>:
 800b46c:	b570      	push	{r4, r5, r6, lr}
 800b46e:	4e0f      	ldr	r6, [pc, #60]	@ (800b4ac <sbrk_aligned+0x40>)
 800b470:	460c      	mov	r4, r1
 800b472:	6831      	ldr	r1, [r6, #0]
 800b474:	4605      	mov	r5, r0
 800b476:	b911      	cbnz	r1, 800b47e <sbrk_aligned+0x12>
 800b478:	f000 f8ae 	bl	800b5d8 <_sbrk_r>
 800b47c:	6030      	str	r0, [r6, #0]
 800b47e:	4621      	mov	r1, r4
 800b480:	4628      	mov	r0, r5
 800b482:	f000 f8a9 	bl	800b5d8 <_sbrk_r>
 800b486:	1c43      	adds	r3, r0, #1
 800b488:	d103      	bne.n	800b492 <sbrk_aligned+0x26>
 800b48a:	f04f 34ff 	mov.w	r4, #4294967295
 800b48e:	4620      	mov	r0, r4
 800b490:	bd70      	pop	{r4, r5, r6, pc}
 800b492:	1cc4      	adds	r4, r0, #3
 800b494:	f024 0403 	bic.w	r4, r4, #3
 800b498:	42a0      	cmp	r0, r4
 800b49a:	d0f8      	beq.n	800b48e <sbrk_aligned+0x22>
 800b49c:	1a21      	subs	r1, r4, r0
 800b49e:	4628      	mov	r0, r5
 800b4a0:	f000 f89a 	bl	800b5d8 <_sbrk_r>
 800b4a4:	3001      	adds	r0, #1
 800b4a6:	d1f2      	bne.n	800b48e <sbrk_aligned+0x22>
 800b4a8:	e7ef      	b.n	800b48a <sbrk_aligned+0x1e>
 800b4aa:	bf00      	nop
 800b4ac:	200016c4 	.word	0x200016c4

0800b4b0 <_malloc_r>:
 800b4b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4b4:	1ccd      	adds	r5, r1, #3
 800b4b6:	f025 0503 	bic.w	r5, r5, #3
 800b4ba:	3508      	adds	r5, #8
 800b4bc:	2d0c      	cmp	r5, #12
 800b4be:	bf38      	it	cc
 800b4c0:	250c      	movcc	r5, #12
 800b4c2:	2d00      	cmp	r5, #0
 800b4c4:	4606      	mov	r6, r0
 800b4c6:	db01      	blt.n	800b4cc <_malloc_r+0x1c>
 800b4c8:	42a9      	cmp	r1, r5
 800b4ca:	d904      	bls.n	800b4d6 <_malloc_r+0x26>
 800b4cc:	230c      	movs	r3, #12
 800b4ce:	6033      	str	r3, [r6, #0]
 800b4d0:	2000      	movs	r0, #0
 800b4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b5ac <_malloc_r+0xfc>
 800b4da:	f000 f869 	bl	800b5b0 <__malloc_lock>
 800b4de:	f8d8 3000 	ldr.w	r3, [r8]
 800b4e2:	461c      	mov	r4, r3
 800b4e4:	bb44      	cbnz	r4, 800b538 <_malloc_r+0x88>
 800b4e6:	4629      	mov	r1, r5
 800b4e8:	4630      	mov	r0, r6
 800b4ea:	f7ff ffbf 	bl	800b46c <sbrk_aligned>
 800b4ee:	1c43      	adds	r3, r0, #1
 800b4f0:	4604      	mov	r4, r0
 800b4f2:	d158      	bne.n	800b5a6 <_malloc_r+0xf6>
 800b4f4:	f8d8 4000 	ldr.w	r4, [r8]
 800b4f8:	4627      	mov	r7, r4
 800b4fa:	2f00      	cmp	r7, #0
 800b4fc:	d143      	bne.n	800b586 <_malloc_r+0xd6>
 800b4fe:	2c00      	cmp	r4, #0
 800b500:	d04b      	beq.n	800b59a <_malloc_r+0xea>
 800b502:	6823      	ldr	r3, [r4, #0]
 800b504:	4639      	mov	r1, r7
 800b506:	4630      	mov	r0, r6
 800b508:	eb04 0903 	add.w	r9, r4, r3
 800b50c:	f000 f864 	bl	800b5d8 <_sbrk_r>
 800b510:	4581      	cmp	r9, r0
 800b512:	d142      	bne.n	800b59a <_malloc_r+0xea>
 800b514:	6821      	ldr	r1, [r4, #0]
 800b516:	4630      	mov	r0, r6
 800b518:	1a6d      	subs	r5, r5, r1
 800b51a:	4629      	mov	r1, r5
 800b51c:	f7ff ffa6 	bl	800b46c <sbrk_aligned>
 800b520:	3001      	adds	r0, #1
 800b522:	d03a      	beq.n	800b59a <_malloc_r+0xea>
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	442b      	add	r3, r5
 800b528:	6023      	str	r3, [r4, #0]
 800b52a:	f8d8 3000 	ldr.w	r3, [r8]
 800b52e:	685a      	ldr	r2, [r3, #4]
 800b530:	bb62      	cbnz	r2, 800b58c <_malloc_r+0xdc>
 800b532:	f8c8 7000 	str.w	r7, [r8]
 800b536:	e00f      	b.n	800b558 <_malloc_r+0xa8>
 800b538:	6822      	ldr	r2, [r4, #0]
 800b53a:	1b52      	subs	r2, r2, r5
 800b53c:	d420      	bmi.n	800b580 <_malloc_r+0xd0>
 800b53e:	2a0b      	cmp	r2, #11
 800b540:	d917      	bls.n	800b572 <_malloc_r+0xc2>
 800b542:	1961      	adds	r1, r4, r5
 800b544:	42a3      	cmp	r3, r4
 800b546:	6025      	str	r5, [r4, #0]
 800b548:	bf18      	it	ne
 800b54a:	6059      	strne	r1, [r3, #4]
 800b54c:	6863      	ldr	r3, [r4, #4]
 800b54e:	bf08      	it	eq
 800b550:	f8c8 1000 	streq.w	r1, [r8]
 800b554:	5162      	str	r2, [r4, r5]
 800b556:	604b      	str	r3, [r1, #4]
 800b558:	4630      	mov	r0, r6
 800b55a:	f000 f82f 	bl	800b5bc <__malloc_unlock>
 800b55e:	f104 000b 	add.w	r0, r4, #11
 800b562:	1d23      	adds	r3, r4, #4
 800b564:	f020 0007 	bic.w	r0, r0, #7
 800b568:	1ac2      	subs	r2, r0, r3
 800b56a:	bf1c      	itt	ne
 800b56c:	1a1b      	subne	r3, r3, r0
 800b56e:	50a3      	strne	r3, [r4, r2]
 800b570:	e7af      	b.n	800b4d2 <_malloc_r+0x22>
 800b572:	6862      	ldr	r2, [r4, #4]
 800b574:	42a3      	cmp	r3, r4
 800b576:	bf0c      	ite	eq
 800b578:	f8c8 2000 	streq.w	r2, [r8]
 800b57c:	605a      	strne	r2, [r3, #4]
 800b57e:	e7eb      	b.n	800b558 <_malloc_r+0xa8>
 800b580:	4623      	mov	r3, r4
 800b582:	6864      	ldr	r4, [r4, #4]
 800b584:	e7ae      	b.n	800b4e4 <_malloc_r+0x34>
 800b586:	463c      	mov	r4, r7
 800b588:	687f      	ldr	r7, [r7, #4]
 800b58a:	e7b6      	b.n	800b4fa <_malloc_r+0x4a>
 800b58c:	461a      	mov	r2, r3
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	42a3      	cmp	r3, r4
 800b592:	d1fb      	bne.n	800b58c <_malloc_r+0xdc>
 800b594:	2300      	movs	r3, #0
 800b596:	6053      	str	r3, [r2, #4]
 800b598:	e7de      	b.n	800b558 <_malloc_r+0xa8>
 800b59a:	230c      	movs	r3, #12
 800b59c:	4630      	mov	r0, r6
 800b59e:	6033      	str	r3, [r6, #0]
 800b5a0:	f000 f80c 	bl	800b5bc <__malloc_unlock>
 800b5a4:	e794      	b.n	800b4d0 <_malloc_r+0x20>
 800b5a6:	6005      	str	r5, [r0, #0]
 800b5a8:	e7d6      	b.n	800b558 <_malloc_r+0xa8>
 800b5aa:	bf00      	nop
 800b5ac:	200016c8 	.word	0x200016c8

0800b5b0 <__malloc_lock>:
 800b5b0:	4801      	ldr	r0, [pc, #4]	@ (800b5b8 <__malloc_lock+0x8>)
 800b5b2:	f000 b84b 	b.w	800b64c <__retarget_lock_acquire_recursive>
 800b5b6:	bf00      	nop
 800b5b8:	20001808 	.word	0x20001808

0800b5bc <__malloc_unlock>:
 800b5bc:	4801      	ldr	r0, [pc, #4]	@ (800b5c4 <__malloc_unlock+0x8>)
 800b5be:	f000 b846 	b.w	800b64e <__retarget_lock_release_recursive>
 800b5c2:	bf00      	nop
 800b5c4:	20001808 	.word	0x20001808

0800b5c8 <memset>:
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	4402      	add	r2, r0
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	d100      	bne.n	800b5d2 <memset+0xa>
 800b5d0:	4770      	bx	lr
 800b5d2:	f803 1b01 	strb.w	r1, [r3], #1
 800b5d6:	e7f9      	b.n	800b5cc <memset+0x4>

0800b5d8 <_sbrk_r>:
 800b5d8:	b538      	push	{r3, r4, r5, lr}
 800b5da:	2300      	movs	r3, #0
 800b5dc:	4d05      	ldr	r5, [pc, #20]	@ (800b5f4 <_sbrk_r+0x1c>)
 800b5de:	4604      	mov	r4, r0
 800b5e0:	4608      	mov	r0, r1
 800b5e2:	602b      	str	r3, [r5, #0]
 800b5e4:	f7f7 f896 	bl	8002714 <_sbrk>
 800b5e8:	1c43      	adds	r3, r0, #1
 800b5ea:	d102      	bne.n	800b5f2 <_sbrk_r+0x1a>
 800b5ec:	682b      	ldr	r3, [r5, #0]
 800b5ee:	b103      	cbz	r3, 800b5f2 <_sbrk_r+0x1a>
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	bd38      	pop	{r3, r4, r5, pc}
 800b5f4:	20001804 	.word	0x20001804

0800b5f8 <__errno>:
 800b5f8:	4b01      	ldr	r3, [pc, #4]	@ (800b600 <__errno+0x8>)
 800b5fa:	6818      	ldr	r0, [r3, #0]
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	200001dc 	.word	0x200001dc

0800b604 <__libc_init_array>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	2600      	movs	r6, #0
 800b608:	4d0c      	ldr	r5, [pc, #48]	@ (800b63c <__libc_init_array+0x38>)
 800b60a:	4c0d      	ldr	r4, [pc, #52]	@ (800b640 <__libc_init_array+0x3c>)
 800b60c:	1b64      	subs	r4, r4, r5
 800b60e:	10a4      	asrs	r4, r4, #2
 800b610:	42a6      	cmp	r6, r4
 800b612:	d109      	bne.n	800b628 <__libc_init_array+0x24>
 800b614:	f000 f872 	bl	800b6fc <_init>
 800b618:	2600      	movs	r6, #0
 800b61a:	4d0a      	ldr	r5, [pc, #40]	@ (800b644 <__libc_init_array+0x40>)
 800b61c:	4c0a      	ldr	r4, [pc, #40]	@ (800b648 <__libc_init_array+0x44>)
 800b61e:	1b64      	subs	r4, r4, r5
 800b620:	10a4      	asrs	r4, r4, #2
 800b622:	42a6      	cmp	r6, r4
 800b624:	d105      	bne.n	800b632 <__libc_init_array+0x2e>
 800b626:	bd70      	pop	{r4, r5, r6, pc}
 800b628:	f855 3b04 	ldr.w	r3, [r5], #4
 800b62c:	4798      	blx	r3
 800b62e:	3601      	adds	r6, #1
 800b630:	e7ee      	b.n	800b610 <__libc_init_array+0xc>
 800b632:	f855 3b04 	ldr.w	r3, [r5], #4
 800b636:	4798      	blx	r3
 800b638:	3601      	adds	r6, #1
 800b63a:	e7f2      	b.n	800b622 <__libc_init_array+0x1e>
 800b63c:	0800bba0 	.word	0x0800bba0
 800b640:	0800bba0 	.word	0x0800bba0
 800b644:	0800bba0 	.word	0x0800bba0
 800b648:	0800bba4 	.word	0x0800bba4

0800b64c <__retarget_lock_acquire_recursive>:
 800b64c:	4770      	bx	lr

0800b64e <__retarget_lock_release_recursive>:
 800b64e:	4770      	bx	lr

0800b650 <memcpy>:
 800b650:	440a      	add	r2, r1
 800b652:	4291      	cmp	r1, r2
 800b654:	f100 33ff 	add.w	r3, r0, #4294967295
 800b658:	d100      	bne.n	800b65c <memcpy+0xc>
 800b65a:	4770      	bx	lr
 800b65c:	b510      	push	{r4, lr}
 800b65e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b662:	4291      	cmp	r1, r2
 800b664:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b668:	d1f9      	bne.n	800b65e <memcpy+0xe>
 800b66a:	bd10      	pop	{r4, pc}

0800b66c <_free_r>:
 800b66c:	b538      	push	{r3, r4, r5, lr}
 800b66e:	4605      	mov	r5, r0
 800b670:	2900      	cmp	r1, #0
 800b672:	d040      	beq.n	800b6f6 <_free_r+0x8a>
 800b674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b678:	1f0c      	subs	r4, r1, #4
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	bfb8      	it	lt
 800b67e:	18e4      	addlt	r4, r4, r3
 800b680:	f7ff ff96 	bl	800b5b0 <__malloc_lock>
 800b684:	4a1c      	ldr	r2, [pc, #112]	@ (800b6f8 <_free_r+0x8c>)
 800b686:	6813      	ldr	r3, [r2, #0]
 800b688:	b933      	cbnz	r3, 800b698 <_free_r+0x2c>
 800b68a:	6063      	str	r3, [r4, #4]
 800b68c:	6014      	str	r4, [r2, #0]
 800b68e:	4628      	mov	r0, r5
 800b690:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b694:	f7ff bf92 	b.w	800b5bc <__malloc_unlock>
 800b698:	42a3      	cmp	r3, r4
 800b69a:	d908      	bls.n	800b6ae <_free_r+0x42>
 800b69c:	6820      	ldr	r0, [r4, #0]
 800b69e:	1821      	adds	r1, r4, r0
 800b6a0:	428b      	cmp	r3, r1
 800b6a2:	bf01      	itttt	eq
 800b6a4:	6819      	ldreq	r1, [r3, #0]
 800b6a6:	685b      	ldreq	r3, [r3, #4]
 800b6a8:	1809      	addeq	r1, r1, r0
 800b6aa:	6021      	streq	r1, [r4, #0]
 800b6ac:	e7ed      	b.n	800b68a <_free_r+0x1e>
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	685b      	ldr	r3, [r3, #4]
 800b6b2:	b10b      	cbz	r3, 800b6b8 <_free_r+0x4c>
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	d9fa      	bls.n	800b6ae <_free_r+0x42>
 800b6b8:	6811      	ldr	r1, [r2, #0]
 800b6ba:	1850      	adds	r0, r2, r1
 800b6bc:	42a0      	cmp	r0, r4
 800b6be:	d10b      	bne.n	800b6d8 <_free_r+0x6c>
 800b6c0:	6820      	ldr	r0, [r4, #0]
 800b6c2:	4401      	add	r1, r0
 800b6c4:	1850      	adds	r0, r2, r1
 800b6c6:	4283      	cmp	r3, r0
 800b6c8:	6011      	str	r1, [r2, #0]
 800b6ca:	d1e0      	bne.n	800b68e <_free_r+0x22>
 800b6cc:	6818      	ldr	r0, [r3, #0]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	4408      	add	r0, r1
 800b6d2:	6010      	str	r0, [r2, #0]
 800b6d4:	6053      	str	r3, [r2, #4]
 800b6d6:	e7da      	b.n	800b68e <_free_r+0x22>
 800b6d8:	d902      	bls.n	800b6e0 <_free_r+0x74>
 800b6da:	230c      	movs	r3, #12
 800b6dc:	602b      	str	r3, [r5, #0]
 800b6de:	e7d6      	b.n	800b68e <_free_r+0x22>
 800b6e0:	6820      	ldr	r0, [r4, #0]
 800b6e2:	1821      	adds	r1, r4, r0
 800b6e4:	428b      	cmp	r3, r1
 800b6e6:	bf01      	itttt	eq
 800b6e8:	6819      	ldreq	r1, [r3, #0]
 800b6ea:	685b      	ldreq	r3, [r3, #4]
 800b6ec:	1809      	addeq	r1, r1, r0
 800b6ee:	6021      	streq	r1, [r4, #0]
 800b6f0:	6063      	str	r3, [r4, #4]
 800b6f2:	6054      	str	r4, [r2, #4]
 800b6f4:	e7cb      	b.n	800b68e <_free_r+0x22>
 800b6f6:	bd38      	pop	{r3, r4, r5, pc}
 800b6f8:	200016c8 	.word	0x200016c8

0800b6fc <_init>:
 800b6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6fe:	bf00      	nop
 800b700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b702:	bc08      	pop	{r3}
 800b704:	469e      	mov	lr, r3
 800b706:	4770      	bx	lr

0800b708 <_fini>:
 800b708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b70a:	bf00      	nop
 800b70c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b70e:	bc08      	pop	{r3}
 800b710:	469e      	mov	lr, r3
 800b712:	4770      	bx	lr
