
TOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ca4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08005e84  08005e84  00006e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f14  08005f14  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f14  08005f14  00006f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f1c  08005f1c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f1c  08005f1c  00006f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f20  08005f20  00006f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005f24  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  2000005c  08005f80  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08005f80  00007340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010859  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022da  00000000  00000000  000178e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00019bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a95  00000000  00000000  0001a960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dad9  00000000  00000000  0001b3f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010fe2  00000000  00000000  00038ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba875  00000000  00000000  00049eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00104725  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f00  00000000  00000000  00104768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00108668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005e6c 	.word	0x08005e6c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08005e6c 	.word	0x08005e6c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__gedf2>:
 8000648:	f04f 3cff 	mov.w	ip, #4294967295
 800064c:	e006      	b.n	800065c <__cmpdf2+0x4>
 800064e:	bf00      	nop

08000650 <__ledf2>:
 8000650:	f04f 0c01 	mov.w	ip, #1
 8000654:	e002      	b.n	800065c <__cmpdf2+0x4>
 8000656:	bf00      	nop

08000658 <__cmpdf2>:
 8000658:	f04f 0c01 	mov.w	ip, #1
 800065c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000660:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000664:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000668:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800066c:	bf18      	it	ne
 800066e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000672:	d01b      	beq.n	80006ac <__cmpdf2+0x54>
 8000674:	b001      	add	sp, #4
 8000676:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800067a:	bf0c      	ite	eq
 800067c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000680:	ea91 0f03 	teqne	r1, r3
 8000684:	bf02      	ittt	eq
 8000686:	ea90 0f02 	teqeq	r0, r2
 800068a:	2000      	moveq	r0, #0
 800068c:	4770      	bxeq	lr
 800068e:	f110 0f00 	cmn.w	r0, #0
 8000692:	ea91 0f03 	teq	r1, r3
 8000696:	bf58      	it	pl
 8000698:	4299      	cmppl	r1, r3
 800069a:	bf08      	it	eq
 800069c:	4290      	cmpeq	r0, r2
 800069e:	bf2c      	ite	cs
 80006a0:	17d8      	asrcs	r0, r3, #31
 80006a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80006a6:	f040 0001 	orr.w	r0, r0, #1
 80006aa:	4770      	bx	lr
 80006ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80006b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006b4:	d102      	bne.n	80006bc <__cmpdf2+0x64>
 80006b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80006ba:	d107      	bne.n	80006cc <__cmpdf2+0x74>
 80006bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80006c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006c4:	d1d6      	bne.n	8000674 <__cmpdf2+0x1c>
 80006c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80006ca:	d0d3      	beq.n	8000674 <__cmpdf2+0x1c>
 80006cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop

080006d4 <__aeabi_cdrcmple>:
 80006d4:	4684      	mov	ip, r0
 80006d6:	4610      	mov	r0, r2
 80006d8:	4662      	mov	r2, ip
 80006da:	468c      	mov	ip, r1
 80006dc:	4619      	mov	r1, r3
 80006de:	4663      	mov	r3, ip
 80006e0:	e000      	b.n	80006e4 <__aeabi_cdcmpeq>
 80006e2:	bf00      	nop

080006e4 <__aeabi_cdcmpeq>:
 80006e4:	b501      	push	{r0, lr}
 80006e6:	f7ff ffb7 	bl	8000658 <__cmpdf2>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	bf48      	it	mi
 80006ee:	f110 0f00 	cmnmi.w	r0, #0
 80006f2:	bd01      	pop	{r0, pc}

080006f4 <__aeabi_dcmpeq>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff fff4 	bl	80006e4 <__aeabi_cdcmpeq>
 80006fc:	bf0c      	ite	eq
 80006fe:	2001      	moveq	r0, #1
 8000700:	2000      	movne	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_dcmplt>:
 8000708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800070c:	f7ff ffea 	bl	80006e4 <__aeabi_cdcmpeq>
 8000710:	bf34      	ite	cc
 8000712:	2001      	movcc	r0, #1
 8000714:	2000      	movcs	r0, #0
 8000716:	f85d fb08 	ldr.w	pc, [sp], #8
 800071a:	bf00      	nop

0800071c <__aeabi_dcmple>:
 800071c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000720:	f7ff ffe0 	bl	80006e4 <__aeabi_cdcmpeq>
 8000724:	bf94      	ite	ls
 8000726:	2001      	movls	r0, #1
 8000728:	2000      	movhi	r0, #0
 800072a:	f85d fb08 	ldr.w	pc, [sp], #8
 800072e:	bf00      	nop

08000730 <__aeabi_dcmpge>:
 8000730:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000734:	f7ff ffce 	bl	80006d4 <__aeabi_cdrcmple>
 8000738:	bf94      	ite	ls
 800073a:	2001      	movls	r0, #1
 800073c:	2000      	movhi	r0, #0
 800073e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000742:	bf00      	nop

08000744 <__aeabi_dcmpgt>:
 8000744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000748:	f7ff ffc4 	bl	80006d4 <__aeabi_cdrcmple>
 800074c:	bf34      	ite	cc
 800074e:	2001      	movcc	r0, #1
 8000750:	2000      	movcs	r0, #0
 8000752:	f85d fb08 	ldr.w	pc, [sp], #8
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b988 	b.w	8000a80 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f806 	bl	8000788 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__udivmoddi4>:
 8000788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800078c:	9d08      	ldr	r5, [sp, #32]
 800078e:	468e      	mov	lr, r1
 8000790:	4604      	mov	r4, r0
 8000792:	4688      	mov	r8, r1
 8000794:	2b00      	cmp	r3, #0
 8000796:	d14a      	bne.n	800082e <__udivmoddi4+0xa6>
 8000798:	428a      	cmp	r2, r1
 800079a:	4617      	mov	r7, r2
 800079c:	d962      	bls.n	8000864 <__udivmoddi4+0xdc>
 800079e:	fab2 f682 	clz	r6, r2
 80007a2:	b14e      	cbz	r6, 80007b8 <__udivmoddi4+0x30>
 80007a4:	f1c6 0320 	rsb	r3, r6, #32
 80007a8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ac:	fa20 f303 	lsr.w	r3, r0, r3
 80007b0:	40b7      	lsls	r7, r6
 80007b2:	ea43 0808 	orr.w	r8, r3, r8
 80007b6:	40b4      	lsls	r4, r6
 80007b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007bc:	fa1f fc87 	uxth.w	ip, r7
 80007c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007c4:	0c23      	lsrs	r3, r4, #16
 80007c6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ce:	fb01 f20c 	mul.w	r2, r1, ip
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d909      	bls.n	80007ea <__udivmoddi4+0x62>
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007dc:	f080 80ea 	bcs.w	80009b4 <__udivmoddi4+0x22c>
 80007e0:	429a      	cmp	r2, r3
 80007e2:	f240 80e7 	bls.w	80009b4 <__udivmoddi4+0x22c>
 80007e6:	3902      	subs	r1, #2
 80007e8:	443b      	add	r3, r7
 80007ea:	1a9a      	subs	r2, r3, r2
 80007ec:	b2a3      	uxth	r3, r4
 80007ee:	fbb2 f0fe 	udiv	r0, r2, lr
 80007f2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007fa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007fe:	459c      	cmp	ip, r3
 8000800:	d909      	bls.n	8000816 <__udivmoddi4+0x8e>
 8000802:	18fb      	adds	r3, r7, r3
 8000804:	f100 32ff 	add.w	r2, r0, #4294967295
 8000808:	f080 80d6 	bcs.w	80009b8 <__udivmoddi4+0x230>
 800080c:	459c      	cmp	ip, r3
 800080e:	f240 80d3 	bls.w	80009b8 <__udivmoddi4+0x230>
 8000812:	443b      	add	r3, r7
 8000814:	3802      	subs	r0, #2
 8000816:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800081a:	eba3 030c 	sub.w	r3, r3, ip
 800081e:	2100      	movs	r1, #0
 8000820:	b11d      	cbz	r5, 800082a <__udivmoddi4+0xa2>
 8000822:	40f3      	lsrs	r3, r6
 8000824:	2200      	movs	r2, #0
 8000826:	e9c5 3200 	strd	r3, r2, [r5]
 800082a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800082e:	428b      	cmp	r3, r1
 8000830:	d905      	bls.n	800083e <__udivmoddi4+0xb6>
 8000832:	b10d      	cbz	r5, 8000838 <__udivmoddi4+0xb0>
 8000834:	e9c5 0100 	strd	r0, r1, [r5]
 8000838:	2100      	movs	r1, #0
 800083a:	4608      	mov	r0, r1
 800083c:	e7f5      	b.n	800082a <__udivmoddi4+0xa2>
 800083e:	fab3 f183 	clz	r1, r3
 8000842:	2900      	cmp	r1, #0
 8000844:	d146      	bne.n	80008d4 <__udivmoddi4+0x14c>
 8000846:	4573      	cmp	r3, lr
 8000848:	d302      	bcc.n	8000850 <__udivmoddi4+0xc8>
 800084a:	4282      	cmp	r2, r0
 800084c:	f200 8105 	bhi.w	8000a5a <__udivmoddi4+0x2d2>
 8000850:	1a84      	subs	r4, r0, r2
 8000852:	eb6e 0203 	sbc.w	r2, lr, r3
 8000856:	2001      	movs	r0, #1
 8000858:	4690      	mov	r8, r2
 800085a:	2d00      	cmp	r5, #0
 800085c:	d0e5      	beq.n	800082a <__udivmoddi4+0xa2>
 800085e:	e9c5 4800 	strd	r4, r8, [r5]
 8000862:	e7e2      	b.n	800082a <__udivmoddi4+0xa2>
 8000864:	2a00      	cmp	r2, #0
 8000866:	f000 8090 	beq.w	800098a <__udivmoddi4+0x202>
 800086a:	fab2 f682 	clz	r6, r2
 800086e:	2e00      	cmp	r6, #0
 8000870:	f040 80a4 	bne.w	80009bc <__udivmoddi4+0x234>
 8000874:	1a8a      	subs	r2, r1, r2
 8000876:	0c03      	lsrs	r3, r0, #16
 8000878:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800087c:	b280      	uxth	r0, r0
 800087e:	b2bc      	uxth	r4, r7
 8000880:	2101      	movs	r1, #1
 8000882:	fbb2 fcfe 	udiv	ip, r2, lr
 8000886:	fb0e 221c 	mls	r2, lr, ip, r2
 800088a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800088e:	fb04 f20c 	mul.w	r2, r4, ip
 8000892:	429a      	cmp	r2, r3
 8000894:	d907      	bls.n	80008a6 <__udivmoddi4+0x11e>
 8000896:	18fb      	adds	r3, r7, r3
 8000898:	f10c 38ff 	add.w	r8, ip, #4294967295
 800089c:	d202      	bcs.n	80008a4 <__udivmoddi4+0x11c>
 800089e:	429a      	cmp	r2, r3
 80008a0:	f200 80e0 	bhi.w	8000a64 <__udivmoddi4+0x2dc>
 80008a4:	46c4      	mov	ip, r8
 80008a6:	1a9b      	subs	r3, r3, r2
 80008a8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ac:	fb0e 3312 	mls	r3, lr, r2, r3
 80008b0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008b4:	fb02 f404 	mul.w	r4, r2, r4
 80008b8:	429c      	cmp	r4, r3
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x144>
 80008bc:	18fb      	adds	r3, r7, r3
 80008be:	f102 30ff 	add.w	r0, r2, #4294967295
 80008c2:	d202      	bcs.n	80008ca <__udivmoddi4+0x142>
 80008c4:	429c      	cmp	r4, r3
 80008c6:	f200 80ca 	bhi.w	8000a5e <__udivmoddi4+0x2d6>
 80008ca:	4602      	mov	r2, r0
 80008cc:	1b1b      	subs	r3, r3, r4
 80008ce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008d2:	e7a5      	b.n	8000820 <__udivmoddi4+0x98>
 80008d4:	f1c1 0620 	rsb	r6, r1, #32
 80008d8:	408b      	lsls	r3, r1
 80008da:	fa22 f706 	lsr.w	r7, r2, r6
 80008de:	431f      	orrs	r7, r3
 80008e0:	fa0e f401 	lsl.w	r4, lr, r1
 80008e4:	fa20 f306 	lsr.w	r3, r0, r6
 80008e8:	fa2e fe06 	lsr.w	lr, lr, r6
 80008ec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008f0:	4323      	orrs	r3, r4
 80008f2:	fa00 f801 	lsl.w	r8, r0, r1
 80008f6:	fa1f fc87 	uxth.w	ip, r7
 80008fa:	fbbe f0f9 	udiv	r0, lr, r9
 80008fe:	0c1c      	lsrs	r4, r3, #16
 8000900:	fb09 ee10 	mls	lr, r9, r0, lr
 8000904:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000908:	fb00 fe0c 	mul.w	lr, r0, ip
 800090c:	45a6      	cmp	lr, r4
 800090e:	fa02 f201 	lsl.w	r2, r2, r1
 8000912:	d909      	bls.n	8000928 <__udivmoddi4+0x1a0>
 8000914:	193c      	adds	r4, r7, r4
 8000916:	f100 3aff 	add.w	sl, r0, #4294967295
 800091a:	f080 809c 	bcs.w	8000a56 <__udivmoddi4+0x2ce>
 800091e:	45a6      	cmp	lr, r4
 8000920:	f240 8099 	bls.w	8000a56 <__udivmoddi4+0x2ce>
 8000924:	3802      	subs	r0, #2
 8000926:	443c      	add	r4, r7
 8000928:	eba4 040e 	sub.w	r4, r4, lr
 800092c:	fa1f fe83 	uxth.w	lr, r3
 8000930:	fbb4 f3f9 	udiv	r3, r4, r9
 8000934:	fb09 4413 	mls	r4, r9, r3, r4
 8000938:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800093c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000940:	45a4      	cmp	ip, r4
 8000942:	d908      	bls.n	8000956 <__udivmoddi4+0x1ce>
 8000944:	193c      	adds	r4, r7, r4
 8000946:	f103 3eff 	add.w	lr, r3, #4294967295
 800094a:	f080 8082 	bcs.w	8000a52 <__udivmoddi4+0x2ca>
 800094e:	45a4      	cmp	ip, r4
 8000950:	d97f      	bls.n	8000a52 <__udivmoddi4+0x2ca>
 8000952:	3b02      	subs	r3, #2
 8000954:	443c      	add	r4, r7
 8000956:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800095a:	eba4 040c 	sub.w	r4, r4, ip
 800095e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000962:	4564      	cmp	r4, ip
 8000964:	4673      	mov	r3, lr
 8000966:	46e1      	mov	r9, ip
 8000968:	d362      	bcc.n	8000a30 <__udivmoddi4+0x2a8>
 800096a:	d05f      	beq.n	8000a2c <__udivmoddi4+0x2a4>
 800096c:	b15d      	cbz	r5, 8000986 <__udivmoddi4+0x1fe>
 800096e:	ebb8 0203 	subs.w	r2, r8, r3
 8000972:	eb64 0409 	sbc.w	r4, r4, r9
 8000976:	fa04 f606 	lsl.w	r6, r4, r6
 800097a:	fa22 f301 	lsr.w	r3, r2, r1
 800097e:	431e      	orrs	r6, r3
 8000980:	40cc      	lsrs	r4, r1
 8000982:	e9c5 6400 	strd	r6, r4, [r5]
 8000986:	2100      	movs	r1, #0
 8000988:	e74f      	b.n	800082a <__udivmoddi4+0xa2>
 800098a:	fbb1 fcf2 	udiv	ip, r1, r2
 800098e:	0c01      	lsrs	r1, r0, #16
 8000990:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000994:	b280      	uxth	r0, r0
 8000996:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800099a:	463b      	mov	r3, r7
 800099c:	4638      	mov	r0, r7
 800099e:	463c      	mov	r4, r7
 80009a0:	46b8      	mov	r8, r7
 80009a2:	46be      	mov	lr, r7
 80009a4:	2620      	movs	r6, #32
 80009a6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009aa:	eba2 0208 	sub.w	r2, r2, r8
 80009ae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009b2:	e766      	b.n	8000882 <__udivmoddi4+0xfa>
 80009b4:	4601      	mov	r1, r0
 80009b6:	e718      	b.n	80007ea <__udivmoddi4+0x62>
 80009b8:	4610      	mov	r0, r2
 80009ba:	e72c      	b.n	8000816 <__udivmoddi4+0x8e>
 80009bc:	f1c6 0220 	rsb	r2, r6, #32
 80009c0:	fa2e f302 	lsr.w	r3, lr, r2
 80009c4:	40b7      	lsls	r7, r6
 80009c6:	40b1      	lsls	r1, r6
 80009c8:	fa20 f202 	lsr.w	r2, r0, r2
 80009cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009d0:	430a      	orrs	r2, r1
 80009d2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009d6:	b2bc      	uxth	r4, r7
 80009d8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009dc:	0c11      	lsrs	r1, r2, #16
 80009de:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009e2:	fb08 f904 	mul.w	r9, r8, r4
 80009e6:	40b0      	lsls	r0, r6
 80009e8:	4589      	cmp	r9, r1
 80009ea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009ee:	b280      	uxth	r0, r0
 80009f0:	d93e      	bls.n	8000a70 <__udivmoddi4+0x2e8>
 80009f2:	1879      	adds	r1, r7, r1
 80009f4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009f8:	d201      	bcs.n	80009fe <__udivmoddi4+0x276>
 80009fa:	4589      	cmp	r9, r1
 80009fc:	d81f      	bhi.n	8000a3e <__udivmoddi4+0x2b6>
 80009fe:	eba1 0109 	sub.w	r1, r1, r9
 8000a02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a06:	fb09 f804 	mul.w	r8, r9, r4
 8000a0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a0e:	b292      	uxth	r2, r2
 8000a10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a14:	4542      	cmp	r2, r8
 8000a16:	d229      	bcs.n	8000a6c <__udivmoddi4+0x2e4>
 8000a18:	18ba      	adds	r2, r7, r2
 8000a1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a1e:	d2c4      	bcs.n	80009aa <__udivmoddi4+0x222>
 8000a20:	4542      	cmp	r2, r8
 8000a22:	d2c2      	bcs.n	80009aa <__udivmoddi4+0x222>
 8000a24:	f1a9 0102 	sub.w	r1, r9, #2
 8000a28:	443a      	add	r2, r7
 8000a2a:	e7be      	b.n	80009aa <__udivmoddi4+0x222>
 8000a2c:	45f0      	cmp	r8, lr
 8000a2e:	d29d      	bcs.n	800096c <__udivmoddi4+0x1e4>
 8000a30:	ebbe 0302 	subs.w	r3, lr, r2
 8000a34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a38:	3801      	subs	r0, #1
 8000a3a:	46e1      	mov	r9, ip
 8000a3c:	e796      	b.n	800096c <__udivmoddi4+0x1e4>
 8000a3e:	eba7 0909 	sub.w	r9, r7, r9
 8000a42:	4449      	add	r1, r9
 8000a44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a4c:	fb09 f804 	mul.w	r8, r9, r4
 8000a50:	e7db      	b.n	8000a0a <__udivmoddi4+0x282>
 8000a52:	4673      	mov	r3, lr
 8000a54:	e77f      	b.n	8000956 <__udivmoddi4+0x1ce>
 8000a56:	4650      	mov	r0, sl
 8000a58:	e766      	b.n	8000928 <__udivmoddi4+0x1a0>
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	e6fd      	b.n	800085a <__udivmoddi4+0xd2>
 8000a5e:	443b      	add	r3, r7
 8000a60:	3a02      	subs	r2, #2
 8000a62:	e733      	b.n	80008cc <__udivmoddi4+0x144>
 8000a64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a68:	443b      	add	r3, r7
 8000a6a:	e71c      	b.n	80008a6 <__udivmoddi4+0x11e>
 8000a6c:	4649      	mov	r1, r9
 8000a6e:	e79c      	b.n	80009aa <__udivmoddi4+0x222>
 8000a70:	eba1 0109 	sub.w	r1, r1, r9
 8000a74:	46c4      	mov	ip, r8
 8000a76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a7a:	fb09 f804 	mul.w	r8, r9, r4
 8000a7e:	e7c4      	b.n	8000a0a <__udivmoddi4+0x282>

08000a80 <__aeabi_idiv0>:
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t value) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af04      	add	r7, sp, #16
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	460b      	mov	r3, r1
 8000a8e:	70fb      	strb	r3, [r7, #3]
 8000a90:	4613      	mov	r3, r2
 8000a92:	70bb      	strb	r3, [r7, #2]
  msgBuffer[0] = value;
 8000a94:	4a0d      	ldr	r2, [pc, #52]	@ (8000acc <writeReg+0x48>)
 8000a96:	78bb      	ldrb	r3, [r7, #2]
 8000a98:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6818      	ldr	r0, [r3, #0]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	791b      	ldrb	r3, [r3, #4]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	78fb      	ldrb	r3, [r7, #3]
 8000aa6:	b29a      	uxth	r2, r3
 8000aa8:	2364      	movs	r3, #100	@ 0x64
 8000aaa:	9302      	str	r3, [sp, #8]
 8000aac:	2301      	movs	r3, #1
 8000aae:	9301      	str	r3, [sp, #4]
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <writeReg+0x48>)
 8000ab2:	9300      	str	r3, [sp, #0]
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	f002 f913 	bl	8002ce0 <HAL_I2C_Mem_Write>
 8000aba:	4603      	mov	r3, r0
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b04      	ldr	r3, [pc, #16]	@ (8000ad0 <writeReg+0x4c>)
 8000ac0:	701a      	strb	r2, [r3, #0]
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000078 	.word	0x20000078
 8000ad0:	2000007c 	.word	0x2000007c

08000ad4 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint16_t value){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	460b      	mov	r3, r1
 8000ade:	70fb      	strb	r3, [r7, #3]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	803b      	strh	r3, [r7, #0]
  uint8_t temp[2];
  temp[0] = (value >> 8) & 0xFF;
 8000ae4:	883b      	ldrh	r3, [r7, #0]
 8000ae6:	0a1b      	lsrs	r3, r3, #8
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	733b      	strb	r3, [r7, #12]
  temp[1] = value & 0xFF;
 8000aee:	883b      	ldrh	r3, [r7, #0]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	737b      	strb	r3, [r7, #13]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 2, I2C_TIMEOUT);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6818      	ldr	r0, [r3, #0]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	791b      	ldrb	r3, [r3, #4]
 8000afc:	4619      	mov	r1, r3
 8000afe:	78fb      	ldrb	r3, [r7, #3]
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	2364      	movs	r3, #100	@ 0x64
 8000b04:	9302      	str	r3, [sp, #8]
 8000b06:	2302      	movs	r3, #2
 8000b08:	9301      	str	r3, [sp, #4]
 8000b0a:	f107 030c 	add.w	r3, r7, #12
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	2301      	movs	r3, #1
 8000b12:	f002 f8e5 	bl	8002ce0 <HAL_I2C_Mem_Write>
 8000b16:	4603      	mov	r3, r0
 8000b18:	461a      	mov	r2, r3
 8000b1a:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <writeReg16Bit+0x54>)
 8000b1c:	701a      	strb	r2, [r3, #0]
}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	2000007c 	.word	0x2000007c

08000b2c <readReg>:
  temp[3] = value & 0xFF;
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(VL53L0X_Dev_t *dev, uint8_t reg) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b088      	sub	sp, #32
 8000b30:	af04      	add	r7, sp, #16
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	460b      	mov	r3, r1
 8000b36:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6818      	ldr	r0, [r3, #0]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	791b      	ldrb	r3, [r3, #4]
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	4619      	mov	r1, r3
 8000b48:	78fb      	ldrb	r3, [r7, #3]
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	2364      	movs	r3, #100	@ 0x64
 8000b4e:	9302      	str	r3, [sp, #8]
 8000b50:	2301      	movs	r3, #1
 8000b52:	9301      	str	r3, [sp, #4]
 8000b54:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <readReg+0x4c>)
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	2301      	movs	r3, #1
 8000b5a:	f002 f9d5 	bl	8002f08 <HAL_I2C_Mem_Read>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <readReg+0x50>)
 8000b64:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000b66:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <readReg+0x4c>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	73fb      	strb	r3, [r7, #15]
  return value;
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000078 	.word	0x20000078
 8000b7c:	2000007c 	.word	0x2000007c

08000b80 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b088      	sub	sp, #32
 8000b84:	af04      	add	r7, sp, #16
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	460b      	mov	r3, r1
 8000b8a:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6818      	ldr	r0, [r3, #0]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	791b      	ldrb	r3, [r3, #4]
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	78fb      	ldrb	r3, [r7, #3]
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	2364      	movs	r3, #100	@ 0x64
 8000ba2:	9302      	str	r3, [sp, #8]
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <readReg16Bit+0x5c>)
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	2301      	movs	r3, #1
 8000bae:	f002 f9ab 	bl	8002f08 <HAL_I2C_Mem_Read>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <readReg16Bit+0x60>)
 8000bb8:	701a      	strb	r2, [r3, #0]
  value = (uint16_t)((msgBuffer[0] << 8) | msgBuffer[1]);
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <readReg16Bit+0x5c>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b21b      	sxth	r3, r3
 8000bc0:	021b      	lsls	r3, r3, #8
 8000bc2:	b21a      	sxth	r2, r3
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <readReg16Bit+0x5c>)
 8000bc6:	785b      	ldrb	r3, [r3, #1]
 8000bc8:	b21b      	sxth	r3, r3
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	81fb      	strh	r3, [r7, #14]
  return value;
 8000bd0:	89fb      	ldrh	r3, [r7, #14]
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000078 	.word	0x20000078
 8000be0:	2000007c 	.word	0x2000007c

08000be4 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t const *src, uint8_t count){
 8000be4:	b590      	push	{r4, r7, lr}
 8000be6:	b089      	sub	sp, #36	@ 0x24
 8000be8:	af04      	add	r7, sp, #16
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	72fb      	strb	r3, [r7, #11]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	72bb      	strb	r3, [r7, #10]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, (uint8_t*)src, count, I2C_TIMEOUT);
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	6818      	ldr	r0, [r3, #0]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	791b      	ldrb	r3, [r3, #4]
 8000c00:	461c      	mov	r4, r3
 8000c02:	7afb      	ldrb	r3, [r7, #11]
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	7abb      	ldrb	r3, [r7, #10]
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	2164      	movs	r1, #100	@ 0x64
 8000c0c:	9102      	str	r1, [sp, #8]
 8000c0e:	9301      	str	r3, [sp, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	2301      	movs	r3, #1
 8000c16:	4621      	mov	r1, r4
 8000c18:	f002 f862 	bl	8002ce0 <HAL_I2C_Mem_Write>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	461a      	mov	r2, r3
 8000c20:	4b02      	ldr	r3, [pc, #8]	@ (8000c2c <writeMulti+0x48>)
 8000c22:	701a      	strb	r2, [r3, #0]
}
 8000c24:	bf00      	nop
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd90      	pop	{r4, r7, pc}
 8000c2c:	2000007c 	.word	0x2000007c

08000c30 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t * dst, uint8_t count) {
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b089      	sub	sp, #36	@ 0x24
 8000c34:	af04      	add	r7, sp, #16
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	607a      	str	r2, [r7, #4]
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	72fb      	strb	r3, [r7, #11]
 8000c40:	4613      	mov	r3, r2
 8000c42:	72bb      	strb	r3, [r7, #10]
	i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	6818      	ldr	r0, [r3, #0]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	791b      	ldrb	r3, [r3, #4]
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	461c      	mov	r4, r3
 8000c54:	7afb      	ldrb	r3, [r7, #11]
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	7abb      	ldrb	r3, [r7, #10]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	2164      	movs	r1, #100	@ 0x64
 8000c5e:	9102      	str	r1, [sp, #8]
 8000c60:	9301      	str	r3, [sp, #4]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	2301      	movs	r3, #1
 8000c68:	4621      	mov	r1, r4
 8000c6a:	f002 f94d 	bl	8002f08 <HAL_I2C_Mem_Read>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	461a      	mov	r2, r3
 8000c72:	4b03      	ldr	r3, [pc, #12]	@ (8000c80 <readMulti+0x50>)
 8000c74:	701a      	strb	r2, [r3, #0]
}
 8000c76:	bf00      	nop
 8000c78:	3714      	adds	r7, #20
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd90      	pop	{r4, r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	2000007c 	.word	0x2000007c

08000c84 <setAddress_VL53L0X>:


// Public Methods //////////////////////////////////////////////////////////////

void setAddress_VL53L0X(VL53L0X_Dev_t *dev, uint8_t new_addr) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, I2C_SLAVE_DEVICE_ADDRESS, (new_addr>>1) & 0x7F );
 8000c90:	78fb      	ldrb	r3, [r7, #3]
 8000c92:	085b      	lsrs	r3, r3, #1
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	461a      	mov	r2, r3
 8000c98:	218a      	movs	r1, #138	@ 0x8a
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff fef2 	bl	8000a84 <writeReg>
  dev->I2cDevAddr = new_addr;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	78fa      	ldrb	r2, [r7, #3]
 8000ca4:	711a      	strb	r2, [r3, #4]
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <initVL53L0X>:
  return dev->I2cDevAddr;
}

// Initialize sensor using sequence based on VL53L0X_DataInit(),
// VL53L0X_StaticInit(), and VL53L0X_PerformRefCalibration().
bool initVL53L0X(VL53L0X_Dev_t *dev, bool io_2v8, I2C_HandleTypeDef *handler){
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b088      	sub	sp, #32
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	60f8      	str	r0, [r7, #12]
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	607a      	str	r2, [r7, #4]
 8000cba:	72fb      	strb	r3, [r7, #11]
  // VL53L0X_DataInit() begin

  // Handler
  dev->I2cHandle = handler;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	601a      	str	r2, [r3, #0]
  // Default address is 0x52 (8-bit)
  dev->I2cDevAddr = ADDRESS_DEFAULT;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	2252      	movs	r2, #82	@ 0x52
 8000cc6:	711a      	strb	r2, [r3, #4]
  dev->ioTimeout = 0;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	80da      	strh	r2, [r3, #6]
  dev->isTimeout = false;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	721a      	strb	r2, [r3, #8]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8000cd4:	7afb      	ldrb	r3, [r7, #11]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d00c      	beq.n	8000cf4 <initVL53L0X+0x46>
  {
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8000cda:	2189      	movs	r1, #137	@ 0x89
 8000cdc:	68f8      	ldr	r0, [r7, #12]
 8000cde:	f7ff ff25 	bl	8000b2c <readReg>
 8000ce2:	4603      	mov	r3, r0
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	461a      	mov	r2, r3
 8000cec:	2189      	movs	r1, #137	@ 0x89
 8000cee:	68f8      	ldr	r0, [r7, #12]
 8000cf0:	f7ff fec8 	bl	8000a84 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(dev, 0x88, 0x00);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2188      	movs	r1, #136	@ 0x88
 8000cf8:	68f8      	ldr	r0, [r7, #12]
 8000cfa:	f7ff fec3 	bl	8000a84 <writeReg>

  writeReg(dev, 0x80, 0x01);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	2180      	movs	r1, #128	@ 0x80
 8000d02:	68f8      	ldr	r0, [r7, #12]
 8000d04:	f7ff febe 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	21ff      	movs	r1, #255	@ 0xff
 8000d0c:	68f8      	ldr	r0, [r7, #12]
 8000d0e:	f7ff feb9 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	68f8      	ldr	r0, [r7, #12]
 8000d18:	f7ff feb4 	bl	8000a84 <writeReg>
  dev->stopVariable = readReg(dev, 0x91);
 8000d1c:	2191      	movs	r1, #145	@ 0x91
 8000d1e:	68f8      	ldr	r0, [r7, #12]
 8000d20:	f7ff ff04 	bl	8000b2c <readReg>
 8000d24:	4603      	mov	r3, r0
 8000d26:	461a      	mov	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	731a      	strb	r2, [r3, #12]
  writeReg(dev, 0x00, 0x01);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	2100      	movs	r1, #0
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f7ff fea7 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8000d36:	2200      	movs	r2, #0
 8000d38:	21ff      	movs	r1, #255	@ 0xff
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	f7ff fea2 	bl	8000a84 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8000d40:	2200      	movs	r2, #0
 8000d42:	2180      	movs	r1, #128	@ 0x80
 8000d44:	68f8      	ldr	r0, [r7, #12]
 8000d46:	f7ff fe9d 	bl	8000a84 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(dev, MSRC_CONFIG_CONTROL, readReg(dev, MSRC_CONFIG_CONTROL) | 0x12);
 8000d4a:	2160      	movs	r1, #96	@ 0x60
 8000d4c:	68f8      	ldr	r0, [r7, #12]
 8000d4e:	f7ff feed 	bl	8000b2c <readReg>
 8000d52:	4603      	mov	r3, r0
 8000d54:	f043 0312 	orr.w	r3, r3, #18
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	2160      	movs	r1, #96	@ 0x60
 8000d5e:	68f8      	ldr	r0, [r7, #12]
 8000d60:	f7ff fe90 	bl	8000a84 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(dev, 0.25);
 8000d64:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000d68:	68f8      	ldr	r0, [r7, #12]
 8000d6a:	f000 fa61 	bl	8001230 <setSignalRateLimit>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000d6e:	22ff      	movs	r2, #255	@ 0xff
 8000d70:	2101      	movs	r1, #1
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f7ff fe86 	bl	8000a84 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(dev, &spad_count, &spad_type_is_aperture)) { return false; }
 8000d78:	f107 021b 	add.w	r2, r7, #27
 8000d7c:	f107 031c 	add.w	r3, r7, #28
 8000d80:	4619      	mov	r1, r3
 8000d82:	68f8      	ldr	r0, [r7, #12]
 8000d84:	f000 fdfb 	bl	800197e <getSpadInfo>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d101      	bne.n	8000d92 <initVL53L0X+0xe4>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	e249      	b.n	8001226 <initVL53L0X+0x578>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000d92:	f107 0214 	add.w	r2, r7, #20
 8000d96:	2306      	movs	r3, #6
 8000d98:	21b0      	movs	r1, #176	@ 0xb0
 8000d9a:	68f8      	ldr	r0, [r7, #12]
 8000d9c:	f7ff ff48 	bl	8000c30 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(dev, 0xFF, 0x01);
 8000da0:	2201      	movs	r2, #1
 8000da2:	21ff      	movs	r1, #255	@ 0xff
 8000da4:	68f8      	ldr	r0, [r7, #12]
 8000da6:	f7ff fe6d 	bl	8000a84 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8000daa:	2200      	movs	r2, #0
 8000dac:	214f      	movs	r1, #79	@ 0x4f
 8000dae:	68f8      	ldr	r0, [r7, #12]
 8000db0:	f7ff fe68 	bl	8000a84 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000db4:	222c      	movs	r2, #44	@ 0x2c
 8000db6:	214e      	movs	r1, #78	@ 0x4e
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	f7ff fe63 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	21ff      	movs	r1, #255	@ 0xff
 8000dc2:	68f8      	ldr	r0, [r7, #12]
 8000dc4:	f7ff fe5e 	bl	8000a84 <writeReg>
  writeReg(dev, GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8000dc8:	22b4      	movs	r2, #180	@ 0xb4
 8000dca:	21b6      	movs	r1, #182	@ 0xb6
 8000dcc:	68f8      	ldr	r0, [r7, #12]
 8000dce:	f7ff fe59 	bl	8000a84 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8000dd2:	7efb      	ldrb	r3, [r7, #27]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <initVL53L0X+0x12e>
 8000dd8:	230c      	movs	r3, #12
 8000dda:	e000      	b.n	8000dde <initVL53L0X+0x130>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	777b      	strb	r3, [r7, #29]
  uint8_t spads_enabled = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	77fb      	strb	r3, [r7, #31]

  for (uint8_t i = 0; i < 48; i++)
 8000de4:	2300      	movs	r3, #0
 8000de6:	77bb      	strb	r3, [r7, #30]
 8000de8:	e039      	b.n	8000e5e <initVL53L0X+0x1b0>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8000dea:	7fba      	ldrb	r2, [r7, #30]
 8000dec:	7f7b      	ldrb	r3, [r7, #29]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d303      	bcc.n	8000dfa <initVL53L0X+0x14c>
 8000df2:	7f3b      	ldrb	r3, [r7, #28]
 8000df4:	7ffa      	ldrb	r2, [r7, #31]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d11a      	bne.n	8000e30 <initVL53L0X+0x182>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8000dfa:	7fbb      	ldrb	r3, [r7, #30]
 8000dfc:	08db      	lsrs	r3, r3, #3
 8000dfe:	b2d8      	uxtb	r0, r3
 8000e00:	4603      	mov	r3, r0
 8000e02:	3320      	adds	r3, #32
 8000e04:	443b      	add	r3, r7
 8000e06:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000e0a:	b25a      	sxtb	r2, r3
 8000e0c:	7fbb      	ldrb	r3, [r7, #30]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	2101      	movs	r1, #1
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	b25b      	sxtb	r3, r3
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	b25b      	sxtb	r3, r3
 8000e1e:	4013      	ands	r3, r2
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	4603      	mov	r3, r0
 8000e24:	b2d2      	uxtb	r2, r2
 8000e26:	3320      	adds	r3, #32
 8000e28:	443b      	add	r3, r7
 8000e2a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000e2e:	e013      	b.n	8000e58 <initVL53L0X+0x1aa>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8000e30:	7fbb      	ldrb	r3, [r7, #30]
 8000e32:	08db      	lsrs	r3, r3, #3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	3320      	adds	r3, #32
 8000e38:	443b      	add	r3, r7
 8000e3a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	7fbb      	ldrb	r3, [r7, #30]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	fa42 f303 	asr.w	r3, r2, r3
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d002      	beq.n	8000e58 <initVL53L0X+0x1aa>
    {
      spads_enabled++;
 8000e52:	7ffb      	ldrb	r3, [r7, #31]
 8000e54:	3301      	adds	r3, #1
 8000e56:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < 48; i++)
 8000e58:	7fbb      	ldrb	r3, [r7, #30]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	77bb      	strb	r3, [r7, #30]
 8000e5e:	7fbb      	ldrb	r3, [r7, #30]
 8000e60:	2b2f      	cmp	r3, #47	@ 0x2f
 8000e62:	d9c2      	bls.n	8000dea <initVL53L0X+0x13c>
    }
  }

  writeMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000e64:	f107 0214 	add.w	r2, r7, #20
 8000e68:	2306      	movs	r3, #6
 8000e6a:	21b0      	movs	r1, #176	@ 0xb0
 8000e6c:	68f8      	ldr	r0, [r7, #12]
 8000e6e:	f7ff feb9 	bl	8000be4 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(dev, 0xFF, 0x01);
 8000e72:	2201      	movs	r2, #1
 8000e74:	21ff      	movs	r1, #255	@ 0xff
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	f7ff fe04 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2100      	movs	r1, #0
 8000e80:	68f8      	ldr	r0, [r7, #12]
 8000e82:	f7ff fdff 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8000e86:	2200      	movs	r2, #0
 8000e88:	21ff      	movs	r1, #255	@ 0xff
 8000e8a:	68f8      	ldr	r0, [r7, #12]
 8000e8c:	f7ff fdfa 	bl	8000a84 <writeReg>
  writeReg(dev, 0x09, 0x00);
 8000e90:	2200      	movs	r2, #0
 8000e92:	2109      	movs	r1, #9
 8000e94:	68f8      	ldr	r0, [r7, #12]
 8000e96:	f7ff fdf5 	bl	8000a84 <writeReg>
  writeReg(dev, 0x10, 0x00);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2110      	movs	r1, #16
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f7ff fdf0 	bl	8000a84 <writeReg>
  writeReg(dev, 0x11, 0x00);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2111      	movs	r1, #17
 8000ea8:	68f8      	ldr	r0, [r7, #12]
 8000eaa:	f7ff fdeb 	bl	8000a84 <writeReg>

  writeReg(dev, 0x24, 0x01);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2124      	movs	r1, #36	@ 0x24
 8000eb2:	68f8      	ldr	r0, [r7, #12]
 8000eb4:	f7ff fde6 	bl	8000a84 <writeReg>
  writeReg(dev, 0x25, 0xFF);
 8000eb8:	22ff      	movs	r2, #255	@ 0xff
 8000eba:	2125      	movs	r1, #37	@ 0x25
 8000ebc:	68f8      	ldr	r0, [r7, #12]
 8000ebe:	f7ff fde1 	bl	8000a84 <writeReg>
  writeReg(dev, 0x75, 0x00);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2175      	movs	r1, #117	@ 0x75
 8000ec6:	68f8      	ldr	r0, [r7, #12]
 8000ec8:	f7ff fddc 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	21ff      	movs	r1, #255	@ 0xff
 8000ed0:	68f8      	ldr	r0, [r7, #12]
 8000ed2:	f7ff fdd7 	bl	8000a84 <writeReg>
  writeReg(dev, 0x4E, 0x2C);
 8000ed6:	222c      	movs	r2, #44	@ 0x2c
 8000ed8:	214e      	movs	r1, #78	@ 0x4e
 8000eda:	68f8      	ldr	r0, [r7, #12]
 8000edc:	f7ff fdd2 	bl	8000a84 <writeReg>
  writeReg(dev, 0x48, 0x00);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2148      	movs	r1, #72	@ 0x48
 8000ee4:	68f8      	ldr	r0, [r7, #12]
 8000ee6:	f7ff fdcd 	bl	8000a84 <writeReg>
  writeReg(dev, 0x30, 0x20);
 8000eea:	2220      	movs	r2, #32
 8000eec:	2130      	movs	r1, #48	@ 0x30
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f7ff fdc8 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	21ff      	movs	r1, #255	@ 0xff
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f7ff fdc3 	bl	8000a84 <writeReg>
  writeReg(dev, 0x30, 0x09);
 8000efe:	2209      	movs	r2, #9
 8000f00:	2130      	movs	r1, #48	@ 0x30
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f7ff fdbe 	bl	8000a84 <writeReg>
  writeReg(dev, 0x54, 0x00);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2154      	movs	r1, #84	@ 0x54
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f7ff fdb9 	bl	8000a84 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8000f12:	2204      	movs	r2, #4
 8000f14:	2131      	movs	r1, #49	@ 0x31
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f7ff fdb4 	bl	8000a84 <writeReg>
  writeReg(dev, 0x32, 0x03);
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	2132      	movs	r1, #50	@ 0x32
 8000f20:	68f8      	ldr	r0, [r7, #12]
 8000f22:	f7ff fdaf 	bl	8000a84 <writeReg>
  writeReg(dev, 0x40, 0x83);
 8000f26:	2283      	movs	r2, #131	@ 0x83
 8000f28:	2140      	movs	r1, #64	@ 0x40
 8000f2a:	68f8      	ldr	r0, [r7, #12]
 8000f2c:	f7ff fdaa 	bl	8000a84 <writeReg>
  writeReg(dev, 0x46, 0x25);
 8000f30:	2225      	movs	r2, #37	@ 0x25
 8000f32:	2146      	movs	r1, #70	@ 0x46
 8000f34:	68f8      	ldr	r0, [r7, #12]
 8000f36:	f7ff fda5 	bl	8000a84 <writeReg>
  writeReg(dev, 0x60, 0x00);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2160      	movs	r1, #96	@ 0x60
 8000f3e:	68f8      	ldr	r0, [r7, #12]
 8000f40:	f7ff fda0 	bl	8000a84 <writeReg>
  writeReg(dev, 0x27, 0x00);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2127      	movs	r1, #39	@ 0x27
 8000f48:	68f8      	ldr	r0, [r7, #12]
 8000f4a:	f7ff fd9b 	bl	8000a84 <writeReg>
  writeReg(dev, 0x50, 0x06);
 8000f4e:	2206      	movs	r2, #6
 8000f50:	2150      	movs	r1, #80	@ 0x50
 8000f52:	68f8      	ldr	r0, [r7, #12]
 8000f54:	f7ff fd96 	bl	8000a84 <writeReg>
  writeReg(dev, 0x51, 0x00);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2151      	movs	r1, #81	@ 0x51
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f7ff fd91 	bl	8000a84 <writeReg>
  writeReg(dev, 0x52, 0x96);
 8000f62:	2296      	movs	r2, #150	@ 0x96
 8000f64:	2152      	movs	r1, #82	@ 0x52
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff fd8c 	bl	8000a84 <writeReg>
  writeReg(dev, 0x56, 0x08);
 8000f6c:	2208      	movs	r2, #8
 8000f6e:	2156      	movs	r1, #86	@ 0x56
 8000f70:	68f8      	ldr	r0, [r7, #12]
 8000f72:	f7ff fd87 	bl	8000a84 <writeReg>
  writeReg(dev, 0x57, 0x30);
 8000f76:	2230      	movs	r2, #48	@ 0x30
 8000f78:	2157      	movs	r1, #87	@ 0x57
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff fd82 	bl	8000a84 <writeReg>
  writeReg(dev, 0x61, 0x00);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2161      	movs	r1, #97	@ 0x61
 8000f84:	68f8      	ldr	r0, [r7, #12]
 8000f86:	f7ff fd7d 	bl	8000a84 <writeReg>
  writeReg(dev, 0x62, 0x00);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2162      	movs	r1, #98	@ 0x62
 8000f8e:	68f8      	ldr	r0, [r7, #12]
 8000f90:	f7ff fd78 	bl	8000a84 <writeReg>
  writeReg(dev, 0x64, 0x00);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2164      	movs	r1, #100	@ 0x64
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f7ff fd73 	bl	8000a84 <writeReg>
  writeReg(dev, 0x65, 0x00);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2165      	movs	r1, #101	@ 0x65
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff fd6e 	bl	8000a84 <writeReg>
  writeReg(dev, 0x66, 0xA0);
 8000fa8:	22a0      	movs	r2, #160	@ 0xa0
 8000faa:	2166      	movs	r1, #102	@ 0x66
 8000fac:	68f8      	ldr	r0, [r7, #12]
 8000fae:	f7ff fd69 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	21ff      	movs	r1, #255	@ 0xff
 8000fb6:	68f8      	ldr	r0, [r7, #12]
 8000fb8:	f7ff fd64 	bl	8000a84 <writeReg>
  writeReg(dev, 0x22, 0x32);
 8000fbc:	2232      	movs	r2, #50	@ 0x32
 8000fbe:	2122      	movs	r1, #34	@ 0x22
 8000fc0:	68f8      	ldr	r0, [r7, #12]
 8000fc2:	f7ff fd5f 	bl	8000a84 <writeReg>
  writeReg(dev, 0x47, 0x14);
 8000fc6:	2214      	movs	r2, #20
 8000fc8:	2147      	movs	r1, #71	@ 0x47
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f7ff fd5a 	bl	8000a84 <writeReg>
  writeReg(dev, 0x49, 0xFF);
 8000fd0:	22ff      	movs	r2, #255	@ 0xff
 8000fd2:	2149      	movs	r1, #73	@ 0x49
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f7ff fd55 	bl	8000a84 <writeReg>
  writeReg(dev, 0x4A, 0x00);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	214a      	movs	r1, #74	@ 0x4a
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f7ff fd50 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	21ff      	movs	r1, #255	@ 0xff
 8000fe8:	68f8      	ldr	r0, [r7, #12]
 8000fea:	f7ff fd4b 	bl	8000a84 <writeReg>
  writeReg(dev, 0x7A, 0x0A);
 8000fee:	220a      	movs	r2, #10
 8000ff0:	217a      	movs	r1, #122	@ 0x7a
 8000ff2:	68f8      	ldr	r0, [r7, #12]
 8000ff4:	f7ff fd46 	bl	8000a84 <writeReg>
  writeReg(dev, 0x7B, 0x00);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	217b      	movs	r1, #123	@ 0x7b
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f7ff fd41 	bl	8000a84 <writeReg>
  writeReg(dev, 0x78, 0x21);
 8001002:	2221      	movs	r2, #33	@ 0x21
 8001004:	2178      	movs	r1, #120	@ 0x78
 8001006:	68f8      	ldr	r0, [r7, #12]
 8001008:	f7ff fd3c 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800100c:	2201      	movs	r2, #1
 800100e:	21ff      	movs	r1, #255	@ 0xff
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f7ff fd37 	bl	8000a84 <writeReg>
  writeReg(dev, 0x23, 0x34);
 8001016:	2234      	movs	r2, #52	@ 0x34
 8001018:	2123      	movs	r1, #35	@ 0x23
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff fd32 	bl	8000a84 <writeReg>
  writeReg(dev, 0x42, 0x00);
 8001020:	2200      	movs	r2, #0
 8001022:	2142      	movs	r1, #66	@ 0x42
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fd2d 	bl	8000a84 <writeReg>
  writeReg(dev, 0x44, 0xFF);
 800102a:	22ff      	movs	r2, #255	@ 0xff
 800102c:	2144      	movs	r1, #68	@ 0x44
 800102e:	68f8      	ldr	r0, [r7, #12]
 8001030:	f7ff fd28 	bl	8000a84 <writeReg>
  writeReg(dev, 0x45, 0x26);
 8001034:	2226      	movs	r2, #38	@ 0x26
 8001036:	2145      	movs	r1, #69	@ 0x45
 8001038:	68f8      	ldr	r0, [r7, #12]
 800103a:	f7ff fd23 	bl	8000a84 <writeReg>
  writeReg(dev, 0x46, 0x05);
 800103e:	2205      	movs	r2, #5
 8001040:	2146      	movs	r1, #70	@ 0x46
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f7ff fd1e 	bl	8000a84 <writeReg>
  writeReg(dev, 0x40, 0x40);
 8001048:	2240      	movs	r2, #64	@ 0x40
 800104a:	2140      	movs	r1, #64	@ 0x40
 800104c:	68f8      	ldr	r0, [r7, #12]
 800104e:	f7ff fd19 	bl	8000a84 <writeReg>
  writeReg(dev, 0x0E, 0x06);
 8001052:	2206      	movs	r2, #6
 8001054:	210e      	movs	r1, #14
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff fd14 	bl	8000a84 <writeReg>
  writeReg(dev, 0x20, 0x1A);
 800105c:	221a      	movs	r2, #26
 800105e:	2120      	movs	r1, #32
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff fd0f 	bl	8000a84 <writeReg>
  writeReg(dev, 0x43, 0x40);
 8001066:	2240      	movs	r2, #64	@ 0x40
 8001068:	2143      	movs	r1, #67	@ 0x43
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	f7ff fd0a 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8001070:	2200      	movs	r2, #0
 8001072:	21ff      	movs	r1, #255	@ 0xff
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f7ff fd05 	bl	8000a84 <writeReg>
  writeReg(dev, 0x34, 0x03);
 800107a:	2203      	movs	r2, #3
 800107c:	2134      	movs	r1, #52	@ 0x34
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f7ff fd00 	bl	8000a84 <writeReg>
  writeReg(dev, 0x35, 0x44);
 8001084:	2244      	movs	r2, #68	@ 0x44
 8001086:	2135      	movs	r1, #53	@ 0x35
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f7ff fcfb 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800108e:	2201      	movs	r2, #1
 8001090:	21ff      	movs	r1, #255	@ 0xff
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	f7ff fcf6 	bl	8000a84 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8001098:	2204      	movs	r2, #4
 800109a:	2131      	movs	r1, #49	@ 0x31
 800109c:	68f8      	ldr	r0, [r7, #12]
 800109e:	f7ff fcf1 	bl	8000a84 <writeReg>
  writeReg(dev, 0x4B, 0x09);
 80010a2:	2209      	movs	r2, #9
 80010a4:	214b      	movs	r1, #75	@ 0x4b
 80010a6:	68f8      	ldr	r0, [r7, #12]
 80010a8:	f7ff fcec 	bl	8000a84 <writeReg>
  writeReg(dev, 0x4C, 0x05);
 80010ac:	2205      	movs	r2, #5
 80010ae:	214c      	movs	r1, #76	@ 0x4c
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f7ff fce7 	bl	8000a84 <writeReg>
  writeReg(dev, 0x4D, 0x04);
 80010b6:	2204      	movs	r2, #4
 80010b8:	214d      	movs	r1, #77	@ 0x4d
 80010ba:	68f8      	ldr	r0, [r7, #12]
 80010bc:	f7ff fce2 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 80010c0:	2200      	movs	r2, #0
 80010c2:	21ff      	movs	r1, #255	@ 0xff
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f7ff fcdd 	bl	8000a84 <writeReg>
  writeReg(dev, 0x44, 0x00);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2144      	movs	r1, #68	@ 0x44
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff fcd8 	bl	8000a84 <writeReg>
  writeReg(dev, 0x45, 0x20);
 80010d4:	2220      	movs	r2, #32
 80010d6:	2145      	movs	r1, #69	@ 0x45
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f7ff fcd3 	bl	8000a84 <writeReg>
  writeReg(dev, 0x47, 0x08);
 80010de:	2208      	movs	r2, #8
 80010e0:	2147      	movs	r1, #71	@ 0x47
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f7ff fcce 	bl	8000a84 <writeReg>
  writeReg(dev, 0x48, 0x28);
 80010e8:	2228      	movs	r2, #40	@ 0x28
 80010ea:	2148      	movs	r1, #72	@ 0x48
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f7ff fcc9 	bl	8000a84 <writeReg>
  writeReg(dev, 0x67, 0x00);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2167      	movs	r1, #103	@ 0x67
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f7ff fcc4 	bl	8000a84 <writeReg>
  writeReg(dev, 0x70, 0x04);
 80010fc:	2204      	movs	r2, #4
 80010fe:	2170      	movs	r1, #112	@ 0x70
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff fcbf 	bl	8000a84 <writeReg>
  writeReg(dev, 0x71, 0x01);
 8001106:	2201      	movs	r2, #1
 8001108:	2171      	movs	r1, #113	@ 0x71
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f7ff fcba 	bl	8000a84 <writeReg>
  writeReg(dev, 0x72, 0xFE);
 8001110:	22fe      	movs	r2, #254	@ 0xfe
 8001112:	2172      	movs	r1, #114	@ 0x72
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff fcb5 	bl	8000a84 <writeReg>
  writeReg(dev, 0x76, 0x00);
 800111a:	2200      	movs	r2, #0
 800111c:	2176      	movs	r1, #118	@ 0x76
 800111e:	68f8      	ldr	r0, [r7, #12]
 8001120:	f7ff fcb0 	bl	8000a84 <writeReg>
  writeReg(dev, 0x77, 0x00);
 8001124:	2200      	movs	r2, #0
 8001126:	2177      	movs	r1, #119	@ 0x77
 8001128:	68f8      	ldr	r0, [r7, #12]
 800112a:	f7ff fcab 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 800112e:	2201      	movs	r2, #1
 8001130:	21ff      	movs	r1, #255	@ 0xff
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	f7ff fca6 	bl	8000a84 <writeReg>
  writeReg(dev, 0x0D, 0x01);
 8001138:	2201      	movs	r2, #1
 800113a:	210d      	movs	r1, #13
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f7ff fca1 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8001142:	2200      	movs	r2, #0
 8001144:	21ff      	movs	r1, #255	@ 0xff
 8001146:	68f8      	ldr	r0, [r7, #12]
 8001148:	f7ff fc9c 	bl	8000a84 <writeReg>
  writeReg(dev, 0x80, 0x01);
 800114c:	2201      	movs	r2, #1
 800114e:	2180      	movs	r1, #128	@ 0x80
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff fc97 	bl	8000a84 <writeReg>
  writeReg(dev, 0x01, 0xF8);
 8001156:	22f8      	movs	r2, #248	@ 0xf8
 8001158:	2101      	movs	r1, #1
 800115a:	68f8      	ldr	r0, [r7, #12]
 800115c:	f7ff fc92 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8001160:	2201      	movs	r2, #1
 8001162:	21ff      	movs	r1, #255	@ 0xff
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f7ff fc8d 	bl	8000a84 <writeReg>
  writeReg(dev, 0x8E, 0x01);
 800116a:	2201      	movs	r2, #1
 800116c:	218e      	movs	r1, #142	@ 0x8e
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f7ff fc88 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8001174:	2201      	movs	r2, #1
 8001176:	2100      	movs	r1, #0
 8001178:	68f8      	ldr	r0, [r7, #12]
 800117a:	f7ff fc83 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 800117e:	2200      	movs	r2, #0
 8001180:	21ff      	movs	r1, #255	@ 0xff
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff fc7e 	bl	8000a84 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8001188:	2200      	movs	r2, #0
 800118a:	2180      	movs	r1, #128	@ 0x80
 800118c:	68f8      	ldr	r0, [r7, #12]
 800118e:	f7ff fc79 	bl	8000a84 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8001192:	2204      	movs	r2, #4
 8001194:	210a      	movs	r1, #10
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f7ff fc74 	bl	8000a84 <writeReg>
  writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800119c:	2184      	movs	r1, #132	@ 0x84
 800119e:	68f8      	ldr	r0, [r7, #12]
 80011a0:	f7ff fcc4 	bl	8000b2c <readReg>
 80011a4:	4603      	mov	r3, r0
 80011a6:	f023 0310 	bic.w	r3, r3, #16
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	461a      	mov	r2, r3
 80011ae:	2184      	movs	r1, #132	@ 0x84
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	f7ff fc67 	bl	8000a84 <writeReg>
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80011b6:	2201      	movs	r2, #1
 80011b8:	210b      	movs	r1, #11
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f7ff fc62 	bl	8000a84 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  dev->measurementTimingBudgetUs = getMeasurementTimingBudget(dev);
 80011c0:	68f8      	ldr	r0, [r7, #12]
 80011c2:	f000 f904 	bl	80013ce <getMeasurementTimingBudget>
 80011c6:	4602      	mov	r2, r0
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80011cc:	22e8      	movs	r2, #232	@ 0xe8
 80011ce:	2101      	movs	r1, #1
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f7ff fc57 	bl	8000a84 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	4619      	mov	r1, r3
 80011dc:	68f8      	ldr	r0, [r7, #12]
 80011de:	f000 f85d 	bl	800129c <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x01);
 80011e2:	2201      	movs	r2, #1
 80011e4:	2101      	movs	r1, #1
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f7ff fc4c 	bl	8000a84 <writeReg>
  if (!performSingleRefCalibration(dev, 0x40)) { return false; }
 80011ec:	2140      	movs	r1, #64	@ 0x40
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f000 fd96 	bl	8001d20 <performSingleRefCalibration>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <initVL53L0X+0x550>
 80011fa:	2300      	movs	r3, #0
 80011fc:	e013      	b.n	8001226 <initVL53L0X+0x578>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 80011fe:	2202      	movs	r2, #2
 8001200:	2101      	movs	r1, #1
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f7ff fc3e 	bl	8000a84 <writeReg>
  if (!performSingleRefCalibration(dev, 0x00)) { return false; }
 8001208:	2100      	movs	r1, #0
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f000 fd88 	bl	8001d20 <performSingleRefCalibration>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <initVL53L0X+0x56c>
 8001216:	2300      	movs	r3, #0
 8001218:	e005      	b.n	8001226 <initVL53L0X+0x578>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 800121a:	22e8      	movs	r2, #232	@ 0xe8
 800121c:	2101      	movs	r1, #1
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff fc30 	bl	8000a84 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8001224:	2301      	movs	r3, #1
}
 8001226:	4618      	mov	r0, r3
 8001228:	3720      	adds	r7, #32
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <setSignalRateLimit>:

bool setSignalRateLimit(VL53L0X_Dev_t *dev, float limit_Mcps)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	ed87 0a00 	vstr	s0, [r7]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800123c:	edd7 7a00 	vldr	s15, [r7]
 8001240:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001248:	d40a      	bmi.n	8001260 <setSignalRateLimit+0x30>
 800124a:	6838      	ldr	r0, [r7, #0]
 800124c:	f7ff f9a4 	bl	8000598 <__aeabi_f2d>
 8001250:	a310      	add	r3, pc, #64	@ (adr r3, 8001294 <setSignalRateLimit+0x64>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff fa75 	bl	8000744 <__aeabi_dcmpgt>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <setSignalRateLimit+0x34>
 8001260:	2300      	movs	r3, #0
 8001262:	e010      	b.n	8001286 <setSignalRateLimit+0x56>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001264:	edd7 7a00 	vldr	s15, [r7]
 8001268:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001290 <setSignalRateLimit+0x60>
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001274:	ee17 3a90 	vmov	r3, s15
 8001278:	b29b      	uxth	r3, r3
 800127a:	461a      	mov	r2, r3
 800127c:	2144      	movs	r1, #68	@ 0x44
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff fc28 	bl	8000ad4 <writeReg16Bit>
  return true;
 8001284:	2301      	movs	r3, #1
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	43000000 	.word	0x43000000
 8001294:	0a3d70a4 	.word	0x0a3d70a4
 8001298:	407fffd7 	.word	0x407fffd7

0800129c <setMeasurementTimingBudget>:
{
  return (float)readReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
}

bool setMeasurementTimingBudget(VL53L0X_Dev_t *dev, uint32_t budget_us)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b092      	sub	sp, #72	@ 0x48
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80012a6:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80012aa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 80012ae:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80012b2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80012b4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80012b8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80012ba:	f240 234e 	movw	r3, #590	@ 0x24e
 80012be:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 80012c0:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80012c4:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 80012c6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80012ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 80012cc:	f240 2326 	movw	r3, #550	@ 0x226
 80012d0:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 80012d2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80012d6:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012dc:	429a      	cmp	r2, r3
 80012de:	d201      	bcs.n	80012e4 <setMeasurementTimingBudget+0x48>
 80012e0:	2300      	movs	r3, #0
 80012e2:	e070      	b.n	80013c6 <setMeasurementTimingBudget+0x12a>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 80012e4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80012e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80012ea:	4413      	add	r3, r2
 80012ec:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(dev, &enables);
 80012ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f2:	4619      	mov	r1, r3
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f000 fbe8 	bl	8001aca <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 80012fa:	f107 020c 	add.w	r2, r7, #12
 80012fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001302:	4619      	mov	r1, r3
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f000 fc14 	bl	8001b32 <getSequenceStepTimeouts>

  if (enables.tcc)
 800130a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800130e:	2b00      	cmp	r3, #0
 8001310:	d005      	beq.n	800131e <setMeasurementTimingBudget+0x82>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001316:	4413      	add	r3, r2
 8001318:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800131a:	4413      	add	r3, r2
 800131c:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800131e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001322:	2b00      	cmp	r3, #0
 8001324:	d007      	beq.n	8001336 <setMeasurementTimingBudget+0x9a>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800132a:	4413      	add	r3, r2
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001330:	4413      	add	r3, r2
 8001332:	647b      	str	r3, [r7, #68]	@ 0x44
 8001334:	e009      	b.n	800134a <setMeasurementTimingBudget+0xae>
  }
  else if (enables.msrc)
 8001336:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800133a:	2b00      	cmp	r3, #0
 800133c:	d005      	beq.n	800134a <setMeasurementTimingBudget+0xae>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001342:	4413      	add	r3, r2
 8001344:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001346:	4413      	add	r3, r2
 8001348:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 800134a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800134e:	2b00      	cmp	r3, #0
 8001350:	d005      	beq.n	800135e <setMeasurementTimingBudget+0xc2>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001352:	69fa      	ldr	r2, [r7, #28]
 8001354:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001356:	4413      	add	r3, r2
 8001358:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800135a:	4413      	add	r3, r2
 800135c:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800135e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001362:	2b00      	cmp	r3, #0
 8001364:	d02e      	beq.n	80013c4 <setMeasurementTimingBudget+0x128>
  {
    used_budget_us += FinalRangeOverhead;
 8001366:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001368:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800136a:	4413      	add	r3, r2
 800136c:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 800136e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	429a      	cmp	r2, r3
 8001374:	d901      	bls.n	800137a <setMeasurementTimingBudget+0xde>
    {
      // "Requested timeout too big."
      return false;
 8001376:	2300      	movs	r3, #0
 8001378:	e025      	b.n	80013c6 <setMeasurementTimingBudget+0x12a>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8001382:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001384:	b2db      	uxtb	r3, r3
 8001386:	4619      	mov	r1, r3
 8001388:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800138a:	f000 fca3 	bl	8001cd4 <timeoutMicrosecondsToMclks>
 800138e:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8001390:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8001394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001398:	2b00      	cmp	r3, #0
 800139a:	d005      	beq.n	80013a8 <setMeasurementTimingBudget+0x10c>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 800139c:	8a7a      	ldrh	r2, [r7, #18]
 800139e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80013a2:	4413      	add	r3, r2
 80013a4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80013a8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fc3f 	bl	8001c30 <encodeTimeout>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	2171      	movs	r1, #113	@ 0x71
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff fb8b 	bl	8000ad4 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    dev->measurementTimingBudgetUs = budget_us; // store for internal reuse
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	611a      	str	r2, [r3, #16]
  }
  return true;
 80013c4:	2301      	movs	r3, #1
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3748      	adds	r7, #72	@ 0x48
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <getMeasurementTimingBudget>:

uint32_t getMeasurementTimingBudget(VL53L0X_Dev_t *dev)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b08e      	sub	sp, #56	@ 0x38
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80013d6:	f240 7376 	movw	r3, #1910	@ 0x776
 80013da:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t const EndOverhead        = 960;
 80013dc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80013e0:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint16_t const MsrcOverhead       = 660;
 80013e2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80013e6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t const TccOverhead        = 590;
 80013e8:	f240 234e 	movw	r3, #590	@ 0x24e
 80013ec:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t const DssOverhead        = 690;
 80013ee:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80013f2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const PreRangeOverhead   = 660;
 80013f4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80013f8:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const FinalRangeOverhead = 550;
 80013fa:	f240 2326 	movw	r3, #550	@ 0x226
 80013fe:	84fb      	strh	r3, [r7, #38]	@ 0x26

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8001400:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001402:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001404:	4413      	add	r3, r2
 8001406:	637b      	str	r3, [r7, #52]	@ 0x34

  getSequenceStepEnables(dev, &enables);
 8001408:	f107 0320 	add.w	r3, r7, #32
 800140c:	4619      	mov	r1, r3
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 fb5b 	bl	8001aca <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8001414:	f107 0208 	add.w	r2, r7, #8
 8001418:	f107 0320 	add.w	r3, r7, #32
 800141c:	4619      	mov	r1, r3
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 fb87 	bl	8001b32 <getSequenceStepTimeouts>

  if (enables.tcc)
 8001424:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d005      	beq.n	8001438 <getMeasurementTimingBudget+0x6a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001430:	4413      	add	r3, r2
 8001432:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001434:	4413      	add	r3, r2
 8001436:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  if (enables.dss)
 8001438:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800143c:	2b00      	cmp	r3, #0
 800143e:	d007      	beq.n	8001450 <getMeasurementTimingBudget+0x82>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800144a:	4413      	add	r3, r2
 800144c:	637b      	str	r3, [r7, #52]	@ 0x34
 800144e:	e009      	b.n	8001464 <getMeasurementTimingBudget+0x96>
  }
  else if (enables.msrc)
 8001450:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001454:	2b00      	cmp	r3, #0
 8001456:	d005      	beq.n	8001464 <getMeasurementTimingBudget+0x96>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800145c:	4413      	add	r3, r2
 800145e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001460:	4413      	add	r3, r2
 8001462:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  if (enables.pre_range)
 8001464:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001468:	2b00      	cmp	r3, #0
 800146a:	d005      	beq.n	8001478 <getMeasurementTimingBudget+0xaa>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001470:	4413      	add	r3, r2
 8001472:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001474:	4413      	add	r3, r2
 8001476:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  if (enables.final_range)
 8001478:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800147c:	2b00      	cmp	r3, #0
 800147e:	d005      	beq.n	800148c <getMeasurementTimingBudget+0xbe>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8001480:	69fa      	ldr	r2, [r7, #28]
 8001482:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001484:	4413      	add	r3, r2
 8001486:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001488:	4413      	add	r3, r2
 800148a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  dev->measurementTimingBudgetUs = budget_us; // store for internal reuse
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001490:	611a      	str	r2, [r3, #16]
  return budget_us;
 8001492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8001494:	4618      	mov	r0, r3
 8001496:	3738      	adds	r7, #56	@ 0x38
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <setVcselPulsePeriod>:

bool setVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type, uint8_t period_pclks)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08c      	sub	sp, #48	@ 0x30
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	70fb      	strb	r3, [r7, #3]
 80014a8:	4613      	mov	r3, r2
 80014aa:	70bb      	strb	r3, [r7, #2]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80014ac:	78bb      	ldrb	r3, [r7, #2]
 80014ae:	085b      	lsrs	r3, r3, #1
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	3b01      	subs	r3, #1
 80014b4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(dev, &enables);
 80014b8:	f107 0320 	add.w	r3, r7, #32
 80014bc:	4619      	mov	r1, r3
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 fb03 	bl	8001aca <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 80014c4:	f107 0208 	add.w	r2, r7, #8
 80014c8:	f107 0320 	add.w	r3, r7, #32
 80014cc:	4619      	mov	r1, r3
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f000 fb2f 	bl	8001b32 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d164      	bne.n	80015a4 <setVcselPulsePeriod+0x108>
  {
    // "Set phase check limits"
    switch (period_pclks)
 80014da:	78bb      	ldrb	r3, [r7, #2]
 80014dc:	3b0c      	subs	r3, #12
 80014de:	2b06      	cmp	r3, #6
 80014e0:	d828      	bhi.n	8001534 <setVcselPulsePeriod+0x98>
 80014e2:	a201      	add	r2, pc, #4	@ (adr r2, 80014e8 <setVcselPulsePeriod+0x4c>)
 80014e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e8:	08001505 	.word	0x08001505
 80014ec:	08001535 	.word	0x08001535
 80014f0:	08001511 	.word	0x08001511
 80014f4:	08001535 	.word	0x08001535
 80014f8:	0800151d 	.word	0x0800151d
 80014fc:	08001535 	.word	0x08001535
 8001500:	08001529 	.word	0x08001529
    {
      case 12:
        writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001504:	2218      	movs	r2, #24
 8001506:	2157      	movs	r1, #87	@ 0x57
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff fabb 	bl	8000a84 <writeReg>
        break;
 800150e:	e013      	b.n	8001538 <setVcselPulsePeriod+0x9c>

      case 14:
        writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8001510:	2230      	movs	r2, #48	@ 0x30
 8001512:	2157      	movs	r1, #87	@ 0x57
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fab5 	bl	8000a84 <writeReg>
        break;
 800151a:	e00d      	b.n	8001538 <setVcselPulsePeriod+0x9c>

      case 16:
        writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 800151c:	2240      	movs	r2, #64	@ 0x40
 800151e:	2157      	movs	r1, #87	@ 0x57
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff faaf 	bl	8000a84 <writeReg>
        break;
 8001526:	e007      	b.n	8001538 <setVcselPulsePeriod+0x9c>

      case 18:
        writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8001528:	2250      	movs	r2, #80	@ 0x50
 800152a:	2157      	movs	r1, #87	@ 0x57
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff faa9 	bl	8000a84 <writeReg>
        break;
 8001532:	e001      	b.n	8001538 <setVcselPulsePeriod+0x9c>

      default:
        // invalid period
        return false;
 8001534:	2300      	movs	r3, #0
 8001536:	e123      	b.n	8001780 <setVcselPulsePeriod+0x2e4>
    }
    writeReg(dev, PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8001538:	2208      	movs	r2, #8
 800153a:	2156      	movs	r1, #86	@ 0x56
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff faa1 	bl	8000a84 <writeReg>

    // apply new VCSEL period
    writeReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8001542:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001546:	461a      	mov	r2, r3
 8001548:	2150      	movs	r1, #80	@ 0x50
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff fa9a 	bl	8000a84 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	78ba      	ldrb	r2, [r7, #2]
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f000 fbbc 	bl	8001cd4 <timeoutMicrosecondsToMclks>
 800155c:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 800155e:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001560:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001562:	4618      	mov	r0, r3
 8001564:	f000 fb64 	bl	8001c30 <encodeTimeout>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	2151      	movs	r1, #81	@ 0x51
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff fab0 	bl	8000ad4 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	78ba      	ldrb	r2, [r7, #2]
 8001578:	4611      	mov	r1, r2
 800157a:	4618      	mov	r0, r3
 800157c:	f000 fbaa 	bl	8001cd4 <timeoutMicrosecondsToMclks>
 8001580:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8001582:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(dev, MSRC_CONFIG_TIMEOUT_MACROP,
 8001584:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001586:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800158a:	d804      	bhi.n	8001596 <setVcselPulsePeriod+0xfa>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 800158c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800158e:	b2db      	uxtb	r3, r3
    writeReg(dev, MSRC_CONFIG_TIMEOUT_MACROP,
 8001590:	3b01      	subs	r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	e000      	b.n	8001598 <setVcselPulsePeriod+0xfc>
 8001596:	23ff      	movs	r3, #255	@ 0xff
 8001598:	461a      	mov	r2, r3
 800159a:	2146      	movs	r1, #70	@ 0x46
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff fa71 	bl	8000a84 <writeReg>
 80015a2:	e0cf      	b.n	8001744 <setVcselPulsePeriod+0x2a8>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 80015a4:	78fb      	ldrb	r3, [r7, #3]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	f040 80ca 	bne.w	8001740 <setVcselPulsePeriod+0x2a4>
  {
    switch (period_pclks)
 80015ac:	78bb      	ldrb	r3, [r7, #2]
 80015ae:	3b08      	subs	r3, #8
 80015b0:	2b06      	cmp	r3, #6
 80015b2:	f200 80a1 	bhi.w	80016f8 <setVcselPulsePeriod+0x25c>
 80015b6:	a201      	add	r2, pc, #4	@ (adr r2, 80015bc <setVcselPulsePeriod+0x120>)
 80015b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015bc:	080015d9 	.word	0x080015d9
 80015c0:	080016f9 	.word	0x080016f9
 80015c4:	08001621 	.word	0x08001621
 80015c8:	080016f9 	.word	0x080016f9
 80015cc:	08001669 	.word	0x08001669
 80015d0:	080016f9 	.word	0x080016f9
 80015d4:	080016b1 	.word	0x080016b1
    {
      case 8:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80015d8:	2210      	movs	r2, #16
 80015da:	2148      	movs	r1, #72	@ 0x48
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff fa51 	bl	8000a84 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80015e2:	2208      	movs	r2, #8
 80015e4:	2147      	movs	r1, #71	@ 0x47
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fa4c 	bl	8000a84 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80015ec:	2202      	movs	r2, #2
 80015ee:	2132      	movs	r1, #50	@ 0x32
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff fa47 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80015f6:	220c      	movs	r2, #12
 80015f8:	2130      	movs	r1, #48	@ 0x30
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fa42 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 8001600:	2201      	movs	r2, #1
 8001602:	21ff      	movs	r1, #255	@ 0xff
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fa3d 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x30);
 800160a:	2230      	movs	r2, #48	@ 0x30
 800160c:	2130      	movs	r1, #48	@ 0x30
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff fa38 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 8001614:	2200      	movs	r2, #0
 8001616:	21ff      	movs	r1, #255	@ 0xff
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff fa33 	bl	8000a84 <writeReg>
        break;
 800161e:	e06d      	b.n	80016fc <setVcselPulsePeriod+0x260>

      case 10:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8001620:	2228      	movs	r2, #40	@ 0x28
 8001622:	2148      	movs	r1, #72	@ 0x48
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff fa2d 	bl	8000a84 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800162a:	2208      	movs	r2, #8
 800162c:	2147      	movs	r1, #71	@ 0x47
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff fa28 	bl	8000a84 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001634:	2203      	movs	r2, #3
 8001636:	2132      	movs	r1, #50	@ 0x32
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fa23 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800163e:	2209      	movs	r2, #9
 8001640:	2130      	movs	r1, #48	@ 0x30
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f7ff fa1e 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 8001648:	2201      	movs	r2, #1
 800164a:	21ff      	movs	r1, #255	@ 0xff
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f7ff fa19 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x20);
 8001652:	2220      	movs	r2, #32
 8001654:	2130      	movs	r1, #48	@ 0x30
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff fa14 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 800165c:	2200      	movs	r2, #0
 800165e:	21ff      	movs	r1, #255	@ 0xff
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff fa0f 	bl	8000a84 <writeReg>
        break;
 8001666:	e049      	b.n	80016fc <setVcselPulsePeriod+0x260>

      case 12:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001668:	2238      	movs	r2, #56	@ 0x38
 800166a:	2148      	movs	r1, #72	@ 0x48
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff fa09 	bl	8000a84 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001672:	2208      	movs	r2, #8
 8001674:	2147      	movs	r1, #71	@ 0x47
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff fa04 	bl	8000a84 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800167c:	2203      	movs	r2, #3
 800167e:	2132      	movs	r1, #50	@ 0x32
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff f9ff 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001686:	2208      	movs	r2, #8
 8001688:	2130      	movs	r1, #48	@ 0x30
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff f9fa 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 8001690:	2201      	movs	r2, #1
 8001692:	21ff      	movs	r1, #255	@ 0xff
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f7ff f9f5 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x20);
 800169a:	2220      	movs	r2, #32
 800169c:	2130      	movs	r1, #48	@ 0x30
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff f9f0 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 80016a4:	2200      	movs	r2, #0
 80016a6:	21ff      	movs	r1, #255	@ 0xff
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff f9eb 	bl	8000a84 <writeReg>
        break;
 80016ae:	e025      	b.n	80016fc <setVcselPulsePeriod+0x260>

      case 14:
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 80016b0:	2248      	movs	r2, #72	@ 0x48
 80016b2:	2148      	movs	r1, #72	@ 0x48
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff f9e5 	bl	8000a84 <writeReg>
        writeReg(dev, FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80016ba:	2208      	movs	r2, #8
 80016bc:	2147      	movs	r1, #71	@ 0x47
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff f9e0 	bl	8000a84 <writeReg>
        writeReg(dev, GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80016c4:	2203      	movs	r2, #3
 80016c6:	2132      	movs	r1, #50	@ 0x32
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff f9db 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 80016ce:	2207      	movs	r2, #7
 80016d0:	2130      	movs	r1, #48	@ 0x30
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff f9d6 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x01);
 80016d8:	2201      	movs	r2, #1
 80016da:	21ff      	movs	r1, #255	@ 0xff
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff f9d1 	bl	8000a84 <writeReg>
        writeReg(dev, ALGO_PHASECAL_LIM, 0x20);
 80016e2:	2220      	movs	r2, #32
 80016e4:	2130      	movs	r1, #48	@ 0x30
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff f9cc 	bl	8000a84 <writeReg>
        writeReg(dev, 0xFF, 0x00);
 80016ec:	2200      	movs	r2, #0
 80016ee:	21ff      	movs	r1, #255	@ 0xff
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff f9c7 	bl	8000a84 <writeReg>
        break;
 80016f6:	e001      	b.n	80016fc <setVcselPulsePeriod+0x260>

      default:
        // invalid period
        return false;
 80016f8:	2300      	movs	r3, #0
 80016fa:	e041      	b.n	8001780 <setVcselPulsePeriod+0x2e4>
    }

    // apply new VCSEL period
    writeReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80016fc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001700:	461a      	mov	r2, r3
 8001702:	2170      	movs	r1, #112	@ 0x70
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff f9bd 	bl	8000a84 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	78ba      	ldrb	r2, [r7, #2]
 800170e:	4611      	mov	r1, r2
 8001710:	4618      	mov	r0, r3
 8001712:	f000 fadf 	bl	8001cd4 <timeoutMicrosecondsToMclks>
 8001716:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 8001718:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 800171a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <setVcselPulsePeriod+0x28e>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001722:	89fa      	ldrh	r2, [r7, #14]
 8001724:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001726:	4413      	add	r3, r2
 8001728:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800172a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800172c:	4618      	mov	r0, r3
 800172e:	f000 fa7f 	bl	8001c30 <encodeTimeout>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	2171      	movs	r1, #113	@ 0x71
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff f9cb 	bl	8000ad4 <writeReg16Bit>
 800173e:	e001      	b.n	8001744 <setVcselPulsePeriod+0x2a8>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8001740:	2300      	movs	r3, #0
 8001742:	e01d      	b.n	8001780 <setVcselPulsePeriod+0x2e4>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	691b      	ldr	r3, [r3, #16]
 8001748:	4619      	mov	r1, r3
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff fda6 	bl	800129c <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 8001750:	2101      	movs	r1, #1
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff f9ea 	bl	8000b2c <readReg>
 8001758:	4603      	mov	r3, r0
 800175a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 800175e:	2202      	movs	r2, #2
 8001760:	2101      	movs	r1, #1
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff f98e 	bl	8000a84 <writeReg>
  performSingleRefCalibration(dev, 0x0);
 8001768:	2100      	movs	r1, #0
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 fad8 	bl	8001d20 <performSingleRefCalibration>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001770:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001774:	461a      	mov	r2, r3
 8001776:	2101      	movs	r1, #1
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff f983 	bl	8000a84 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 800177e:	2301      	movs	r3, #1
}
 8001780:	4618      	mov	r0, r3
 8001782:	3730      	adds	r7, #48	@ 0x30
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <getVcselPulsePeriod>:

uint8_t getVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 8001794:	78fb      	ldrb	r3, [r7, #3]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d109      	bne.n	80017ae <getVcselPulsePeriod+0x26>
  {
    return decodeVcselPeriod(readReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800179a:	2150      	movs	r1, #80	@ 0x50
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f7ff f9c5 	bl	8000b2c <readReg>
 80017a2:	4603      	mov	r3, r0
 80017a4:	3301      	adds	r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	e00d      	b.n	80017ca <getVcselPulsePeriod+0x42>
  }
  else if (type == VcselPeriodFinalRange)
 80017ae:	78fb      	ldrb	r3, [r7, #3]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d109      	bne.n	80017c8 <getVcselPulsePeriod+0x40>
  {
    return decodeVcselPeriod(readReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 80017b4:	2170      	movs	r1, #112	@ 0x70
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff f9b8 	bl	8000b2c <readReg>
 80017bc:	4603      	mov	r3, r0
 80017be:	3301      	adds	r3, #1
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	e000      	b.n	80017ca <getVcselPulsePeriod+0x42>
  }
  else { return 255; }
 80017c8:	23ff      	movs	r3, #255	@ 0xff
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <readRangeContinuousMillimeters>:
  writeReg(dev, 0x91, 0x00);
  writeReg(dev, 0x00, 0x01);
  writeReg(dev, 0xFF, 0x00);
}

uint16_t readRangeContinuousMillimeters(VL53L0X_Dev_t *dev, statInfo_t_VL53L0X *extraStats ) {
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b086      	sub	sp, #24
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	6039      	str	r1, [r7, #0]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout(dev);
 80017dc:	f000 ff38 	bl	8002650 <HAL_GetTick>
 80017e0:	4603      	mov	r3, r0
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80017e8:	e015      	b.n	8001816 <readRangeContinuousMillimeters+0x44>
    if (checkTimeoutExpired(dev))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	88db      	ldrh	r3, [r3, #6]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d011      	beq.n	8001816 <readRangeContinuousMillimeters+0x44>
 80017f2:	f000 ff2d 	bl	8002650 <HAL_GetTick>
 80017f6:	4603      	mov	r3, r0
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	895b      	ldrh	r3, [r3, #10]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	88d2      	ldrh	r2, [r2, #6]
 8001806:	4293      	cmp	r3, r2
 8001808:	dd05      	ble.n	8001816 <readRangeContinuousMillimeters+0x44>
    {
      dev->isTimeout = true;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2201      	movs	r2, #1
 800180e:	721a      	strb	r2, [r3, #8]
      return 65535;
 8001810:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001814:	e051      	b.n	80018ba <readRangeContinuousMillimeters+0xe8>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001816:	2113      	movs	r1, #19
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff f987 	bl	8000b2c <readReg>
 800181e:	4603      	mov	r3, r0
 8001820:	f003 0307 	and.w	r3, r3, #7
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0e0      	beq.n	80017ea <readRangeContinuousMillimeters+0x18>
    }
  }
  if( extraStats == 0 ){
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d106      	bne.n	800183c <readRangeContinuousMillimeters+0x6a>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(dev, RESULT_RANGE_STATUS + 10);
 800182e:	211e      	movs	r1, #30
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff f9a5 	bl	8000b80 <readReg16Bit>
 8001836:	4603      	mov	r3, r0
 8001838:	82fb      	strh	r3, [r7, #22]
 800183a:	e038      	b.n	80018ae <readRangeContinuousMillimeters+0xdc>
  } else {
    readMulti(dev, 0x14, tempBuffer, 12);
 800183c:	f107 0208 	add.w	r2, r7, #8
 8001840:	230c      	movs	r3, #12
 8001842:	2114      	movs	r1, #20
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7ff f9f3 	bl	8000c30 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 800184a:	7a3b      	ldrb	r3, [r7, #8]
 800184c:	08db      	lsrs	r3, r3, #3
 800184e:	b2da      	uxtb	r2, r3
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8001854:	7abb      	ldrb	r3, [r7, #10]
 8001856:	b21b      	sxth	r3, r3
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	b21a      	sxth	r2, r3
 800185c:	7afb      	ldrb	r3, [r7, #11]
 800185e:	b21b      	sxth	r3, r3
 8001860:	4313      	orrs	r3, r2
 8001862:	b21b      	sxth	r3, r3
 8001864:	b29a      	uxth	r2, r3
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 800186a:	7bbb      	ldrb	r3, [r7, #14]
 800186c:	b21b      	sxth	r3, r3
 800186e:	021b      	lsls	r3, r3, #8
 8001870:	b21a      	sxth	r2, r3
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	b21b      	sxth	r3, r3
 8001876:	4313      	orrs	r3, r2
 8001878:	b21b      	sxth	r3, r3
 800187a:	b29a      	uxth	r2, r3
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001880:	7c3b      	ldrb	r3, [r7, #16]
 8001882:	b21b      	sxth	r3, r3
 8001884:	021b      	lsls	r3, r3, #8
 8001886:	b21a      	sxth	r2, r3
 8001888:	7c7b      	ldrb	r3, [r7, #17]
 800188a:	b21b      	sxth	r3, r3
 800188c:	4313      	orrs	r3, r2
 800188e:	b21b      	sxth	r3, r3
 8001890:	b29a      	uxth	r2, r3
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8001896:	7cbb      	ldrb	r3, [r7, #18]
 8001898:	b21b      	sxth	r3, r3
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	b21a      	sxth	r2, r3
 800189e:	7cfb      	ldrb	r3, [r7, #19]
 80018a0:	b21b      	sxth	r3, r3
 80018a2:	4313      	orrs	r3, r2
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	8afa      	ldrh	r2, [r7, #22]
 80018ac:	801a      	strh	r2, [r3, #0]
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80018ae:	2201      	movs	r2, #1
 80018b0:	210b      	movs	r1, #11
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff f8e6 	bl	8000a84 <writeReg>
  return temp;
 80018b8:	8afb      	ldrh	r3, [r7, #22]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <readRangeSingleMillimeters>:

uint16_t readRangeSingleMillimeters(VL53L0X_Dev_t *dev, statInfo_t_VL53L0X *extraStats ) {
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
  writeReg(dev, 0x80, 0x01);
 80018cc:	2201      	movs	r2, #1
 80018ce:	2180      	movs	r1, #128	@ 0x80
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff f8d7 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80018d6:	2201      	movs	r2, #1
 80018d8:	21ff      	movs	r1, #255	@ 0xff
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff f8d2 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x00);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff f8cd 	bl	8000a84 <writeReg>
  writeReg(dev, 0x91, dev->stopVariable);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	7b1b      	ldrb	r3, [r3, #12]
 80018ee:	461a      	mov	r2, r3
 80018f0:	2191      	movs	r1, #145	@ 0x91
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff f8c6 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x01);
 80018f8:	2201      	movs	r2, #1
 80018fa:	2100      	movs	r1, #0
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff f8c1 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8001902:	2200      	movs	r2, #0
 8001904:	21ff      	movs	r1, #255	@ 0xff
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7ff f8bc 	bl	8000a84 <writeReg>
  writeReg(dev, 0x80, 0x00);
 800190c:	2200      	movs	r2, #0
 800190e:	2180      	movs	r1, #128	@ 0x80
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff f8b7 	bl	8000a84 <writeReg>
  writeReg(dev, SYSRANGE_START, 0x01);
 8001916:	2201      	movs	r2, #1
 8001918:	2100      	movs	r1, #0
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff f8b2 	bl	8000a84 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout(dev);
 8001920:	f000 fe96 	bl	8002650 <HAL_GetTick>
 8001924:	4603      	mov	r3, r0
 8001926:	b29a      	uxth	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	815a      	strh	r2, [r3, #10]
  while (readReg(dev, SYSRANGE_START) & 0x01){
 800192c:	e015      	b.n	800195a <readRangeSingleMillimeters+0x98>
    if (checkTimeoutExpired(dev)){
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	88db      	ldrh	r3, [r3, #6]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d011      	beq.n	800195a <readRangeSingleMillimeters+0x98>
 8001936:	f000 fe8b 	bl	8002650 <HAL_GetTick>
 800193a:	4603      	mov	r3, r0
 800193c:	b29b      	uxth	r3, r3
 800193e:	461a      	mov	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	895b      	ldrh	r3, [r3, #10]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	88d2      	ldrh	r2, [r2, #6]
 800194a:	4293      	cmp	r3, r2
 800194c:	dd05      	ble.n	800195a <readRangeSingleMillimeters+0x98>
      dev->isTimeout = true;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	721a      	strb	r2, [r3, #8]
      return 65535;
 8001954:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001958:	e00d      	b.n	8001976 <readRangeSingleMillimeters+0xb4>
  while (readReg(dev, SYSRANGE_START) & 0x01){
 800195a:	2100      	movs	r1, #0
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff f8e5 	bl	8000b2c <readReg>
 8001962:	4603      	mov	r3, r0
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b00      	cmp	r3, #0
 800196a:	d1e0      	bne.n	800192e <readRangeSingleMillimeters+0x6c>
    }
  }
  return readRangeContinuousMillimeters(dev, extraStats );
 800196c:	6839      	ldr	r1, [r7, #0]
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ff2f 	bl	80017d2 <readRangeContinuousMillimeters>
 8001974:	4603      	mov	r3, r0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <getSpadInfo>:
}

// Private Methods /////////////////////////////////////////////////////////////

bool getSpadInfo(VL53L0X_Dev_t *dev, uint8_t * count, bool * type_is_aperture)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b086      	sub	sp, #24
 8001982:	af00      	add	r7, sp, #0
 8001984:	60f8      	str	r0, [r7, #12]
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
  uint8_t tmp;

  writeReg(dev, 0x80, 0x01);
 800198a:	2201      	movs	r2, #1
 800198c:	2180      	movs	r1, #128	@ 0x80
 800198e:	68f8      	ldr	r0, [r7, #12]
 8001990:	f7ff f878 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8001994:	2201      	movs	r2, #1
 8001996:	21ff      	movs	r1, #255	@ 0xff
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f7ff f873 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x00);
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f7ff f86e 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x06);
 80019a8:	2206      	movs	r2, #6
 80019aa:	21ff      	movs	r1, #255	@ 0xff
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f7ff f869 	bl	8000a84 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83) | 0x04);
 80019b2:	2183      	movs	r1, #131	@ 0x83
 80019b4:	68f8      	ldr	r0, [r7, #12]
 80019b6:	f7ff f8b9 	bl	8000b2c <readReg>
 80019ba:	4603      	mov	r3, r0
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	461a      	mov	r2, r3
 80019c4:	2183      	movs	r1, #131	@ 0x83
 80019c6:	68f8      	ldr	r0, [r7, #12]
 80019c8:	f7ff f85c 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x07);
 80019cc:	2207      	movs	r2, #7
 80019ce:	21ff      	movs	r1, #255	@ 0xff
 80019d0:	68f8      	ldr	r0, [r7, #12]
 80019d2:	f7ff f857 	bl	8000a84 <writeReg>
  writeReg(dev, 0x81, 0x01);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2181      	movs	r1, #129	@ 0x81
 80019da:	68f8      	ldr	r0, [r7, #12]
 80019dc:	f7ff f852 	bl	8000a84 <writeReg>

  writeReg(dev, 0x80, 0x01);
 80019e0:	2201      	movs	r2, #1
 80019e2:	2180      	movs	r1, #128	@ 0x80
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff f84d 	bl	8000a84 <writeReg>

  writeReg(dev, 0x94, 0x6b);
 80019ea:	226b      	movs	r2, #107	@ 0x6b
 80019ec:	2194      	movs	r1, #148	@ 0x94
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f7ff f848 	bl	8000a84 <writeReg>
  writeReg(dev, 0x83, 0x00);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2183      	movs	r1, #131	@ 0x83
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f7ff f843 	bl	8000a84 <writeReg>
  startTimeout(dev);
 80019fe:	f000 fe27 	bl	8002650 <HAL_GetTick>
 8001a02:	4603      	mov	r3, r0
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	815a      	strh	r2, [r3, #10]
  while (readReg(dev, 0x83) == 0x00)
 8001a0a:	e011      	b.n	8001a30 <getSpadInfo+0xb2>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	88db      	ldrh	r3, [r3, #6]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d00d      	beq.n	8001a30 <getSpadInfo+0xb2>
 8001a14:	f000 fe1c 	bl	8002650 <HAL_GetTick>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	895b      	ldrh	r3, [r3, #10]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	68fa      	ldr	r2, [r7, #12]
 8001a26:	88d2      	ldrh	r2, [r2, #6]
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	dd01      	ble.n	8001a30 <getSpadInfo+0xb2>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e048      	b.n	8001ac2 <getSpadInfo+0x144>
  while (readReg(dev, 0x83) == 0x00)
 8001a30:	2183      	movs	r1, #131	@ 0x83
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f7ff f87a 	bl	8000b2c <readReg>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0e6      	beq.n	8001a0c <getSpadInfo+0x8e>
  }
  writeReg(dev, 0x83, 0x01);
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2183      	movs	r1, #131	@ 0x83
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f7ff f81e 	bl	8000a84 <writeReg>
  tmp = readReg(dev, 0x92);
 8001a48:	2192      	movs	r1, #146	@ 0x92
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f7ff f86e 	bl	8000b2c <readReg>
 8001a50:	4603      	mov	r3, r0
 8001a52:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
 8001a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001a60:	7dfb      	ldrb	r3, [r7, #23]
 8001a62:	09db      	lsrs	r3, r3, #7
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	701a      	strb	r2, [r3, #0]

  writeReg(dev, 0x81, 0x00);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2181      	movs	r1, #129	@ 0x81
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f7ff f808 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x06);
 8001a74:	2206      	movs	r2, #6
 8001a76:	21ff      	movs	r1, #255	@ 0xff
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f7ff f803 	bl	8000a84 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83)  & ~0x04);
 8001a7e:	2183      	movs	r1, #131	@ 0x83
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f7ff f853 	bl	8000b2c <readReg>
 8001a86:	4603      	mov	r3, r0
 8001a88:	f023 0304 	bic.w	r3, r3, #4
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	461a      	mov	r2, r3
 8001a90:	2183      	movs	r1, #131	@ 0x83
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f7fe fff6 	bl	8000a84 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	21ff      	movs	r1, #255	@ 0xff
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	f7fe fff1 	bl	8000a84 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f7fe ffec 	bl	8000a84 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8001aac:	2200      	movs	r2, #0
 8001aae:	21ff      	movs	r1, #255	@ 0xff
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	f7fe ffe7 	bl	8000a84 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2180      	movs	r1, #128	@ 0x80
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f7fe ffe2 	bl	8000a84 <writeReg>

  return true;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3718      	adds	r7, #24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <getSequenceStepEnables>:

void getSequenceStepEnables(VL53L0X_Dev_t *dev, SequenceStepEnables * enables)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff f828 	bl	8000b2c <readReg>
 8001adc:	4603      	mov	r3, r0
 8001ade:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001ae0:	7bfb      	ldrb	r3, [r7, #15]
 8001ae2:	091b      	lsrs	r3, r3, #4
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	08db      	lsrs	r3, r3, #3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
 8001b12:	099b      	lsrs	r3, r3, #6
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	09db      	lsrs	r3, r3, #7
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	711a      	strb	r2, [r3, #4]
}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <getSequenceStepTimeouts>:

void getSequenceStepTimeouts(VL53L0X_Dev_t *dev, SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	60f8      	str	r0, [r7, #12]
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodPreRange);
 8001b3e:	2100      	movs	r1, #0
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f7ff fe21 	bl	8001788 <getVcselPulsePeriod>
 8001b46:	4603      	mov	r3, r0
 8001b48:	461a      	mov	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(dev, MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001b4e:	2146      	movs	r1, #70	@ 0x46
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f7fe ffeb 	bl	8000b2c <readReg>
 8001b56:	4603      	mov	r3, r0
 8001b58:	3301      	adds	r3, #1
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f000 f889 	bl	8001c84 <timeoutMclksToMicroseconds>
 8001b72:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001b78:	2151      	movs	r1, #81	@ 0x51
 8001b7a:	68f8      	ldr	r0, [r7, #12]
 8001b7c:	f7ff f800 	bl	8000b80 <readReg16Bit>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f000 f840 	bl	8001c08 <decodeTimeout>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	f000 f871 	bl	8001c84 <timeoutMclksToMicroseconds>
 8001ba2:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodFinalRange);
 8001ba8:	2101      	movs	r1, #1
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f7ff fdec 	bl	8001788 <getVcselPulsePeriod>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001bb8:	2171      	movs	r1, #113	@ 0x71
 8001bba:	68f8      	ldr	r0, [r7, #12]
 8001bbc:	f7fe ffe0 	bl	8000b80 <readReg16Bit>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 f820 	bl	8001c08 <decodeTimeout>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	78db      	ldrb	r3, [r3, #3]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d007      	beq.n	8001be8 <getSequenceStepTimeouts+0xb6>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	891a      	ldrh	r2, [r3, #8]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	88db      	ldrh	r3, [r3, #6]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	f000 f845 	bl	8001c84 <timeoutMclksToMicroseconds>
 8001bfa:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	615a      	str	r2, [r3, #20]
}
 8001c00:	bf00      	nop
 8001c02:	3710      	adds	r7, #16
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <decodeTimeout>:

uint16_t decodeTimeout(uint16_t reg_val)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001c16:	88fa      	ldrh	r2, [r7, #6]
 8001c18:	0a12      	lsrs	r2, r2, #8
 8001c1a:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001c1c:	4093      	lsls	r3, r2
 8001c1e:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001c20:	3301      	adds	r3, #1
 8001c22:	b29b      	uxth	r3, r3
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <encodeTimeout>:

uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001c42:	88fb      	ldrh	r3, [r7, #6]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d016      	beq.n	8001c76 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8001c48:	88fb      	ldrh	r3, [r7, #6]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001c4e:	e005      	b.n	8001c5c <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	085b      	lsrs	r3, r3, #1
 8001c54:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001c56:	897b      	ldrh	r3, [r7, #10]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2bff      	cmp	r3, #255	@ 0xff
 8001c60:	d8f6      	bhi.n	8001c50 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001c62:	897b      	ldrh	r3, [r7, #10]
 8001c64:	021b      	lsls	r3, r3, #8
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	4313      	orrs	r3, r2
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	e000      	b.n	8001c78 <encodeTimeout+0x48>
  }
  else { return 0; }
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <timeoutMclksToMicroseconds>:

uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	460a      	mov	r2, r1
 8001c8e:	80fb      	strh	r3, [r7, #6]
 8001c90:	4613      	mov	r3, r2
 8001c92:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001c94:	797b      	ldrb	r3, [r7, #5]
 8001c96:	4a0d      	ldr	r2, [pc, #52]	@ (8001ccc <timeoutMclksToMicroseconds+0x48>)
 8001c98:	fb02 f303 	mul.w	r3, r2, r3
 8001c9c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <timeoutMclksToMicroseconds+0x4c>)
 8001ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca6:	099b      	lsrs	r3, r3, #6
 8001ca8:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001caa:	88fb      	ldrh	r3, [r7, #6]
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	fb03 f202 	mul.w	r2, r3, r2
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	085b      	lsrs	r3, r3, #1
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <timeoutMclksToMicroseconds+0x4c>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	099b      	lsrs	r3, r3, #6
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	003a2f00 	.word	0x003a2f00
 8001cd0:	10624dd3 	.word	0x10624dd3

08001cd4 <timeoutMicrosecondsToMclks>:

uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	460b      	mov	r3, r1
 8001cde:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8001d18 <timeoutMicrosecondsToMclks+0x44>)
 8001ce4:	fb02 f303 	mul.w	r3, r2, r3
 8001ce8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001cec:	4a0b      	ldr	r2, [pc, #44]	@ (8001d1c <timeoutMicrosecondsToMclks+0x48>)
 8001cee:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf2:	099b      	lsrs	r3, r3, #6
 8001cf4:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cfc:	fb03 f202 	mul.w	r2, r3, r2
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	085b      	lsrs	r3, r3, #1
 8001d04:	441a      	add	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	003a2f00 	.word	0x003a2f00
 8001d1c:	10624dd3 	.word	0x10624dd3

08001d20 <performSingleRefCalibration>:


bool performSingleRefCalibration(VL53L0X_Dev_t *dev, uint8_t vhv_init_byte)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	f043 0301 	orr.w	r3, r3, #1
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	461a      	mov	r2, r3
 8001d36:	2100      	movs	r1, #0
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7fe fea3 	bl	8000a84 <writeReg>

  startTimeout(dev);
 8001d3e:	f000 fc87 	bl	8002650 <HAL_GetTick>
 8001d42:	4603      	mov	r3, r0
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001d4a:	e011      	b.n	8001d70 <performSingleRefCalibration+0x50>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	88db      	ldrh	r3, [r3, #6]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d00d      	beq.n	8001d70 <performSingleRefCalibration+0x50>
 8001d54:	f000 fc7c 	bl	8002650 <HAL_GetTick>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	895b      	ldrh	r3, [r3, #10]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	88d2      	ldrh	r2, [r2, #6]
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	dd01      	ble.n	8001d70 <performSingleRefCalibration+0x50>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	e013      	b.n	8001d98 <performSingleRefCalibration+0x78>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001d70:	2113      	movs	r1, #19
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7fe feda 	bl	8000b2c <readReg>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0e4      	beq.n	8001d4c <performSingleRefCalibration+0x2c>
  }

  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001d82:	2201      	movs	r2, #1
 8001d84:	210b      	movs	r1, #11
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7fe fe7c 	bl	8000a84 <writeReg>

  writeReg(dev, SYSRANGE_START, 0x00);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2100      	movs	r1, #0
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7fe fe77 	bl	8000a84 <writeReg>

  return true;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001da0:	b590      	push	{r4, r7, lr}
 8001da2:	b093      	sub	sp, #76	@ 0x4c
 8001da4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001da6:	f000 fbee 	bl	8002586 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001daa:	f000 f91f 	bl	8001fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dae:	f000 f9f5 	bl	800219c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001db2:	f000 f967 	bl	8002084 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001db6:	f000 f9a5 	bl	8002104 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // Reset all sensors
  HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dc4:	f000 fed8 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_RESET);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001dce:	4874      	ldr	r0, [pc, #464]	@ (8001fa0 <main+0x200>)
 8001dd0:	f000 fed2 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001dda:	4871      	ldr	r0, [pc, #452]	@ (8001fa0 <main+0x200>)
 8001ddc:	f000 fecc 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2108      	movs	r1, #8
 8001de4:	486f      	ldr	r0, [pc, #444]	@ (8001fa4 <main+0x204>)
 8001de6:	f000 fec7 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001dea:	2014      	movs	r0, #20
 8001dec:	f000 fc3c 	bl	8002668 <HAL_Delay>

  // --- TOF 1 ---
  HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_SET);
 8001df0:	2201      	movs	r2, #1
 8001df2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001df6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dfa:	f000 febd 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001dfe:	2014      	movs	r0, #20
 8001e00:	f000 fc32 	bl	8002668 <HAL_Delay>
  initVL53L0X(&tof1, 1, &hi2c1);
 8001e04:	4a68      	ldr	r2, [pc, #416]	@ (8001fa8 <main+0x208>)
 8001e06:	2101      	movs	r1, #1
 8001e08:	4868      	ldr	r0, [pc, #416]	@ (8001fac <main+0x20c>)
 8001e0a:	f7fe ff50 	bl	8000cae <initVL53L0X>
  setAddress_VL53L0X(&tof1, 0x54); // 0x2A << 1
 8001e0e:	2154      	movs	r1, #84	@ 0x54
 8001e10:	4866      	ldr	r0, [pc, #408]	@ (8001fac <main+0x20c>)
 8001e12:	f7fe ff37 	bl	8000c84 <setAddress_VL53L0X>
  setSignalRateLimit(&tof1, 0.1);
 8001e16:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8001fb0 <main+0x210>
 8001e1a:	4864      	ldr	r0, [pc, #400]	@ (8001fac <main+0x20c>)
 8001e1c:	f7ff fa08 	bl	8001230 <setSignalRateLimit>
  setVcselPulsePeriod(&tof1, VcselPeriodPreRange, 18);
 8001e20:	2212      	movs	r2, #18
 8001e22:	2100      	movs	r1, #0
 8001e24:	4861      	ldr	r0, [pc, #388]	@ (8001fac <main+0x20c>)
 8001e26:	f7ff fb39 	bl	800149c <setVcselPulsePeriod>
  setVcselPulsePeriod(&tof1, VcselPeriodFinalRange, 14);
 8001e2a:	220e      	movs	r2, #14
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	485f      	ldr	r0, [pc, #380]	@ (8001fac <main+0x20c>)
 8001e30:	f7ff fb34 	bl	800149c <setVcselPulsePeriod>
  setMeasurementTimingBudget(&tof1, 200000);
 8001e34:	495f      	ldr	r1, [pc, #380]	@ (8001fb4 <main+0x214>)
 8001e36:	485d      	ldr	r0, [pc, #372]	@ (8001fac <main+0x20c>)
 8001e38:	f7ff fa30 	bl	800129c <setMeasurementTimingBudget>

  // --- TOF 2 ---
  HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_SET);
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e42:	4857      	ldr	r0, [pc, #348]	@ (8001fa0 <main+0x200>)
 8001e44:	f000 fe98 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001e48:	2014      	movs	r0, #20
 8001e4a:	f000 fc0d 	bl	8002668 <HAL_Delay>
  initVL53L0X(&tof2, 1, &hi2c1);
 8001e4e:	4a56      	ldr	r2, [pc, #344]	@ (8001fa8 <main+0x208>)
 8001e50:	2101      	movs	r1, #1
 8001e52:	4859      	ldr	r0, [pc, #356]	@ (8001fb8 <main+0x218>)
 8001e54:	f7fe ff2b 	bl	8000cae <initVL53L0X>
  setAddress_VL53L0X(&tof2, 0x56); // 0x2B << 1
 8001e58:	2156      	movs	r1, #86	@ 0x56
 8001e5a:	4857      	ldr	r0, [pc, #348]	@ (8001fb8 <main+0x218>)
 8001e5c:	f7fe ff12 	bl	8000c84 <setAddress_VL53L0X>
  setSignalRateLimit(&tof2, 0.1);
 8001e60:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 8001fb0 <main+0x210>
 8001e64:	4854      	ldr	r0, [pc, #336]	@ (8001fb8 <main+0x218>)
 8001e66:	f7ff f9e3 	bl	8001230 <setSignalRateLimit>
  setVcselPulsePeriod(&tof2, VcselPeriodPreRange, 18);
 8001e6a:	2212      	movs	r2, #18
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4852      	ldr	r0, [pc, #328]	@ (8001fb8 <main+0x218>)
 8001e70:	f7ff fb14 	bl	800149c <setVcselPulsePeriod>
  setVcselPulsePeriod(&tof2, VcselPeriodFinalRange, 14);
 8001e74:	220e      	movs	r2, #14
 8001e76:	2101      	movs	r1, #1
 8001e78:	484f      	ldr	r0, [pc, #316]	@ (8001fb8 <main+0x218>)
 8001e7a:	f7ff fb0f 	bl	800149c <setVcselPulsePeriod>
  setMeasurementTimingBudget(&tof2, 200000);
 8001e7e:	494d      	ldr	r1, [pc, #308]	@ (8001fb4 <main+0x214>)
 8001e80:	484d      	ldr	r0, [pc, #308]	@ (8001fb8 <main+0x218>)
 8001e82:	f7ff fa0b 	bl	800129c <setMeasurementTimingBudget>

  // --- TOF 3 ---
  HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_SET);
 8001e86:	2201      	movs	r2, #1
 8001e88:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e8c:	4844      	ldr	r0, [pc, #272]	@ (8001fa0 <main+0x200>)
 8001e8e:	f000 fe73 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001e92:	2014      	movs	r0, #20
 8001e94:	f000 fbe8 	bl	8002668 <HAL_Delay>
  initVL53L0X(&tof3, 1, &hi2c1);
 8001e98:	4a43      	ldr	r2, [pc, #268]	@ (8001fa8 <main+0x208>)
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	4847      	ldr	r0, [pc, #284]	@ (8001fbc <main+0x21c>)
 8001e9e:	f7fe ff06 	bl	8000cae <initVL53L0X>
  setAddress_VL53L0X(&tof3, 0x58); // 0x2C << 1
 8001ea2:	2158      	movs	r1, #88	@ 0x58
 8001ea4:	4845      	ldr	r0, [pc, #276]	@ (8001fbc <main+0x21c>)
 8001ea6:	f7fe feed 	bl	8000c84 <setAddress_VL53L0X>
  setSignalRateLimit(&tof3, 0.1);
 8001eaa:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8001fb0 <main+0x210>
 8001eae:	4843      	ldr	r0, [pc, #268]	@ (8001fbc <main+0x21c>)
 8001eb0:	f7ff f9be 	bl	8001230 <setSignalRateLimit>
  setVcselPulsePeriod(&tof3, VcselPeriodPreRange, 18);
 8001eb4:	2212      	movs	r2, #18
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4840      	ldr	r0, [pc, #256]	@ (8001fbc <main+0x21c>)
 8001eba:	f7ff faef 	bl	800149c <setVcselPulsePeriod>
  setVcselPulsePeriod(&tof3, VcselPeriodFinalRange, 14);
 8001ebe:	220e      	movs	r2, #14
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	483e      	ldr	r0, [pc, #248]	@ (8001fbc <main+0x21c>)
 8001ec4:	f7ff faea 	bl	800149c <setVcselPulsePeriod>
  setMeasurementTimingBudget(&tof3, 200000);
 8001ec8:	493a      	ldr	r1, [pc, #232]	@ (8001fb4 <main+0x214>)
 8001eca:	483c      	ldr	r0, [pc, #240]	@ (8001fbc <main+0x21c>)
 8001ecc:	f7ff f9e6 	bl	800129c <setMeasurementTimingBudget>

  // --- TOF 4 ---
  HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_SET);
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	4833      	ldr	r0, [pc, #204]	@ (8001fa4 <main+0x204>)
 8001ed6:	f000 fe4f 	bl	8002b78 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001eda:	2014      	movs	r0, #20
 8001edc:	f000 fbc4 	bl	8002668 <HAL_Delay>
  initVL53L0X(&tof4, 1, &hi2c1);
 8001ee0:	4a31      	ldr	r2, [pc, #196]	@ (8001fa8 <main+0x208>)
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4836      	ldr	r0, [pc, #216]	@ (8001fc0 <main+0x220>)
 8001ee6:	f7fe fee2 	bl	8000cae <initVL53L0X>
  setAddress_VL53L0X(&tof4, 0x5A); // 0x2D << 1
 8001eea:	215a      	movs	r1, #90	@ 0x5a
 8001eec:	4834      	ldr	r0, [pc, #208]	@ (8001fc0 <main+0x220>)
 8001eee:	f7fe fec9 	bl	8000c84 <setAddress_VL53L0X>
  setSignalRateLimit(&tof4, 0.1);
 8001ef2:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8001fb0 <main+0x210>
 8001ef6:	4832      	ldr	r0, [pc, #200]	@ (8001fc0 <main+0x220>)
 8001ef8:	f7ff f99a 	bl	8001230 <setSignalRateLimit>
  setVcselPulsePeriod(&tof4, VcselPeriodPreRange, 18);
 8001efc:	2212      	movs	r2, #18
 8001efe:	2100      	movs	r1, #0
 8001f00:	482f      	ldr	r0, [pc, #188]	@ (8001fc0 <main+0x220>)
 8001f02:	f7ff facb 	bl	800149c <setVcselPulsePeriod>
  setVcselPulsePeriod(&tof4, VcselPeriodFinalRange, 14);
 8001f06:	220e      	movs	r2, #14
 8001f08:	2101      	movs	r1, #1
 8001f0a:	482d      	ldr	r0, [pc, #180]	@ (8001fc0 <main+0x220>)
 8001f0c:	f7ff fac6 	bl	800149c <setVcselPulsePeriod>
  setMeasurementTimingBudget(&tof4, 200000);
 8001f10:	4928      	ldr	r1, [pc, #160]	@ (8001fb4 <main+0x214>)
 8001f12:	482b      	ldr	r0, [pc, #172]	@ (8001fc0 <main+0x220>)
 8001f14:	f7ff f9c2 	bl	800129c <setMeasurementTimingBudget>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    dist1 = readRangeSingleMillimeters(&tof1, &measure1);
 8001f18:	492a      	ldr	r1, [pc, #168]	@ (8001fc4 <main+0x224>)
 8001f1a:	4824      	ldr	r0, [pc, #144]	@ (8001fac <main+0x20c>)
 8001f1c:	f7ff fcd1 	bl	80018c2 <readRangeSingleMillimeters>
 8001f20:	4603      	mov	r3, r0
 8001f22:	461a      	mov	r2, r3
 8001f24:	4b28      	ldr	r3, [pc, #160]	@ (8001fc8 <main+0x228>)
 8001f26:	801a      	strh	r2, [r3, #0]
    dist2 = readRangeSingleMillimeters(&tof2, &measure2);
 8001f28:	4928      	ldr	r1, [pc, #160]	@ (8001fcc <main+0x22c>)
 8001f2a:	4823      	ldr	r0, [pc, #140]	@ (8001fb8 <main+0x218>)
 8001f2c:	f7ff fcc9 	bl	80018c2 <readRangeSingleMillimeters>
 8001f30:	4603      	mov	r3, r0
 8001f32:	461a      	mov	r2, r3
 8001f34:	4b26      	ldr	r3, [pc, #152]	@ (8001fd0 <main+0x230>)
 8001f36:	801a      	strh	r2, [r3, #0]
    dist3 = readRangeSingleMillimeters(&tof3, &measure3);
 8001f38:	4926      	ldr	r1, [pc, #152]	@ (8001fd4 <main+0x234>)
 8001f3a:	4820      	ldr	r0, [pc, #128]	@ (8001fbc <main+0x21c>)
 8001f3c:	f7ff fcc1 	bl	80018c2 <readRangeSingleMillimeters>
 8001f40:	4603      	mov	r3, r0
 8001f42:	461a      	mov	r2, r3
 8001f44:	4b24      	ldr	r3, [pc, #144]	@ (8001fd8 <main+0x238>)
 8001f46:	801a      	strh	r2, [r3, #0]
    dist4 = readRangeSingleMillimeters(&tof4, &measure4);
 8001f48:	4924      	ldr	r1, [pc, #144]	@ (8001fdc <main+0x23c>)
 8001f4a:	481d      	ldr	r0, [pc, #116]	@ (8001fc0 <main+0x220>)
 8001f4c:	f7ff fcb9 	bl	80018c2 <readRangeSingleMillimeters>
 8001f50:	4603      	mov	r3, r0
 8001f52:	461a      	mov	r2, r3
 8001f54:	4b22      	ldr	r3, [pc, #136]	@ (8001fe0 <main+0x240>)
 8001f56:	801a      	strh	r2, [r3, #0]

    // Optional: Print to UART for debugging
    char debugStr[64];
    sprintf(debugStr, "D1:%d D2:%d D3:%d D4:%d\r\n", dist1, dist2, dist3, dist4);
 8001f58:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <main+0x228>)
 8001f5a:	881b      	ldrh	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <main+0x230>)
 8001f60:	881b      	ldrh	r3, [r3, #0]
 8001f62:	461c      	mov	r4, r3
 8001f64:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd8 <main+0x238>)
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe0 <main+0x240>)
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	4638      	mov	r0, r7
 8001f70:	9301      	str	r3, [sp, #4]
 8001f72:	9200      	str	r2, [sp, #0]
 8001f74:	4623      	mov	r3, r4
 8001f76:	460a      	mov	r2, r1
 8001f78:	491a      	ldr	r1, [pc, #104]	@ (8001fe4 <main+0x244>)
 8001f7a:	f003 fad7 	bl	800552c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)debugStr, strlen(debugStr), 100);
 8001f7e:	463b      	mov	r3, r7
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe f94d 	bl	8000220 <strlen>
 8001f86:	4603      	mov	r3, r0
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	4639      	mov	r1, r7
 8001f8c:	2364      	movs	r3, #100	@ 0x64
 8001f8e:	4816      	ldr	r0, [pc, #88]	@ (8001fe8 <main+0x248>)
 8001f90:	f002 fc50 	bl	8004834 <HAL_UART_Transmit>

    HAL_Delay(100);
 8001f94:	2064      	movs	r0, #100	@ 0x64
 8001f96:	f000 fb67 	bl	8002668 <HAL_Delay>
  {
 8001f9a:	bf00      	nop
 8001f9c:	e7bc      	b.n	8001f18 <main+0x178>
 8001f9e:	bf00      	nop
 8001fa0:	48000800 	.word	0x48000800
 8001fa4:	48000400 	.word	0x48000400
 8001fa8:	20000080 	.word	0x20000080
 8001fac:	20000168 	.word	0x20000168
 8001fb0:	3dcccccd 	.word	0x3dcccccd
 8001fb4:	00030d40 	.word	0x00030d40
 8001fb8:	2000017c 	.word	0x2000017c
 8001fbc:	20000190 	.word	0x20000190
 8001fc0:	200001a4 	.word	0x200001a4
 8001fc4:	200001b8 	.word	0x200001b8
 8001fc8:	200001e6 	.word	0x200001e6
 8001fcc:	200001c4 	.word	0x200001c4
 8001fd0:	200001e8 	.word	0x200001e8
 8001fd4:	200001d0 	.word	0x200001d0
 8001fd8:	200001ea 	.word	0x200001ea
 8001fdc:	200001dc 	.word	0x200001dc
 8001fe0:	200001ec 	.word	0x200001ec
 8001fe4:	08005e84 	.word	0x08005e84
 8001fe8:	200000d4 	.word	0x200000d4

08001fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b094      	sub	sp, #80	@ 0x50
 8001ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ff2:	f107 0318 	add.w	r3, r7, #24
 8001ff6:	2238      	movs	r2, #56	@ 0x38
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f003 fab8 	bl	8005570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
 800200c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800200e:	2000      	movs	r0, #0
 8002010:	f001 fbee 	bl	80037f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002014:	2302      	movs	r3, #2
 8002016:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002018:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800201e:	2340      	movs	r3, #64	@ 0x40
 8002020:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002022:	2302      	movs	r3, #2
 8002024:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002026:	2302      	movs	r3, #2
 8002028:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800202a:	2304      	movs	r3, #4
 800202c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800202e:	2355      	movs	r3, #85	@ 0x55
 8002030:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002032:	2302      	movs	r3, #2
 8002034:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002036:	2302      	movs	r3, #2
 8002038:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800203a:	2302      	movs	r3, #2
 800203c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800203e:	f107 0318 	add.w	r3, r7, #24
 8002042:	4618      	mov	r0, r3
 8002044:	f001 fc88 	bl	8003958 <HAL_RCC_OscConfig>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800204e:	f000 f91d 	bl	800228c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002052:	230f      	movs	r3, #15
 8002054:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002056:	2303      	movs	r3, #3
 8002058:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002066:	1d3b      	adds	r3, r7, #4
 8002068:	2104      	movs	r1, #4
 800206a:	4618      	mov	r0, r3
 800206c:	f001 ff86 	bl	8003f7c <HAL_RCC_ClockConfig>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002076:	f000 f909 	bl	800228c <Error_Handler>
  }
}
 800207a:	bf00      	nop
 800207c:	3750      	adds	r7, #80	@ 0x50
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002088:	4b1b      	ldr	r3, [pc, #108]	@ (80020f8 <MX_I2C1_Init+0x74>)
 800208a:	4a1c      	ldr	r2, [pc, #112]	@ (80020fc <MX_I2C1_Init+0x78>)
 800208c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800208e:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <MX_I2C1_Init+0x74>)
 8002090:	4a1b      	ldr	r2, [pc, #108]	@ (8002100 <MX_I2C1_Init+0x7c>)
 8002092:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <MX_I2C1_Init+0x74>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800209a:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <MX_I2C1_Init+0x74>)
 800209c:	2201      	movs	r2, #1
 800209e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020a0:	4b15      	ldr	r3, [pc, #84]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80020a6:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020ac:	4b12      	ldr	r3, [pc, #72]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020b2:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020b8:	4b0f      	ldr	r3, [pc, #60]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020be:	480e      	ldr	r0, [pc, #56]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020c0:	f000 fd72 	bl	8002ba8 <HAL_I2C_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020ca:	f000 f8df 	bl	800228c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ce:	2100      	movs	r1, #0
 80020d0:	4809      	ldr	r0, [pc, #36]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020d2:	f001 faf5 	bl	80036c0 <HAL_I2CEx_ConfigAnalogFilter>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020dc:	f000 f8d6 	bl	800228c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020e0:	2100      	movs	r1, #0
 80020e2:	4805      	ldr	r0, [pc, #20]	@ (80020f8 <MX_I2C1_Init+0x74>)
 80020e4:	f001 fb37 	bl	8003756 <HAL_I2CEx_ConfigDigitalFilter>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020ee:	f000 f8cd 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000080 	.word	0x20000080
 80020fc:	40005400 	.word	0x40005400
 8002100:	40b285c2 	.word	0x40b285c2

08002104 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002108:	4b22      	ldr	r3, [pc, #136]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 800210a:	4a23      	ldr	r2, [pc, #140]	@ (8002198 <MX_USART1_UART_Init+0x94>)
 800210c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800210e:	4b21      	ldr	r3, [pc, #132]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002110:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002114:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002116:	4b1f      	ldr	r3, [pc, #124]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800211c:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 800211e:	2200      	movs	r2, #0
 8002120:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002122:	4b1c      	ldr	r3, [pc, #112]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002124:	2200      	movs	r2, #0
 8002126:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002128:	4b1a      	ldr	r3, [pc, #104]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 800212a:	220c      	movs	r2, #12
 800212c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800212e:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002134:	4b17      	ldr	r3, [pc, #92]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800213a:	4b16      	ldr	r3, [pc, #88]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 800213c:	2200      	movs	r2, #0
 800213e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002140:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002142:	2200      	movs	r2, #0
 8002144:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002146:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002148:	2200      	movs	r2, #0
 800214a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800214c:	4811      	ldr	r0, [pc, #68]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 800214e:	f002 fb21 	bl	8004794 <HAL_UART_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002158:	f000 f898 	bl	800228c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800215c:	2100      	movs	r1, #0
 800215e:	480d      	ldr	r0, [pc, #52]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002160:	f003 f91a 	bl	8005398 <HAL_UARTEx_SetTxFifoThreshold>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800216a:	f000 f88f 	bl	800228c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800216e:	2100      	movs	r1, #0
 8002170:	4808      	ldr	r0, [pc, #32]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002172:	f003 f94f 	bl	8005414 <HAL_UARTEx_SetRxFifoThreshold>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800217c:	f000 f886 	bl	800228c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002180:	4804      	ldr	r0, [pc, #16]	@ (8002194 <MX_USART1_UART_Init+0x90>)
 8002182:	f003 f8d0 	bl	8005326 <HAL_UARTEx_DisableFifoMode>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800218c:	f000 f87e 	bl	800228c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	200000d4 	.word	0x200000d4
 8002198:	40013800 	.word	0x40013800

0800219c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a2:	f107 030c 	add.w	r3, r7, #12
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	60da      	str	r2, [r3, #12]
 80021b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b2:	4b33      	ldr	r3, [pc, #204]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b6:	4a32      	ldr	r2, [pc, #200]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021be:	4b30      	ldr	r3, [pc, #192]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	60bb      	str	r3, [r7, #8]
 80021c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021d0:	f043 0304 	orr.w	r3, r3, #4
 80021d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021da:	f003 0304 	and.w	r3, r3, #4
 80021de:	607b      	str	r3, [r7, #4]
 80021e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e2:	4b27      	ldr	r3, [pc, #156]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	4a26      	ldr	r2, [pc, #152]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ee:	4b24      	ldr	r3, [pc, #144]	@ (8002280 <MX_GPIO_Init+0xe4>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	603b      	str	r3, [r7, #0]
 80021f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 80021fa:	2200      	movs	r2, #0
 80021fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002200:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002204:	f000 fcb8 	bl	8002b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8002208:	2200      	movs	r2, #0
 800220a:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800220e:	481d      	ldr	r0, [pc, #116]	@ (8002284 <MX_GPIO_Init+0xe8>)
 8002210:	f000 fcb2 	bl	8002b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 8002214:	2200      	movs	r2, #0
 8002216:	21f8      	movs	r1, #248	@ 0xf8
 8002218:	481b      	ldr	r0, [pc, #108]	@ (8002288 <MX_GPIO_Init+0xec>)
 800221a:	f000 fcad 	bl	8002b78 <HAL_GPIO_WritePin>
                          |TOF4_GPIO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = TOF1_XSHUT_Pin;
 800221e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002222:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002224:	2301      	movs	r3, #1
 8002226:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2300      	movs	r3, #0
 800222e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOF1_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8002230:	f107 030c 	add.w	r3, r7, #12
 8002234:	4619      	mov	r1, r3
 8002236:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800223a:	f000 fb1b 	bl	8002874 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 800223e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002242:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002244:	2301      	movs	r3, #1
 8002246:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4619      	mov	r1, r3
 8002256:	480b      	ldr	r0, [pc, #44]	@ (8002284 <MX_GPIO_Init+0xe8>)
 8002258:	f000 fb0c 	bl	8002874 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF4_XSHUT_Pin TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin
                           TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 800225c:	23f8      	movs	r3, #248	@ 0xf8
 800225e:	60fb      	str	r3, [r7, #12]
                          |TOF4_GPIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002260:	2301      	movs	r3, #1
 8002262:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002268:	2300      	movs	r3, #0
 800226a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226c:	f107 030c 	add.w	r3, r7, #12
 8002270:	4619      	mov	r1, r3
 8002272:	4805      	ldr	r0, [pc, #20]	@ (8002288 <MX_GPIO_Init+0xec>)
 8002274:	f000 fafe 	bl	8002874 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002278:	bf00      	nop
 800227a:	3720      	adds	r7, #32
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40021000 	.word	0x40021000
 8002284:	48000800 	.word	0x48000800
 8002288:	48000400 	.word	0x48000400

0800228c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002290:	b672      	cpsid	i
}
 8002292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <Error_Handler+0x8>

08002298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229e:	4b0f      	ldr	r3, [pc, #60]	@ (80022dc <HAL_MspInit+0x44>)
 80022a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a2:	4a0e      	ldr	r2, [pc, #56]	@ (80022dc <HAL_MspInit+0x44>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80022aa:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <HAL_MspInit+0x44>)
 80022ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	607b      	str	r3, [r7, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022b6:	4b09      	ldr	r3, [pc, #36]	@ (80022dc <HAL_MspInit+0x44>)
 80022b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ba:	4a08      	ldr	r2, [pc, #32]	@ (80022dc <HAL_MspInit+0x44>)
 80022bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80022c2:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <HAL_MspInit+0x44>)
 80022c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80022ce:	f001 fb33 	bl	8003938 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000

080022e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b09a      	sub	sp, #104	@ 0x68
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022f8:	f107 0310 	add.w	r3, r7, #16
 80022fc:	2244      	movs	r2, #68	@ 0x44
 80022fe:	2100      	movs	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f003 f935 	bl	8005570 <memset>
  if(hi2c->Instance==I2C1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a1f      	ldr	r2, [pc, #124]	@ (8002388 <HAL_I2C_MspInit+0xa8>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d136      	bne.n	800237e <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002310:	2340      	movs	r3, #64	@ 0x40
 8002312:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002314:	2300      	movs	r3, #0
 8002316:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002318:	f107 0310 	add.w	r3, r7, #16
 800231c:	4618      	mov	r0, r3
 800231e:	f002 f849 	bl	80043b4 <HAL_RCCEx_PeriphCLKConfig>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002328:	f7ff ffb0 	bl	800228c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232c:	4b17      	ldr	r3, [pc, #92]	@ (800238c <HAL_I2C_MspInit+0xac>)
 800232e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002330:	4a16      	ldr	r2, [pc, #88]	@ (800238c <HAL_I2C_MspInit+0xac>)
 8002332:	f043 0302 	orr.w	r3, r3, #2
 8002336:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002338:	4b14      	ldr	r3, [pc, #80]	@ (800238c <HAL_I2C_MspInit+0xac>)
 800233a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002344:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002348:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800234a:	2312      	movs	r3, #18
 800234c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2300      	movs	r3, #0
 8002354:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002356:	2304      	movs	r3, #4
 8002358:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800235e:	4619      	mov	r1, r3
 8002360:	480b      	ldr	r0, [pc, #44]	@ (8002390 <HAL_I2C_MspInit+0xb0>)
 8002362:	f000 fa87 	bl	8002874 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002366:	4b09      	ldr	r3, [pc, #36]	@ (800238c <HAL_I2C_MspInit+0xac>)
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	4a08      	ldr	r2, [pc, #32]	@ (800238c <HAL_I2C_MspInit+0xac>)
 800236c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002370:	6593      	str	r3, [r2, #88]	@ 0x58
 8002372:	4b06      	ldr	r3, [pc, #24]	@ (800238c <HAL_I2C_MspInit+0xac>)
 8002374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002376:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800237e:	bf00      	nop
 8002380:	3768      	adds	r7, #104	@ 0x68
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40005400 	.word	0x40005400
 800238c:	40021000 	.word	0x40021000
 8002390:	48000400 	.word	0x48000400

08002394 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b09a      	sub	sp, #104	@ 0x68
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	60da      	str	r2, [r3, #12]
 80023aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023ac:	f107 0310 	add.w	r3, r7, #16
 80023b0:	2244      	movs	r2, #68	@ 0x44
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f003 f8db 	bl	8005570 <memset>
  if(huart->Instance==USART1)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a1f      	ldr	r2, [pc, #124]	@ (800243c <HAL_UART_MspInit+0xa8>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d137      	bne.n	8002434 <HAL_UART_MspInit+0xa0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023c4:	2301      	movs	r3, #1
 80023c6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023c8:	2300      	movs	r3, #0
 80023ca:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023cc:	f107 0310 	add.w	r3, r7, #16
 80023d0:	4618      	mov	r0, r3
 80023d2:	f001 ffef 	bl	80043b4 <HAL_RCCEx_PeriphCLKConfig>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80023dc:	f7ff ff56 	bl	800228c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023e0:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <HAL_UART_MspInit+0xac>)
 80023e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e4:	4a16      	ldr	r2, [pc, #88]	@ (8002440 <HAL_UART_MspInit+0xac>)
 80023e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80023ec:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <HAL_UART_MspInit+0xac>)
 80023ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f8:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <HAL_UART_MspInit+0xac>)
 80023fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fc:	4a10      	ldr	r2, [pc, #64]	@ (8002440 <HAL_UART_MspInit+0xac>)
 80023fe:	f043 0301 	orr.w	r3, r3, #1
 8002402:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002404:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <HAL_UART_MspInit+0xac>)
 8002406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	60bb      	str	r3, [r7, #8]
 800240e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002410:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002414:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002422:	2307      	movs	r3, #7
 8002424:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002426:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800242a:	4619      	mov	r1, r3
 800242c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002430:	f000 fa20 	bl	8002874 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002434:	bf00      	nop
 8002436:	3768      	adds	r7, #104	@ 0x68
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40013800 	.word	0x40013800
 8002440:	40021000 	.word	0x40021000

08002444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <NMI_Handler+0x4>

0800244c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <HardFault_Handler+0x4>

08002454 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <MemManage_Handler+0x4>

0800245c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <BusFault_Handler+0x4>

08002464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <UsageFault_Handler+0x4>

0800246c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800249a:	f000 f8c7 	bl	800262c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024ac:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <_sbrk+0x5c>)
 80024ae:	4b15      	ldr	r3, [pc, #84]	@ (8002504 <_sbrk+0x60>)
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024b8:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <_sbrk+0x64>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d102      	bne.n	80024c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c0:	4b11      	ldr	r3, [pc, #68]	@ (8002508 <_sbrk+0x64>)
 80024c2:	4a12      	ldr	r2, [pc, #72]	@ (800250c <_sbrk+0x68>)
 80024c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024c6:	4b10      	ldr	r3, [pc, #64]	@ (8002508 <_sbrk+0x64>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d207      	bcs.n	80024e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d4:	f003 f854 	bl	8005580 <__errno>
 80024d8:	4603      	mov	r3, r0
 80024da:	220c      	movs	r2, #12
 80024dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024de:	f04f 33ff 	mov.w	r3, #4294967295
 80024e2:	e009      	b.n	80024f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e4:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <_sbrk+0x64>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ea:	4b07      	ldr	r3, [pc, #28]	@ (8002508 <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	4a05      	ldr	r2, [pc, #20]	@ (8002508 <_sbrk+0x64>)
 80024f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024f6:	68fb      	ldr	r3, [r7, #12]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20008000 	.word	0x20008000
 8002504:	00000400 	.word	0x00000400
 8002508:	200001f0 	.word	0x200001f0
 800250c:	20000340 	.word	0x20000340

08002510 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002514:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <SystemInit+0x20>)
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800251a:	4a05      	ldr	r2, [pc, #20]	@ (8002530 <SystemInit+0x20>)
 800251c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002520:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002534:	480d      	ldr	r0, [pc, #52]	@ (800256c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002536:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002538:	f7ff ffea 	bl	8002510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800253c:	480c      	ldr	r0, [pc, #48]	@ (8002570 <LoopForever+0x6>)
  ldr r1, =_edata
 800253e:	490d      	ldr	r1, [pc, #52]	@ (8002574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002540:	4a0d      	ldr	r2, [pc, #52]	@ (8002578 <LoopForever+0xe>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002544:	e002      	b.n	800254c <LoopCopyDataInit>

08002546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800254a:	3304      	adds	r3, #4

0800254c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800254c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800254e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002550:	d3f9      	bcc.n	8002546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002552:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002554:	4c0a      	ldr	r4, [pc, #40]	@ (8002580 <LoopForever+0x16>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002558:	e001      	b.n	800255e <LoopFillZerobss>

0800255a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800255a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800255c:	3204      	adds	r2, #4

0800255e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800255e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002560:	d3fb      	bcc.n	800255a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002562:	f003 f813 	bl	800558c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002566:	f7ff fc1b 	bl	8001da0 <main>

0800256a <LoopForever>:

LoopForever:
    b LoopForever
 800256a:	e7fe      	b.n	800256a <LoopForever>
  ldr   r0, =_estack
 800256c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002574:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002578:	08005f24 	.word	0x08005f24
  ldr r2, =_sbss
 800257c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002580:	20000340 	.word	0x20000340

08002584 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002584:	e7fe      	b.n	8002584 <ADC1_2_IRQHandler>

08002586 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800258c:	2300      	movs	r3, #0
 800258e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002590:	2003      	movs	r0, #3
 8002592:	f000 f93d 	bl	8002810 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002596:	200f      	movs	r0, #15
 8002598:	f000 f80e 	bl	80025b8 <HAL_InitTick>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	71fb      	strb	r3, [r7, #7]
 80025a6:	e001      	b.n	80025ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025a8:	f7ff fe76 	bl	8002298 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025ac:	79fb      	ldrb	r3, [r7, #7]

}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80025c4:	4b16      	ldr	r3, [pc, #88]	@ (8002620 <HAL_InitTick+0x68>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d022      	beq.n	8002612 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80025cc:	4b15      	ldr	r3, [pc, #84]	@ (8002624 <HAL_InitTick+0x6c>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <HAL_InitTick+0x68>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80025d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80025dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e0:	4618      	mov	r0, r3
 80025e2:	f000 f93a 	bl	800285a <HAL_SYSTICK_Config>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10f      	bne.n	800260c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b0f      	cmp	r3, #15
 80025f0:	d809      	bhi.n	8002606 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f2:	2200      	movs	r2, #0
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	f04f 30ff 	mov.w	r0, #4294967295
 80025fa:	f000 f914 	bl	8002826 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <HAL_InitTick+0x70>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6013      	str	r3, [r2, #0]
 8002604:	e007      	b.n	8002616 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
 800260a:	e004      	b.n	8002616 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
 8002610:	e001      	b.n	8002616 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002616:	7bfb      	ldrb	r3, [r7, #15]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000008 	.word	0x20000008
 8002624:	20000000 	.word	0x20000000
 8002628:	20000004 	.word	0x20000004

0800262c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002630:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <HAL_IncTick+0x1c>)
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	4b05      	ldr	r3, [pc, #20]	@ (800264c <HAL_IncTick+0x20>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4413      	add	r3, r2
 800263a:	4a03      	ldr	r2, [pc, #12]	@ (8002648 <HAL_IncTick+0x1c>)
 800263c:	6013      	str	r3, [r2, #0]
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	200001f4 	.word	0x200001f4
 800264c:	20000008 	.word	0x20000008

08002650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return uwTick;
 8002654:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <HAL_GetTick+0x14>)
 8002656:	681b      	ldr	r3, [r3, #0]
}
 8002658:	4618      	mov	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	200001f4 	.word	0x200001f4

08002668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002670:	f7ff ffee 	bl	8002650 <HAL_GetTick>
 8002674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d004      	beq.n	800268c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002682:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <HAL_Delay+0x40>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	4413      	add	r3, r2
 800268a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800268c:	bf00      	nop
 800268e:	f7ff ffdf 	bl	8002650 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	429a      	cmp	r2, r3
 800269c:	d8f7      	bhi.n	800268e <HAL_Delay+0x26>
  {
  }
}
 800269e:	bf00      	nop
 80026a0:	bf00      	nop
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20000008 	.word	0x20000008

080026ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026bc:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <__NVIC_SetPriorityGrouping+0x44>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026c8:	4013      	ands	r3, r2
 80026ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026de:	4a04      	ldr	r2, [pc, #16]	@ (80026f0 <__NVIC_SetPriorityGrouping+0x44>)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	60d3      	str	r3, [r2, #12]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	e000ed00 	.word	0xe000ed00

080026f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026f8:	4b04      	ldr	r3, [pc, #16]	@ (800270c <__NVIC_GetPriorityGrouping+0x18>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	0a1b      	lsrs	r3, r3, #8
 80026fe:	f003 0307 	and.w	r3, r3, #7
}
 8002702:	4618      	mov	r0, r3
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	6039      	str	r1, [r7, #0]
 800271a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800271c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002720:	2b00      	cmp	r3, #0
 8002722:	db0a      	blt.n	800273a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	b2da      	uxtb	r2, r3
 8002728:	490c      	ldr	r1, [pc, #48]	@ (800275c <__NVIC_SetPriority+0x4c>)
 800272a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272e:	0112      	lsls	r2, r2, #4
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	440b      	add	r3, r1
 8002734:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002738:	e00a      	b.n	8002750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	b2da      	uxtb	r2, r3
 800273e:	4908      	ldr	r1, [pc, #32]	@ (8002760 <__NVIC_SetPriority+0x50>)
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	3b04      	subs	r3, #4
 8002748:	0112      	lsls	r2, r2, #4
 800274a:	b2d2      	uxtb	r2, r2
 800274c:	440b      	add	r3, r1
 800274e:	761a      	strb	r2, [r3, #24]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	e000e100 	.word	0xe000e100
 8002760:	e000ed00 	.word	0xe000ed00

08002764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002764:	b480      	push	{r7}
 8002766:	b089      	sub	sp, #36	@ 0x24
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f1c3 0307 	rsb	r3, r3, #7
 800277e:	2b04      	cmp	r3, #4
 8002780:	bf28      	it	cs
 8002782:	2304      	movcs	r3, #4
 8002784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	3304      	adds	r3, #4
 800278a:	2b06      	cmp	r3, #6
 800278c:	d902      	bls.n	8002794 <NVIC_EncodePriority+0x30>
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3b03      	subs	r3, #3
 8002792:	e000      	b.n	8002796 <NVIC_EncodePriority+0x32>
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	f04f 32ff 	mov.w	r2, #4294967295
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43da      	mvns	r2, r3
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	401a      	ands	r2, r3
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027ac:	f04f 31ff 	mov.w	r1, #4294967295
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa01 f303 	lsl.w	r3, r1, r3
 80027b6:	43d9      	mvns	r1, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027bc:	4313      	orrs	r3, r2
         );
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3724      	adds	r7, #36	@ 0x24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
	...

080027cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027dc:	d301      	bcc.n	80027e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027de:	2301      	movs	r3, #1
 80027e0:	e00f      	b.n	8002802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e2:	4a0a      	ldr	r2, [pc, #40]	@ (800280c <SysTick_Config+0x40>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ea:	210f      	movs	r1, #15
 80027ec:	f04f 30ff 	mov.w	r0, #4294967295
 80027f0:	f7ff ff8e 	bl	8002710 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f4:	4b05      	ldr	r3, [pc, #20]	@ (800280c <SysTick_Config+0x40>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fa:	4b04      	ldr	r3, [pc, #16]	@ (800280c <SysTick_Config+0x40>)
 80027fc:	2207      	movs	r2, #7
 80027fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	e000e010 	.word	0xe000e010

08002810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff ff47 	bl	80026ac <__NVIC_SetPriorityGrouping>
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	4603      	mov	r3, r0
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
 8002832:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002834:	f7ff ff5e 	bl	80026f4 <__NVIC_GetPriorityGrouping>
 8002838:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68b9      	ldr	r1, [r7, #8]
 800283e:	6978      	ldr	r0, [r7, #20]
 8002840:	f7ff ff90 	bl	8002764 <NVIC_EncodePriority>
 8002844:	4602      	mov	r2, r0
 8002846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800284a:	4611      	mov	r1, r2
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff5f 	bl	8002710 <__NVIC_SetPriority>
}
 8002852:	bf00      	nop
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff ffb2 	bl	80027cc <SysTick_Config>
 8002868:	4603      	mov	r3, r0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002874:	b480      	push	{r7}
 8002876:	b087      	sub	sp, #28
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002882:	e15a      	b.n	8002b3a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	2101      	movs	r1, #1
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	fa01 f303 	lsl.w	r3, r1, r3
 8002890:	4013      	ands	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 814c 	beq.w	8002b34 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d005      	beq.n	80028b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d130      	bne.n	8002916 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	2203      	movs	r2, #3
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	68da      	ldr	r2, [r3, #12]
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028ea:	2201      	movs	r2, #1
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43db      	mvns	r3, r3
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	091b      	lsrs	r3, r3, #4
 8002900:	f003 0201 	and.w	r2, r3, #1
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	4313      	orrs	r3, r2
 800290e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b03      	cmp	r3, #3
 8002920:	d017      	beq.n	8002952 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	2203      	movs	r2, #3
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 0303 	and.w	r3, r3, #3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d123      	bne.n	80029a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	08da      	lsrs	r2, r3, #3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3208      	adds	r2, #8
 8002966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800296a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	220f      	movs	r2, #15
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	4013      	ands	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	691a      	ldr	r2, [r3, #16]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	08da      	lsrs	r2, r3, #3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3208      	adds	r2, #8
 80029a0:	6939      	ldr	r1, [r7, #16]
 80029a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	2203      	movs	r2, #3
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	4013      	ands	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f003 0203 	and.w	r2, r3, #3
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f000 80a6 	beq.w	8002b34 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e8:	4b5b      	ldr	r3, [pc, #364]	@ (8002b58 <HAL_GPIO_Init+0x2e4>)
 80029ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ec:	4a5a      	ldr	r2, [pc, #360]	@ (8002b58 <HAL_GPIO_Init+0x2e4>)
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80029f4:	4b58      	ldr	r3, [pc, #352]	@ (8002b58 <HAL_GPIO_Init+0x2e4>)
 80029f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a00:	4a56      	ldr	r2, [pc, #344]	@ (8002b5c <HAL_GPIO_Init+0x2e8>)
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	089b      	lsrs	r3, r3, #2
 8002a06:	3302      	adds	r3, #2
 8002a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	220f      	movs	r2, #15
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4013      	ands	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a2a:	d01f      	beq.n	8002a6c <HAL_GPIO_Init+0x1f8>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a4c      	ldr	r2, [pc, #304]	@ (8002b60 <HAL_GPIO_Init+0x2ec>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d019      	beq.n	8002a68 <HAL_GPIO_Init+0x1f4>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a4b      	ldr	r2, [pc, #300]	@ (8002b64 <HAL_GPIO_Init+0x2f0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d013      	beq.n	8002a64 <HAL_GPIO_Init+0x1f0>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a4a      	ldr	r2, [pc, #296]	@ (8002b68 <HAL_GPIO_Init+0x2f4>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d00d      	beq.n	8002a60 <HAL_GPIO_Init+0x1ec>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a49      	ldr	r2, [pc, #292]	@ (8002b6c <HAL_GPIO_Init+0x2f8>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d007      	beq.n	8002a5c <HAL_GPIO_Init+0x1e8>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a48      	ldr	r2, [pc, #288]	@ (8002b70 <HAL_GPIO_Init+0x2fc>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d101      	bne.n	8002a58 <HAL_GPIO_Init+0x1e4>
 8002a54:	2305      	movs	r3, #5
 8002a56:	e00a      	b.n	8002a6e <HAL_GPIO_Init+0x1fa>
 8002a58:	2306      	movs	r3, #6
 8002a5a:	e008      	b.n	8002a6e <HAL_GPIO_Init+0x1fa>
 8002a5c:	2304      	movs	r3, #4
 8002a5e:	e006      	b.n	8002a6e <HAL_GPIO_Init+0x1fa>
 8002a60:	2303      	movs	r3, #3
 8002a62:	e004      	b.n	8002a6e <HAL_GPIO_Init+0x1fa>
 8002a64:	2302      	movs	r3, #2
 8002a66:	e002      	b.n	8002a6e <HAL_GPIO_Init+0x1fa>
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e000      	b.n	8002a6e <HAL_GPIO_Init+0x1fa>
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	f002 0203 	and.w	r2, r2, #3
 8002a74:	0092      	lsls	r2, r2, #2
 8002a76:	4093      	lsls	r3, r2
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a7e:	4937      	ldr	r1, [pc, #220]	@ (8002b5c <HAL_GPIO_Init+0x2e8>)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a8c:	4b39      	ldr	r3, [pc, #228]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	43db      	mvns	r3, r3
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d003      	beq.n	8002ab0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ab0:	4a30      	ldr	r2, [pc, #192]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ada:	4a26      	ldr	r2, [pc, #152]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002ae0:	4b24      	ldr	r3, [pc, #144]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4013      	ands	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b04:	4a1b      	ldr	r2, [pc, #108]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	43db      	mvns	r3, r3
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4013      	ands	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b2e:	4a11      	ldr	r2, [pc, #68]	@ (8002b74 <HAL_GPIO_Init+0x300>)
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	3301      	adds	r3, #1
 8002b38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	fa22 f303 	lsr.w	r3, r2, r3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f47f ae9d 	bne.w	8002884 <HAL_GPIO_Init+0x10>
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	bf00      	nop
 8002b4e:	371c      	adds	r7, #28
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40010000 	.word	0x40010000
 8002b60:	48000400 	.word	0x48000400
 8002b64:	48000800 	.word	0x48000800
 8002b68:	48000c00 	.word	0x48000c00
 8002b6c:	48001000 	.word	0x48001000
 8002b70:	48001400 	.word	0x48001400
 8002b74:	40010400 	.word	0x40010400

08002b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	460b      	mov	r3, r1
 8002b82:	807b      	strh	r3, [r7, #2]
 8002b84:	4613      	mov	r3, r2
 8002b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b88:	787b      	ldrb	r3, [r7, #1]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b8e:	887a      	ldrh	r2, [r7, #2]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b94:	e002      	b.n	8002b9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b96:	887a      	ldrh	r2, [r7, #2]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e08d      	b.n	8002cd6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d106      	bne.n	8002bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7ff fb86 	bl	80022e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2224      	movs	r2, #36	@ 0x24
 8002bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0201 	bic.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689a      	ldr	r2, [r3, #8]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d107      	bne.n	8002c22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	e006      	b.n	8002c30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d108      	bne.n	8002c4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	e007      	b.n	8002c5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	691a      	ldr	r2, [r3, #16]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69d9      	ldr	r1, [r3, #28]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a1a      	ldr	r2, [r3, #32]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b088      	sub	sp, #32
 8002ce4:	af02      	add	r7, sp, #8
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	4608      	mov	r0, r1
 8002cea:	4611      	mov	r1, r2
 8002cec:	461a      	mov	r2, r3
 8002cee:	4603      	mov	r3, r0
 8002cf0:	817b      	strh	r3, [r7, #10]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	813b      	strh	r3, [r7, #8]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	f040 80f9 	bne.w	8002efa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d08:	6a3b      	ldr	r3, [r7, #32]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_I2C_Mem_Write+0x34>
 8002d0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d105      	bne.n	8002d20 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d1a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e0ed      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d101      	bne.n	8002d2e <HAL_I2C_Mem_Write+0x4e>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e0e6      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d36:	f7ff fc8b 	bl	8002650 <HAL_GetTick>
 8002d3a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	9300      	str	r3, [sp, #0]
 8002d40:	2319      	movs	r3, #25
 8002d42:	2201      	movs	r2, #1
 8002d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f000 fac3 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e0d1      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2221      	movs	r2, #33	@ 0x21
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2240      	movs	r2, #64	@ 0x40
 8002d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6a3a      	ldr	r2, [r7, #32]
 8002d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d80:	88f8      	ldrh	r0, [r7, #6]
 8002d82:	893a      	ldrh	r2, [r7, #8]
 8002d84:	8979      	ldrh	r1, [r7, #10]
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	4603      	mov	r3, r0
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 f9d3 	bl	800313c <I2C_RequestMemoryWrite>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e0a9      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	2bff      	cmp	r3, #255	@ 0xff
 8002db0:	d90e      	bls.n	8002dd0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	22ff      	movs	r2, #255	@ 0xff
 8002db6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dbc:	b2da      	uxtb	r2, r3
 8002dbe:	8979      	ldrh	r1, [r7, #10]
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f000 fc47 	bl	800365c <I2C_TransferConfig>
 8002dce:	e00f      	b.n	8002df0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	8979      	ldrh	r1, [r7, #10]
 8002de2:	2300      	movs	r3, #0
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f000 fc36 	bl	800365c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fac6 	bl	8003386 <I2C_WaitOnTXISFlagUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e07b      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d034      	beq.n	8002ea8 <HAL_I2C_Mem_Write+0x1c8>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d130      	bne.n	8002ea8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	2180      	movs	r1, #128	@ 0x80
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 fa3f 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e04d      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	2bff      	cmp	r3, #255	@ 0xff
 8002e68:	d90e      	bls.n	8002e88 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	22ff      	movs	r2, #255	@ 0xff
 8002e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e74:	b2da      	uxtb	r2, r3
 8002e76:	8979      	ldrh	r1, [r7, #10]
 8002e78:	2300      	movs	r3, #0
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 fbeb 	bl	800365c <I2C_TransferConfig>
 8002e86:	e00f      	b.n	8002ea8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e96:	b2da      	uxtb	r2, r3
 8002e98:	8979      	ldrh	r1, [r7, #10]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 fbda 	bl	800365c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d19e      	bne.n	8002df0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 faac 	bl	8003414 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e01a      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6859      	ldr	r1, [r3, #4]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f04 <HAL_I2C_Mem_Write+0x224>)
 8002eda:	400b      	ands	r3, r1
 8002edc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e000      	b.n	8002efc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002efa:	2302      	movs	r3, #2
  }
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3718      	adds	r7, #24
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	fe00e800 	.word	0xfe00e800

08002f08 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af02      	add	r7, sp, #8
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	4608      	mov	r0, r1
 8002f12:	4611      	mov	r1, r2
 8002f14:	461a      	mov	r2, r3
 8002f16:	4603      	mov	r3, r0
 8002f18:	817b      	strh	r3, [r7, #10]
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	813b      	strh	r3, [r7, #8]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	f040 80fd 	bne.w	800312a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d002      	beq.n	8002f3c <HAL_I2C_Mem_Read+0x34>
 8002f36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d105      	bne.n	8002f48 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f42:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e0f1      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d101      	bne.n	8002f56 <HAL_I2C_Mem_Read+0x4e>
 8002f52:	2302      	movs	r3, #2
 8002f54:	e0ea      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f5e:	f7ff fb77 	bl	8002650 <HAL_GetTick>
 8002f62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	2319      	movs	r3, #25
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f000 f9af 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0d5      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2222      	movs	r2, #34	@ 0x22
 8002f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2240      	movs	r2, #64	@ 0x40
 8002f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a3a      	ldr	r2, [r7, #32]
 8002f9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fa8:	88f8      	ldrh	r0, [r7, #6]
 8002faa:	893a      	ldrh	r2, [r7, #8]
 8002fac:	8979      	ldrh	r1, [r7, #10]
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	9301      	str	r3, [sp, #4]
 8002fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f000 f913 	bl	80031e4 <I2C_RequestMemoryRead>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d005      	beq.n	8002fd0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e0ad      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	2bff      	cmp	r3, #255	@ 0xff
 8002fd8:	d90e      	bls.n	8002ff8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	22ff      	movs	r2, #255	@ 0xff
 8002fde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	8979      	ldrh	r1, [r7, #10]
 8002fe8:	4b52      	ldr	r3, [pc, #328]	@ (8003134 <HAL_I2C_Mem_Read+0x22c>)
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 fb33 	bl	800365c <I2C_TransferConfig>
 8002ff6:	e00f      	b.n	8003018 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003006:	b2da      	uxtb	r2, r3
 8003008:	8979      	ldrh	r1, [r7, #10]
 800300a:	4b4a      	ldr	r3, [pc, #296]	@ (8003134 <HAL_I2C_Mem_Read+0x22c>)
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 fb22 	bl	800365c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301e:	2200      	movs	r2, #0
 8003020:	2104      	movs	r1, #4
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f000 f956 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e07c      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303c:	b2d2      	uxtb	r2, r2
 800303e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003044:	1c5a      	adds	r2, r3, #1
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304e:	3b01      	subs	r3, #1
 8003050:	b29a      	uxth	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305a:	b29b      	uxth	r3, r3
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d034      	beq.n	80030d8 <HAL_I2C_Mem_Read+0x1d0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003072:	2b00      	cmp	r3, #0
 8003074:	d130      	bne.n	80030d8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307c:	2200      	movs	r2, #0
 800307e:	2180      	movs	r1, #128	@ 0x80
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 f927 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e04d      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003094:	b29b      	uxth	r3, r3
 8003096:	2bff      	cmp	r3, #255	@ 0xff
 8003098:	d90e      	bls.n	80030b8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	22ff      	movs	r2, #255	@ 0xff
 800309e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	8979      	ldrh	r1, [r7, #10]
 80030a8:	2300      	movs	r3, #0
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fad3 	bl	800365c <I2C_TransferConfig>
 80030b6:	e00f      	b.n	80030d8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030bc:	b29a      	uxth	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c6:	b2da      	uxtb	r2, r3
 80030c8:	8979      	ldrh	r1, [r7, #10]
 80030ca:	2300      	movs	r3, #0
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 fac2 	bl	800365c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d19a      	bne.n	8003018 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f000 f994 	bl	8003414 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e01a      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2220      	movs	r2, #32
 80030fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <HAL_I2C_Mem_Read+0x230>)
 800310a:	400b      	ands	r3, r1
 800310c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2220      	movs	r2, #32
 8003112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e000      	b.n	800312c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800312a:	2302      	movs	r3, #2
  }
}
 800312c:	4618      	mov	r0, r3
 800312e:	3718      	adds	r7, #24
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	80002400 	.word	0x80002400
 8003138:	fe00e800 	.word	0xfe00e800

0800313c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af02      	add	r7, sp, #8
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	4608      	mov	r0, r1
 8003146:	4611      	mov	r1, r2
 8003148:	461a      	mov	r2, r3
 800314a:	4603      	mov	r3, r0
 800314c:	817b      	strh	r3, [r7, #10]
 800314e:	460b      	mov	r3, r1
 8003150:	813b      	strh	r3, [r7, #8]
 8003152:	4613      	mov	r3, r2
 8003154:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003156:	88fb      	ldrh	r3, [r7, #6]
 8003158:	b2da      	uxtb	r2, r3
 800315a:	8979      	ldrh	r1, [r7, #10]
 800315c:	4b20      	ldr	r3, [pc, #128]	@ (80031e0 <I2C_RequestMemoryWrite+0xa4>)
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 fa79 	bl	800365c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800316a:	69fa      	ldr	r2, [r7, #28]
 800316c:	69b9      	ldr	r1, [r7, #24]
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f909 	bl	8003386 <I2C_WaitOnTXISFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e02c      	b.n	80031d8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d105      	bne.n	8003190 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003184:	893b      	ldrh	r3, [r7, #8]
 8003186:	b2da      	uxtb	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	629a      	str	r2, [r3, #40]	@ 0x28
 800318e:	e015      	b.n	80031bc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003190:	893b      	ldrh	r3, [r7, #8]
 8003192:	0a1b      	lsrs	r3, r3, #8
 8003194:	b29b      	uxth	r3, r3
 8003196:	b2da      	uxtb	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800319e:	69fa      	ldr	r2, [r7, #28]
 80031a0:	69b9      	ldr	r1, [r7, #24]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f8ef 	bl	8003386 <I2C_WaitOnTXISFlagUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e012      	b.n	80031d8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031b2:	893b      	ldrh	r3, [r7, #8]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	2200      	movs	r2, #0
 80031c4:	2180      	movs	r1, #128	@ 0x80
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f884 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e000      	b.n	80031d8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	80002000 	.word	0x80002000

080031e4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	4608      	mov	r0, r1
 80031ee:	4611      	mov	r1, r2
 80031f0:	461a      	mov	r2, r3
 80031f2:	4603      	mov	r3, r0
 80031f4:	817b      	strh	r3, [r7, #10]
 80031f6:	460b      	mov	r3, r1
 80031f8:	813b      	strh	r3, [r7, #8]
 80031fa:	4613      	mov	r3, r2
 80031fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	8979      	ldrh	r1, [r7, #10]
 8003204:	4b20      	ldr	r3, [pc, #128]	@ (8003288 <I2C_RequestMemoryRead+0xa4>)
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	2300      	movs	r3, #0
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 fa26 	bl	800365c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003210:	69fa      	ldr	r2, [r7, #28]
 8003212:	69b9      	ldr	r1, [r7, #24]
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f8b6 	bl	8003386 <I2C_WaitOnTXISFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e02c      	b.n	800327e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003224:	88fb      	ldrh	r3, [r7, #6]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d105      	bne.n	8003236 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800322a:	893b      	ldrh	r3, [r7, #8]
 800322c:	b2da      	uxtb	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	629a      	str	r2, [r3, #40]	@ 0x28
 8003234:	e015      	b.n	8003262 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003236:	893b      	ldrh	r3, [r7, #8]
 8003238:	0a1b      	lsrs	r3, r3, #8
 800323a:	b29b      	uxth	r3, r3
 800323c:	b2da      	uxtb	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003244:	69fa      	ldr	r2, [r7, #28]
 8003246:	69b9      	ldr	r1, [r7, #24]
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 f89c 	bl	8003386 <I2C_WaitOnTXISFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e012      	b.n	800327e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003258:	893b      	ldrh	r3, [r7, #8]
 800325a:	b2da      	uxtb	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	2200      	movs	r2, #0
 800326a:	2140      	movs	r1, #64	@ 0x40
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f831 	bl	80032d4 <I2C_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	80002000 	.word	0x80002000

0800328c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d103      	bne.n	80032aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2200      	movs	r2, #0
 80032a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d007      	beq.n	80032c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	699a      	ldr	r2, [r3, #24]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	619a      	str	r2, [r3, #24]
  }
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	603b      	str	r3, [r7, #0]
 80032e0:	4613      	mov	r3, r2
 80032e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032e4:	e03b      	b.n	800335e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	6839      	ldr	r1, [r7, #0]
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 f8d6 	bl	800349c <I2C_IsErrorOccurred>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e041      	b.n	800337e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003300:	d02d      	beq.n	800335e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003302:	f7ff f9a5 	bl	8002650 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d302      	bcc.n	8003318 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d122      	bne.n	800335e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	699a      	ldr	r2, [r3, #24]
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	4013      	ands	r3, r2
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	429a      	cmp	r2, r3
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	461a      	mov	r2, r3
 8003330:	79fb      	ldrb	r3, [r7, #7]
 8003332:	429a      	cmp	r2, r3
 8003334:	d113      	bne.n	800335e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333a:	f043 0220 	orr.w	r2, r3, #32
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2220      	movs	r2, #32
 8003346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e00f      	b.n	800337e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	699a      	ldr	r2, [r3, #24]
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4013      	ands	r3, r2
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	429a      	cmp	r2, r3
 800336c:	bf0c      	ite	eq
 800336e:	2301      	moveq	r3, #1
 8003370:	2300      	movne	r3, #0
 8003372:	b2db      	uxtb	r3, r3
 8003374:	461a      	mov	r2, r3
 8003376:	79fb      	ldrb	r3, [r7, #7]
 8003378:	429a      	cmp	r2, r3
 800337a:	d0b4      	beq.n	80032e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	60f8      	str	r0, [r7, #12]
 800338e:	60b9      	str	r1, [r7, #8]
 8003390:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003392:	e033      	b.n	80033fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	68b9      	ldr	r1, [r7, #8]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 f87f 	bl	800349c <I2C_IsErrorOccurred>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e031      	b.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ae:	d025      	beq.n	80033fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033b0:	f7ff f94e 	bl	8002650 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d302      	bcc.n	80033c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d11a      	bne.n	80033fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d013      	beq.n	80033fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d8:	f043 0220 	orr.w	r2, r3, #32
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2220      	movs	r2, #32
 80033e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e007      	b.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b02      	cmp	r3, #2
 8003408:	d1c4      	bne.n	8003394 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003420:	e02f      	b.n	8003482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68b9      	ldr	r1, [r7, #8]
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f838 	bl	800349c <I2C_IsErrorOccurred>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e02d      	b.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003436:	f7ff f90b 	bl	8002650 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	429a      	cmp	r2, r3
 8003444:	d302      	bcc.n	800344c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d11a      	bne.n	8003482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	f003 0320 	and.w	r3, r3, #32
 8003456:	2b20      	cmp	r3, #32
 8003458:	d013      	beq.n	8003482 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345e:	f043 0220 	orr.w	r2, r3, #32
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e007      	b.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f003 0320 	and.w	r3, r3, #32
 800348c:	2b20      	cmp	r3, #32
 800348e:	d1c8      	bne.n	8003422 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
	...

0800349c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b08a      	sub	sp, #40	@ 0x28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d068      	beq.n	800359a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2210      	movs	r2, #16
 80034ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034d0:	e049      	b.n	8003566 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d8:	d045      	beq.n	8003566 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034da:	f7ff f8b9 	bl	8002650 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d302      	bcc.n	80034f0 <I2C_IsErrorOccurred+0x54>
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d13a      	bne.n	8003566 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003502:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800350e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003512:	d121      	bne.n	8003558 <I2C_IsErrorOccurred+0xbc>
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800351a:	d01d      	beq.n	8003558 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800351c:	7cfb      	ldrb	r3, [r7, #19]
 800351e:	2b20      	cmp	r3, #32
 8003520:	d01a      	beq.n	8003558 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003530:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003532:	f7ff f88d 	bl	8002650 <HAL_GetTick>
 8003536:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003538:	e00e      	b.n	8003558 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800353a:	f7ff f889 	bl	8002650 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b19      	cmp	r3, #25
 8003546:	d907      	bls.n	8003558 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	f043 0320 	orr.w	r3, r3, #32
 800354e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003556:	e006      	b.n	8003566 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b20      	cmp	r3, #32
 8003564:	d1e9      	bne.n	800353a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b20      	cmp	r3, #32
 8003572:	d003      	beq.n	800357c <I2C_IsErrorOccurred+0xe0>
 8003574:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0aa      	beq.n	80034d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800357c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003580:	2b00      	cmp	r3, #0
 8003582:	d103      	bne.n	800358c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2220      	movs	r2, #32
 800358a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800358c:	6a3b      	ldr	r3, [r7, #32]
 800358e:	f043 0304 	orr.w	r3, r3, #4
 8003592:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00b      	beq.n	80035c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00b      	beq.n	80035e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	f043 0308 	orr.w	r3, r3, #8
 80035d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00b      	beq.n	8003608 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80035f0:	6a3b      	ldr	r3, [r7, #32]
 80035f2:	f043 0302 	orr.w	r3, r3, #2
 80035f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003600:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800360c:	2b00      	cmp	r3, #0
 800360e:	d01c      	beq.n	800364a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f7ff fe3b 	bl	800328c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4b0d      	ldr	r3, [pc, #52]	@ (8003658 <I2C_IsErrorOccurred+0x1bc>)
 8003622:	400b      	ands	r3, r1
 8003624:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	431a      	orrs	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800364a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800364e:	4618      	mov	r0, r3
 8003650:	3728      	adds	r7, #40	@ 0x28
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	fe00e800 	.word	0xfe00e800

0800365c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	607b      	str	r3, [r7, #4]
 8003666:	460b      	mov	r3, r1
 8003668:	817b      	strh	r3, [r7, #10]
 800366a:	4613      	mov	r3, r2
 800366c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800366e:	897b      	ldrh	r3, [r7, #10]
 8003670:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003674:	7a7b      	ldrb	r3, [r7, #9]
 8003676:	041b      	lsls	r3, r3, #16
 8003678:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800367c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	4313      	orrs	r3, r2
 8003686:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800368a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	0d5b      	lsrs	r3, r3, #21
 8003696:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800369a:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <I2C_TransferConfig+0x60>)
 800369c:	430b      	orrs	r3, r1
 800369e:	43db      	mvns	r3, r3
 80036a0:	ea02 0103 	and.w	r1, r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80036ae:	bf00      	nop
 80036b0:	371c      	adds	r7, #28
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	03ff63ff 	.word	0x03ff63ff

080036c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b20      	cmp	r3, #32
 80036d4:	d138      	bne.n	8003748 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d101      	bne.n	80036e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036e0:	2302      	movs	r3, #2
 80036e2:	e032      	b.n	800374a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2224      	movs	r2, #36	@ 0x24
 80036f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0201 	bic.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003712:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6819      	ldr	r1, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0201 	orr.w	r2, r2, #1
 8003732:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2220      	movs	r2, #32
 8003738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003744:	2300      	movs	r3, #0
 8003746:	e000      	b.n	800374a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003748:	2302      	movs	r3, #2
  }
}
 800374a:	4618      	mov	r0, r3
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003756:	b480      	push	{r7}
 8003758:	b085      	sub	sp, #20
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
 800375e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b20      	cmp	r3, #32
 800376a:	d139      	bne.n	80037e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003776:	2302      	movs	r3, #2
 8003778:	e033      	b.n	80037e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2224      	movs	r2, #36	@ 0x24
 8003786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0201 	bic.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80037a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	021b      	lsls	r3, r3, #8
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	e000      	b.n	80037e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037e0:	2302      	movs	r3, #2
  }
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
	...

080037f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d141      	bne.n	8003882 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037fe:	4b4b      	ldr	r3, [pc, #300]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800380a:	d131      	bne.n	8003870 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800380c:	4b47      	ldr	r3, [pc, #284]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800380e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003812:	4a46      	ldr	r2, [pc, #280]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003814:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003818:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800381c:	4b43      	ldr	r3, [pc, #268]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003824:	4a41      	ldr	r2, [pc, #260]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003826:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800382a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800382c:	4b40      	ldr	r3, [pc, #256]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2232      	movs	r2, #50	@ 0x32
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	4a3f      	ldr	r2, [pc, #252]	@ (8003934 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003838:	fba2 2303 	umull	r2, r3, r2, r3
 800383c:	0c9b      	lsrs	r3, r3, #18
 800383e:	3301      	adds	r3, #1
 8003840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003842:	e002      	b.n	800384a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	3b01      	subs	r3, #1
 8003848:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800384a:	4b38      	ldr	r3, [pc, #224]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003856:	d102      	bne.n	800385e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1f2      	bne.n	8003844 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800385e:	4b33      	ldr	r3, [pc, #204]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800386a:	d158      	bne.n	800391e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e057      	b.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003870:	4b2e      	ldr	r3, [pc, #184]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003876:	4a2d      	ldr	r2, [pc, #180]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800387c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003880:	e04d      	b.n	800391e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003888:	d141      	bne.n	800390e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800388a:	4b28      	ldr	r3, [pc, #160]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003896:	d131      	bne.n	80038fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003898:	4b24      	ldr	r3, [pc, #144]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800389a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800389e:	4a23      	ldr	r2, [pc, #140]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038a8:	4b20      	ldr	r3, [pc, #128]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038b0:	4a1e      	ldr	r2, [pc, #120]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003930 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2232      	movs	r2, #50	@ 0x32
 80038be:	fb02 f303 	mul.w	r3, r2, r3
 80038c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003934 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80038c4:	fba2 2303 	umull	r2, r3, r2, r3
 80038c8:	0c9b      	lsrs	r3, r3, #18
 80038ca:	3301      	adds	r3, #1
 80038cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038ce:	e002      	b.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038d6:	4b15      	ldr	r3, [pc, #84]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e2:	d102      	bne.n	80038ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1f2      	bne.n	80038d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038ea:	4b10      	ldr	r3, [pc, #64]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038f6:	d112      	bne.n	800391e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e011      	b.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038fc:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003902:	4a0a      	ldr	r2, [pc, #40]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003904:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003908:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800390c:	e007      	b.n	800391e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800390e:	4b07      	ldr	r3, [pc, #28]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003916:	4a05      	ldr	r2, [pc, #20]	@ (800392c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003918:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800391c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3714      	adds	r7, #20
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	40007000 	.word	0x40007000
 8003930:	20000000 	.word	0x20000000
 8003934:	431bde83 	.word	0x431bde83

08003938 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800393c:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	4a04      	ldr	r2, [pc, #16]	@ (8003954 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003942:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003946:	6093      	str	r3, [r2, #8]
}
 8003948:	bf00      	nop
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	40007000 	.word	0x40007000

08003958 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e2fe      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d075      	beq.n	8003a62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003976:	4b97      	ldr	r3, [pc, #604]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 030c 	and.w	r3, r3, #12
 800397e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003980:	4b94      	ldr	r3, [pc, #592]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	f003 0303 	and.w	r3, r3, #3
 8003988:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	2b0c      	cmp	r3, #12
 800398e:	d102      	bne.n	8003996 <HAL_RCC_OscConfig+0x3e>
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	2b03      	cmp	r3, #3
 8003994:	d002      	beq.n	800399c <HAL_RCC_OscConfig+0x44>
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	2b08      	cmp	r3, #8
 800399a:	d10b      	bne.n	80039b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399c:	4b8d      	ldr	r3, [pc, #564]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d05b      	beq.n	8003a60 <HAL_RCC_OscConfig+0x108>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d157      	bne.n	8003a60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e2d9      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039bc:	d106      	bne.n	80039cc <HAL_RCC_OscConfig+0x74>
 80039be:	4b85      	ldr	r3, [pc, #532]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a84      	ldr	r2, [pc, #528]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	e01d      	b.n	8003a08 <HAL_RCC_OscConfig+0xb0>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCC_OscConfig+0x98>
 80039d6:	4b7f      	ldr	r3, [pc, #508]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a7e      	ldr	r2, [pc, #504]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b7c      	ldr	r3, [pc, #496]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a7b      	ldr	r2, [pc, #492]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	e00b      	b.n	8003a08 <HAL_RCC_OscConfig+0xb0>
 80039f0:	4b78      	ldr	r3, [pc, #480]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a77      	ldr	r2, [pc, #476]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	4b75      	ldr	r3, [pc, #468]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a74      	ldr	r2, [pc, #464]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003a02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d013      	beq.n	8003a38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a10:	f7fe fe1e 	bl	8002650 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a18:	f7fe fe1a 	bl	8002650 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b64      	cmp	r3, #100	@ 0x64
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e29e      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a2a:	4b6a      	ldr	r3, [pc, #424]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0xc0>
 8003a36:	e014      	b.n	8003a62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7fe fe0a 	bl	8002650 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a40:	f7fe fe06 	bl	8002650 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b64      	cmp	r3, #100	@ 0x64
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e28a      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a52:	4b60      	ldr	r3, [pc, #384]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0xe8>
 8003a5e:	e000      	b.n	8003a62 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d075      	beq.n	8003b5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a6e:	4b59      	ldr	r3, [pc, #356]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 030c 	and.w	r3, r3, #12
 8003a76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a78:	4b56      	ldr	r3, [pc, #344]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	f003 0303 	and.w	r3, r3, #3
 8003a80:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b0c      	cmp	r3, #12
 8003a86:	d102      	bne.n	8003a8e <HAL_RCC_OscConfig+0x136>
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d002      	beq.n	8003a94 <HAL_RCC_OscConfig+0x13c>
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	2b04      	cmp	r3, #4
 8003a92:	d11f      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a94:	4b4f      	ldr	r3, [pc, #316]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_OscConfig+0x154>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e25d      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aac:	4b49      	ldr	r3, [pc, #292]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	061b      	lsls	r3, r3, #24
 8003aba:	4946      	ldr	r1, [pc, #280]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ac0:	4b45      	ldr	r3, [pc, #276]	@ (8003bd8 <HAL_RCC_OscConfig+0x280>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fe fd77 	bl	80025b8 <HAL_InitTick>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d043      	beq.n	8003b58 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e249      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d023      	beq.n	8003b24 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003adc:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003ae2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ae6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae8:	f7fe fdb2 	bl	8002650 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003af0:	f7fe fdae 	bl	8002650 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e232      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b02:	4b34      	ldr	r3, [pc, #208]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f0      	beq.n	8003af0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b0e:	4b31      	ldr	r3, [pc, #196]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	061b      	lsls	r3, r3, #24
 8003b1c:	492d      	ldr	r1, [pc, #180]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	604b      	str	r3, [r1, #4]
 8003b22:	e01a      	b.n	8003b5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b24:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a2a      	ldr	r2, [pc, #168]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b30:	f7fe fd8e 	bl	8002650 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b38:	f7fe fd8a 	bl	8002650 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e20e      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b4a:	4b22      	ldr	r3, [pc, #136]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f0      	bne.n	8003b38 <HAL_RCC_OscConfig+0x1e0>
 8003b56:	e000      	b.n	8003b5a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0308 	and.w	r3, r3, #8
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d041      	beq.n	8003bea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d01c      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b6e:	4b19      	ldr	r3, [pc, #100]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b74:	4a17      	ldr	r2, [pc, #92]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b76:	f043 0301 	orr.w	r3, r3, #1
 8003b7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7e:	f7fe fd67 	bl	8002650 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b86:	f7fe fd63 	bl	8002650 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1e7      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b98:	4b0e      	ldr	r3, [pc, #56]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d0ef      	beq.n	8003b86 <HAL_RCC_OscConfig+0x22e>
 8003ba6:	e020      	b.n	8003bea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bae:	4a09      	ldr	r2, [pc, #36]	@ (8003bd4 <HAL_RCC_OscConfig+0x27c>)
 8003bb0:	f023 0301 	bic.w	r3, r3, #1
 8003bb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb8:	f7fe fd4a 	bl	8002650 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bbe:	e00d      	b.n	8003bdc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc0:	f7fe fd46 	bl	8002650 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d906      	bls.n	8003bdc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e1ca      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bdc:	4b8c      	ldr	r3, [pc, #560]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1ea      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 80a6 	beq.w	8003d44 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003bfc:	4b84      	ldr	r3, [pc, #528]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_RCC_OscConfig+0x2b4>
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e000      	b.n	8003c0e <HAL_RCC_OscConfig+0x2b6>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00d      	beq.n	8003c2e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c12:	4b7f      	ldr	r3, [pc, #508]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	4a7e      	ldr	r2, [pc, #504]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c1e:	4b7c      	ldr	r3, [pc, #496]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c2e:	4b79      	ldr	r3, [pc, #484]	@ (8003e14 <HAL_RCC_OscConfig+0x4bc>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d118      	bne.n	8003c6c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c3a:	4b76      	ldr	r3, [pc, #472]	@ (8003e14 <HAL_RCC_OscConfig+0x4bc>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a75      	ldr	r2, [pc, #468]	@ (8003e14 <HAL_RCC_OscConfig+0x4bc>)
 8003c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c46:	f7fe fd03 	bl	8002650 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c4e:	f7fe fcff 	bl	8002650 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e183      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c60:	4b6c      	ldr	r3, [pc, #432]	@ (8003e14 <HAL_RCC_OscConfig+0x4bc>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d108      	bne.n	8003c86 <HAL_RCC_OscConfig+0x32e>
 8003c74:	4b66      	ldr	r3, [pc, #408]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7a:	4a65      	ldr	r2, [pc, #404]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c84:	e024      	b.n	8003cd0 <HAL_RCC_OscConfig+0x378>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	2b05      	cmp	r3, #5
 8003c8c:	d110      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x358>
 8003c8e:	4b60      	ldr	r3, [pc, #384]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c94:	4a5e      	ldr	r2, [pc, #376]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003c96:	f043 0304 	orr.w	r3, r3, #4
 8003c9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c9e:	4b5c      	ldr	r3, [pc, #368]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	4a5a      	ldr	r2, [pc, #360]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003ca6:	f043 0301 	orr.w	r3, r3, #1
 8003caa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cae:	e00f      	b.n	8003cd0 <HAL_RCC_OscConfig+0x378>
 8003cb0:	4b57      	ldr	r3, [pc, #348]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb6:	4a56      	ldr	r2, [pc, #344]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cc0:	4b53      	ldr	r3, [pc, #332]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc6:	4a52      	ldr	r2, [pc, #328]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003cc8:	f023 0304 	bic.w	r3, r3, #4
 8003ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d016      	beq.n	8003d06 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd8:	f7fe fcba 	bl	8002650 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cde:	e00a      	b.n	8003cf6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce0:	f7fe fcb6 	bl	8002650 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e138      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cf6:	4b46      	ldr	r3, [pc, #280]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0ed      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x388>
 8003d04:	e015      	b.n	8003d32 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d06:	f7fe fca3 	bl	8002650 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d0c:	e00a      	b.n	8003d24 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d0e:	f7fe fc9f 	bl	8002650 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e121      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d24:	4b3a      	ldr	r3, [pc, #232]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1ed      	bne.n	8003d0e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d32:	7ffb      	ldrb	r3, [r7, #31]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d105      	bne.n	8003d44 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d38:	4b35      	ldr	r3, [pc, #212]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	4a34      	ldr	r2, [pc, #208]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d42:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0320 	and.w	r3, r3, #32
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d03c      	beq.n	8003dca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01c      	beq.n	8003d92 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d58:	4b2d      	ldr	r3, [pc, #180]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d5e:	4a2c      	ldr	r2, [pc, #176]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d60:	f043 0301 	orr.w	r3, r3, #1
 8003d64:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d68:	f7fe fc72 	bl	8002650 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d70:	f7fe fc6e 	bl	8002650 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e0f2      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d82:	4b23      	ldr	r3, [pc, #140]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0ef      	beq.n	8003d70 <HAL_RCC_OscConfig+0x418>
 8003d90:	e01b      	b.n	8003dca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d92:	4b1f      	ldr	r3, [pc, #124]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d98:	4a1d      	ldr	r2, [pc, #116]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003d9a:	f023 0301 	bic.w	r3, r3, #1
 8003d9e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da2:	f7fe fc55 	bl	8002650 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003daa:	f7fe fc51 	bl	8002650 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e0d5      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003dbc:	4b14      	ldr	r3, [pc, #80]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003dbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1ef      	bne.n	8003daa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 80c9 	beq.w	8003f66 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
 8003ddc:	2b0c      	cmp	r3, #12
 8003dde:	f000 8083 	beq.w	8003ee8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d15e      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dea:	4b09      	ldr	r3, [pc, #36]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a08      	ldr	r2, [pc, #32]	@ (8003e10 <HAL_RCC_OscConfig+0x4b8>)
 8003df0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df6:	f7fe fc2b 	bl	8002650 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dfc:	e00c      	b.n	8003e18 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfe:	f7fe fc27 	bl	8002650 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d905      	bls.n	8003e18 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e0ab      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e18:	4b55      	ldr	r3, [pc, #340]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1ec      	bne.n	8003dfe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e24:	4b52      	ldr	r3, [pc, #328]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e26:	68da      	ldr	r2, [r3, #12]
 8003e28:	4b52      	ldr	r3, [pc, #328]	@ (8003f74 <HAL_RCC_OscConfig+0x61c>)
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6a11      	ldr	r1, [r2, #32]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e34:	3a01      	subs	r2, #1
 8003e36:	0112      	lsls	r2, r2, #4
 8003e38:	4311      	orrs	r1, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003e3e:	0212      	lsls	r2, r2, #8
 8003e40:	4311      	orrs	r1, r2
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003e46:	0852      	lsrs	r2, r2, #1
 8003e48:	3a01      	subs	r2, #1
 8003e4a:	0552      	lsls	r2, r2, #21
 8003e4c:	4311      	orrs	r1, r2
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e52:	0852      	lsrs	r2, r2, #1
 8003e54:	3a01      	subs	r2, #1
 8003e56:	0652      	lsls	r2, r2, #25
 8003e58:	4311      	orrs	r1, r2
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003e5e:	06d2      	lsls	r2, r2, #27
 8003e60:	430a      	orrs	r2, r1
 8003e62:	4943      	ldr	r1, [pc, #268]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e68:	4b41      	ldr	r3, [pc, #260]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a40      	ldr	r2, [pc, #256]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e72:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e74:	4b3e      	ldr	r3, [pc, #248]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a3d      	ldr	r2, [pc, #244]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e7e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e80:	f7fe fbe6 	bl	8002650 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fe fbe2 	bl	8002650 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e066      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9a:	4b35      	ldr	r3, [pc, #212]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x530>
 8003ea6:	e05e      	b.n	8003f66 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea8:	4b31      	ldr	r3, [pc, #196]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a30      	ldr	r2, [pc, #192]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003eae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb4:	f7fe fbcc 	bl	8002650 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ebc:	f7fe fbc8 	bl	8002650 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e04c      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ece:	4b28      	ldr	r3, [pc, #160]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f0      	bne.n	8003ebc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003eda:	4b25      	ldr	r3, [pc, #148]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	4924      	ldr	r1, [pc, #144]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003ee0:	4b25      	ldr	r3, [pc, #148]	@ (8003f78 <HAL_RCC_OscConfig+0x620>)
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	60cb      	str	r3, [r1, #12]
 8003ee6:	e03e      	b.n	8003f66 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e039      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <HAL_RCC_OscConfig+0x618>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f003 0203 	and.w	r2, r3, #3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d12c      	bne.n	8003f62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f12:	3b01      	subs	r3, #1
 8003f14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d123      	bne.n	8003f62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d11b      	bne.n	8003f62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f34:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d113      	bne.n	8003f62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f44:	085b      	lsrs	r3, r3, #1
 8003f46:	3b01      	subs	r3, #1
 8003f48:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d109      	bne.n	8003f62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f58:	085b      	lsrs	r3, r3, #1
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d001      	beq.n	8003f66 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3720      	adds	r7, #32
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40021000 	.word	0x40021000
 8003f74:	019f800c 	.word	0x019f800c
 8003f78:	feeefffc 	.word	0xfeeefffc

08003f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e11e      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f94:	4b91      	ldr	r3, [pc, #580]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d910      	bls.n	8003fc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b8e      	ldr	r3, [pc, #568]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 020f 	bic.w	r2, r3, #15
 8003faa:	498c      	ldr	r1, [pc, #560]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	4b8a      	ldr	r3, [pc, #552]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e106      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d073      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b03      	cmp	r3, #3
 8003fd6:	d129      	bne.n	800402c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fd8:	4b81      	ldr	r3, [pc, #516]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0f4      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003fe8:	f000 f99e 	bl	8004328 <RCC_GetSysClockFreqFromPLLSource>
 8003fec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4a7c      	ldr	r2, [pc, #496]	@ (80041e4 <HAL_RCC_ClockConfig+0x268>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d93f      	bls.n	8004076 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ff6:	4b7a      	ldr	r3, [pc, #488]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800400a:	2b00      	cmp	r3, #0
 800400c:	d033      	beq.n	8004076 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004012:	2b00      	cmp	r3, #0
 8004014:	d12f      	bne.n	8004076 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004016:	4b72      	ldr	r3, [pc, #456]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800401e:	4a70      	ldr	r2, [pc, #448]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004024:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004026:	2380      	movs	r3, #128	@ 0x80
 8004028:	617b      	str	r3, [r7, #20]
 800402a:	e024      	b.n	8004076 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b02      	cmp	r3, #2
 8004032:	d107      	bne.n	8004044 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004034:	4b6a      	ldr	r3, [pc, #424]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d109      	bne.n	8004054 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e0c6      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004044:	4b66      	ldr	r3, [pc, #408]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e0be      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004054:	f000 f8ce 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8004058:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	4a61      	ldr	r2, [pc, #388]	@ (80041e4 <HAL_RCC_ClockConfig+0x268>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d909      	bls.n	8004076 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004062:	4b5f      	ldr	r3, [pc, #380]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800406a:	4a5d      	ldr	r2, [pc, #372]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 800406c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004070:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004072:	2380      	movs	r3, #128	@ 0x80
 8004074:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004076:	4b5a      	ldr	r3, [pc, #360]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f023 0203 	bic.w	r2, r3, #3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	4957      	ldr	r1, [pc, #348]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004084:	4313      	orrs	r3, r2
 8004086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004088:	f7fe fae2 	bl	8002650 <HAL_GetTick>
 800408c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408e:	e00a      	b.n	80040a6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004090:	f7fe fade 	bl	8002650 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800409e:	4293      	cmp	r3, r2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e095      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a6:	4b4e      	ldr	r3, [pc, #312]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 020c 	and.w	r2, r3, #12
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d1eb      	bne.n	8004090 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d023      	beq.n	800410c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040d0:	4b43      	ldr	r3, [pc, #268]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a42      	ldr	r2, [pc, #264]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040da:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d007      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80040e8:	4b3d      	ldr	r3, [pc, #244]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80040f0:	4a3b      	ldr	r2, [pc, #236]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f8:	4b39      	ldr	r3, [pc, #228]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4936      	ldr	r1, [pc, #216]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004106:	4313      	orrs	r3, r2
 8004108:	608b      	str	r3, [r1, #8]
 800410a:	e008      	b.n	800411e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	2b80      	cmp	r3, #128	@ 0x80
 8004110:	d105      	bne.n	800411e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004112:	4b33      	ldr	r3, [pc, #204]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	4a32      	ldr	r2, [pc, #200]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004118:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800411c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800411e:	4b2f      	ldr	r3, [pc, #188]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	429a      	cmp	r2, r3
 800412a:	d21d      	bcs.n	8004168 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800412c:	4b2b      	ldr	r3, [pc, #172]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f023 020f 	bic.w	r2, r3, #15
 8004134:	4929      	ldr	r1, [pc, #164]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	4313      	orrs	r3, r2
 800413a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800413c:	f7fe fa88 	bl	8002650 <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004142:	e00a      	b.n	800415a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7fe fa84 	bl	8002650 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e03b      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800415a:	4b20      	ldr	r3, [pc, #128]	@ (80041dc <HAL_RCC_ClockConfig+0x260>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	429a      	cmp	r2, r3
 8004166:	d1ed      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004174:	4b1a      	ldr	r3, [pc, #104]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4917      	ldr	r1, [pc, #92]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004182:	4313      	orrs	r3, r2
 8004184:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004192:	4b13      	ldr	r3, [pc, #76]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	490f      	ldr	r1, [pc, #60]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041a6:	f000 f825 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 80041aa:	4602      	mov	r2, r0
 80041ac:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	091b      	lsrs	r3, r3, #4
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	490c      	ldr	r1, [pc, #48]	@ (80041e8 <HAL_RCC_ClockConfig+0x26c>)
 80041b8:	5ccb      	ldrb	r3, [r1, r3]
 80041ba:	f003 031f 	and.w	r3, r3, #31
 80041be:	fa22 f303 	lsr.w	r3, r2, r3
 80041c2:	4a0a      	ldr	r2, [pc, #40]	@ (80041ec <HAL_RCC_ClockConfig+0x270>)
 80041c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041c6:	4b0a      	ldr	r3, [pc, #40]	@ (80041f0 <HAL_RCC_ClockConfig+0x274>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fe f9f4 	bl	80025b8 <HAL_InitTick>
 80041d0:	4603      	mov	r3, r0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	40022000 	.word	0x40022000
 80041e0:	40021000 	.word	0x40021000
 80041e4:	04c4b400 	.word	0x04c4b400
 80041e8:	08005ea0 	.word	0x08005ea0
 80041ec:	20000000 	.word	0x20000000
 80041f0:	20000004 	.word	0x20000004

080041f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041fa:	4b2c      	ldr	r3, [pc, #176]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 030c 	and.w	r3, r3, #12
 8004202:	2b04      	cmp	r3, #4
 8004204:	d102      	bne.n	800420c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004206:	4b2a      	ldr	r3, [pc, #168]	@ (80042b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	e047      	b.n	800429c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800420c:	4b27      	ldr	r3, [pc, #156]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f003 030c 	and.w	r3, r3, #12
 8004214:	2b08      	cmp	r3, #8
 8004216:	d102      	bne.n	800421e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004218:	4b26      	ldr	r3, [pc, #152]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800421a:	613b      	str	r3, [r7, #16]
 800421c:	e03e      	b.n	800429c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800421e:	4b23      	ldr	r3, [pc, #140]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 030c 	and.w	r3, r3, #12
 8004226:	2b0c      	cmp	r3, #12
 8004228:	d136      	bne.n	8004298 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800422a:	4b20      	ldr	r3, [pc, #128]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f003 0303 	and.w	r3, r3, #3
 8004232:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004234:	4b1d      	ldr	r3, [pc, #116]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	3301      	adds	r3, #1
 8004240:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2b03      	cmp	r3, #3
 8004246:	d10c      	bne.n	8004262 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004248:	4a1a      	ldr	r2, [pc, #104]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004250:	4a16      	ldr	r2, [pc, #88]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004252:	68d2      	ldr	r2, [r2, #12]
 8004254:	0a12      	lsrs	r2, r2, #8
 8004256:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800425a:	fb02 f303 	mul.w	r3, r2, r3
 800425e:	617b      	str	r3, [r7, #20]
      break;
 8004260:	e00c      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004262:	4a13      	ldr	r2, [pc, #76]	@ (80042b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	fbb2 f3f3 	udiv	r3, r2, r3
 800426a:	4a10      	ldr	r2, [pc, #64]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800426c:	68d2      	ldr	r2, [r2, #12]
 800426e:	0a12      	lsrs	r2, r2, #8
 8004270:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004274:	fb02 f303 	mul.w	r3, r2, r3
 8004278:	617b      	str	r3, [r7, #20]
      break;
 800427a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800427c:	4b0b      	ldr	r3, [pc, #44]	@ (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	0e5b      	lsrs	r3, r3, #25
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	3301      	adds	r3, #1
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	fbb2 f3f3 	udiv	r3, r2, r3
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	e001      	b.n	800429c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800429c:	693b      	ldr	r3, [r7, #16]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	371c      	adds	r7, #28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40021000 	.word	0x40021000
 80042b0:	00f42400 	.word	0x00f42400
 80042b4:	007a1200 	.word	0x007a1200

080042b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042bc:	4b03      	ldr	r3, [pc, #12]	@ (80042cc <HAL_RCC_GetHCLKFreq+0x14>)
 80042be:	681b      	ldr	r3, [r3, #0]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000000 	.word	0x20000000

080042d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042d4:	f7ff fff0 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 80042d8:	4602      	mov	r2, r0
 80042da:	4b06      	ldr	r3, [pc, #24]	@ (80042f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	0a1b      	lsrs	r3, r3, #8
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	4904      	ldr	r1, [pc, #16]	@ (80042f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042e6:	5ccb      	ldrb	r3, [r1, r3]
 80042e8:	f003 031f 	and.w	r3, r3, #31
 80042ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000
 80042f8:	08005eb0 	.word	0x08005eb0

080042fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004300:	f7ff ffda 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 8004304:	4602      	mov	r2, r0
 8004306:	4b06      	ldr	r3, [pc, #24]	@ (8004320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	0adb      	lsrs	r3, r3, #11
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	4904      	ldr	r1, [pc, #16]	@ (8004324 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004312:	5ccb      	ldrb	r3, [r1, r3]
 8004314:	f003 031f 	and.w	r3, r3, #31
 8004318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40021000 	.word	0x40021000
 8004324:	08005eb0 	.word	0x08005eb0

08004328 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800432e:	4b1e      	ldr	r3, [pc, #120]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004338:	4b1b      	ldr	r3, [pc, #108]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	091b      	lsrs	r3, r3, #4
 800433e:	f003 030f 	and.w	r3, r3, #15
 8004342:	3301      	adds	r3, #1
 8004344:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	2b03      	cmp	r3, #3
 800434a:	d10c      	bne.n	8004366 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800434c:	4a17      	ldr	r2, [pc, #92]	@ (80043ac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	fbb2 f3f3 	udiv	r3, r2, r3
 8004354:	4a14      	ldr	r2, [pc, #80]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004356:	68d2      	ldr	r2, [r2, #12]
 8004358:	0a12      	lsrs	r2, r2, #8
 800435a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800435e:	fb02 f303 	mul.w	r3, r2, r3
 8004362:	617b      	str	r3, [r7, #20]
    break;
 8004364:	e00c      	b.n	8004380 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004366:	4a12      	ldr	r2, [pc, #72]	@ (80043b0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	fbb2 f3f3 	udiv	r3, r2, r3
 800436e:	4a0e      	ldr	r2, [pc, #56]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004370:	68d2      	ldr	r2, [r2, #12]
 8004372:	0a12      	lsrs	r2, r2, #8
 8004374:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004378:	fb02 f303 	mul.w	r3, r2, r3
 800437c:	617b      	str	r3, [r7, #20]
    break;
 800437e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004380:	4b09      	ldr	r3, [pc, #36]	@ (80043a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	0e5b      	lsrs	r3, r3, #25
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	3301      	adds	r3, #1
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	fbb2 f3f3 	udiv	r3, r2, r3
 8004398:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800439a:	687b      	ldr	r3, [r7, #4]
}
 800439c:	4618      	mov	r0, r3
 800439e:	371c      	adds	r7, #28
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	40021000 	.word	0x40021000
 80043ac:	007a1200 	.word	0x007a1200
 80043b0:	00f42400 	.word	0x00f42400

080043b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043bc:	2300      	movs	r3, #0
 80043be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043c0:	2300      	movs	r3, #0
 80043c2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 8098 	beq.w	8004502 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043d2:	2300      	movs	r3, #0
 80043d4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d6:	4b43      	ldr	r3, [pc, #268]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10d      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e2:	4b40      	ldr	r3, [pc, #256]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e6:	4a3f      	ldr	r2, [pc, #252]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ee:	4b3d      	ldr	r3, [pc, #244]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043fa:	2301      	movs	r3, #1
 80043fc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043fe:	4b3a      	ldr	r3, [pc, #232]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a39      	ldr	r2, [pc, #228]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004408:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800440a:	f7fe f921 	bl	8002650 <HAL_GetTick>
 800440e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004410:	e009      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004412:	f7fe f91d 	bl	8002650 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d902      	bls.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	74fb      	strb	r3, [r7, #19]
        break;
 8004424:	e005      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004426:	4b30      	ldr	r3, [pc, #192]	@ (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0ef      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004432:	7cfb      	ldrb	r3, [r7, #19]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d159      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004438:	4b2a      	ldr	r3, [pc, #168]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800443a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800443e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004442:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d01e      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	429a      	cmp	r2, r3
 8004452:	d019      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004454:	4b23      	ldr	r3, [pc, #140]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800445a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800445e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004460:	4b20      	ldr	r3, [pc, #128]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004466:	4a1f      	ldr	r2, [pc, #124]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800446c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004470:	4b1c      	ldr	r3, [pc, #112]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004476:	4a1b      	ldr	r2, [pc, #108]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800447c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004480:	4a18      	ldr	r2, [pc, #96]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d016      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fe f8dd 	bl	8002650 <HAL_GetTick>
 8004496:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004498:	e00b      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800449a:	f7fe f8d9 	bl	8002650 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d902      	bls.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	74fb      	strb	r3, [r7, #19]
            break;
 80044b0:	e006      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b2:	4b0c      	ldr	r3, [pc, #48]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0ec      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10b      	bne.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044c6:	4b07      	ldr	r3, [pc, #28]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d4:	4903      	ldr	r1, [pc, #12]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80044dc:	e008      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044de:	7cfb      	ldrb	r3, [r7, #19]
 80044e0:	74bb      	strb	r3, [r7, #18]
 80044e2:	e005      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80044e4:	40021000 	.word	0x40021000
 80044e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ec:	7cfb      	ldrb	r3, [r7, #19]
 80044ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044f0:	7c7b      	ldrb	r3, [r7, #17]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d105      	bne.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f6:	4ba6      	ldr	r3, [pc, #664]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044fa:	4aa5      	ldr	r2, [pc, #660]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004500:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00a      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800450e:	4ba0      	ldr	r3, [pc, #640]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004514:	f023 0203 	bic.w	r2, r3, #3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	499c      	ldr	r1, [pc, #624]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800451e:	4313      	orrs	r3, r2
 8004520:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00a      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004530:	4b97      	ldr	r3, [pc, #604]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004536:	f023 020c 	bic.w	r2, r3, #12
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	4994      	ldr	r1, [pc, #592]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0304 	and.w	r3, r3, #4
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004552:	4b8f      	ldr	r3, [pc, #572]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004558:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	498b      	ldr	r1, [pc, #556]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004574:	4b86      	ldr	r3, [pc, #536]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	4983      	ldr	r1, [pc, #524]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0320 	and.w	r3, r3, #32
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004596:	4b7e      	ldr	r3, [pc, #504]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	497a      	ldr	r1, [pc, #488]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00a      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045b8:	4b75      	ldr	r3, [pc, #468]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	4972      	ldr	r1, [pc, #456]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045da:	4b6d      	ldr	r3, [pc, #436]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	4969      	ldr	r1, [pc, #420]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045fc:	4b64      	ldr	r3, [pc, #400]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004602:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	4961      	ldr	r1, [pc, #388]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800460c:	4313      	orrs	r3, r2
 800460e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800461e:	4b5c      	ldr	r3, [pc, #368]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004624:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	4958      	ldr	r1, [pc, #352]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800463c:	2b00      	cmp	r3, #0
 800463e:	d015      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004640:	4b53      	ldr	r3, [pc, #332]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004646:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464e:	4950      	ldr	r1, [pc, #320]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800465e:	d105      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004660:	4b4b      	ldr	r3, [pc, #300]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a4a      	ldr	r2, [pc, #296]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800466a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004674:	2b00      	cmp	r3, #0
 8004676:	d015      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004678:	4b45      	ldr	r3, [pc, #276]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800467a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800467e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004686:	4942      	ldr	r1, [pc, #264]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004688:	4313      	orrs	r3, r2
 800468a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004692:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004696:	d105      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004698:	4b3d      	ldr	r3, [pc, #244]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a3c      	ldr	r2, [pc, #240]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800469e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046a2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d015      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80046b0:	4b37      	ldr	r3, [pc, #220]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046be:	4934      	ldr	r1, [pc, #208]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046ce:	d105      	bne.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046d0:	4b2f      	ldr	r3, [pc, #188]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4a2e      	ldr	r2, [pc, #184]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d015      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046e8:	4b29      	ldr	r3, [pc, #164]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f6:	4926      	ldr	r1, [pc, #152]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004702:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004706:	d105      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004708:	4b21      	ldr	r3, [pc, #132]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4a20      	ldr	r2, [pc, #128]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800470e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004712:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d015      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004720:	4b1b      	ldr	r3, [pc, #108]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004726:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472e:	4918      	ldr	r1, [pc, #96]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004730:	4313      	orrs	r3, r2
 8004732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800473e:	d105      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004740:	4b13      	ldr	r3, [pc, #76]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	4a12      	ldr	r2, [pc, #72]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004746:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800474a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d015      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004758:	4b0d      	ldr	r3, [pc, #52]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800475e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004766:	490a      	ldr	r1, [pc, #40]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004768:	4313      	orrs	r3, r2
 800476a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004772:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004776:	d105      	bne.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004778:	4b05      	ldr	r3, [pc, #20]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4a04      	ldr	r2, [pc, #16]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800477e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004782:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004784:	7cbb      	ldrb	r3, [r7, #18]
}
 8004786:	4618      	mov	r0, r3
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000

08004794 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e042      	b.n	800482c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d106      	bne.n	80047be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7fd fdeb 	bl	8002394 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2224      	movs	r2, #36	@ 0x24
 80047c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0201 	bic.w	r2, r2, #1
 80047d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d002      	beq.n	80047e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 fb82 	bl	8004ee8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 f8b3 	bl	8004950 <UART_SetConfig>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e01b      	b.n	800482c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004802:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689a      	ldr	r2, [r3, #8]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004812:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 0201 	orr.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 fc01 	bl	800502c <UART_CheckIdleState>
 800482a:	4603      	mov	r3, r0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3708      	adds	r7, #8
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b08a      	sub	sp, #40	@ 0x28
 8004838:	af02      	add	r7, sp, #8
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	603b      	str	r3, [r7, #0]
 8004840:	4613      	mov	r3, r2
 8004842:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484a:	2b20      	cmp	r3, #32
 800484c:	d17b      	bne.n	8004946 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <HAL_UART_Transmit+0x26>
 8004854:	88fb      	ldrh	r3, [r7, #6]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e074      	b.n	8004948 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2221      	movs	r2, #33	@ 0x21
 800486a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800486e:	f7fd feef 	bl	8002650 <HAL_GetTick>
 8004872:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	88fa      	ldrh	r2, [r7, #6]
 8004878:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	88fa      	ldrh	r2, [r7, #6]
 8004880:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800488c:	d108      	bne.n	80048a0 <HAL_UART_Transmit+0x6c>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d104      	bne.n	80048a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004896:	2300      	movs	r3, #0
 8004898:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	61bb      	str	r3, [r7, #24]
 800489e:	e003      	b.n	80048a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048a4:	2300      	movs	r3, #0
 80048a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048a8:	e030      	b.n	800490c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2200      	movs	r2, #0
 80048b2:	2180      	movs	r1, #128	@ 0x80
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 fc63 	bl	8005180 <UART_WaitOnFlagUntilTimeout>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d005      	beq.n	80048cc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e03d      	b.n	8004948 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10b      	bne.n	80048ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	881b      	ldrh	r3, [r3, #0]
 80048d6:	461a      	mov	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	3302      	adds	r3, #2
 80048e6:	61bb      	str	r3, [r7, #24]
 80048e8:	e007      	b.n	80048fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	781a      	ldrb	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	3301      	adds	r3, #1
 80048f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004912:	b29b      	uxth	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1c8      	bne.n	80048aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	2200      	movs	r2, #0
 8004920:	2140      	movs	r1, #64	@ 0x40
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fc2c 	bl	8005180 <UART_WaitOnFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d005      	beq.n	800493a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2220      	movs	r2, #32
 8004932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e006      	b.n	8004948 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2220      	movs	r2, #32
 800493e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004942:	2300      	movs	r3, #0
 8004944:	e000      	b.n	8004948 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004946:	2302      	movs	r3, #2
  }
}
 8004948:	4618      	mov	r0, r3
 800494a:	3720      	adds	r7, #32
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004954:	b08c      	sub	sp, #48	@ 0x30
 8004956:	af00      	add	r7, sp, #0
 8004958:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	431a      	orrs	r2, r3
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	431a      	orrs	r2, r3
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	69db      	ldr	r3, [r3, #28]
 8004974:	4313      	orrs	r3, r2
 8004976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	4bab      	ldr	r3, [pc, #684]	@ (8004c2c <UART_SetConfig+0x2dc>)
 8004980:	4013      	ands	r3, r2
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004988:	430b      	orrs	r3, r1
 800498a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4aa0      	ldr	r2, [pc, #640]	@ (8004c30 <UART_SetConfig+0x2e0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b8:	4313      	orrs	r3, r2
 80049ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80049c6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	6812      	ldr	r2, [r2, #0]
 80049ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049d0:	430b      	orrs	r3, r1
 80049d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049da:	f023 010f 	bic.w	r1, r3, #15
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a91      	ldr	r2, [pc, #580]	@ (8004c34 <UART_SetConfig+0x2e4>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d125      	bne.n	8004a40 <UART_SetConfig+0xf0>
 80049f4:	4b90      	ldr	r3, [pc, #576]	@ (8004c38 <UART_SetConfig+0x2e8>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	2b03      	cmp	r3, #3
 8004a00:	d81a      	bhi.n	8004a38 <UART_SetConfig+0xe8>
 8004a02:	a201      	add	r2, pc, #4	@ (adr r2, 8004a08 <UART_SetConfig+0xb8>)
 8004a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a08:	08004a19 	.word	0x08004a19
 8004a0c:	08004a29 	.word	0x08004a29
 8004a10:	08004a21 	.word	0x08004a21
 8004a14:	08004a31 	.word	0x08004a31
 8004a18:	2301      	movs	r3, #1
 8004a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a1e:	e0d6      	b.n	8004bce <UART_SetConfig+0x27e>
 8004a20:	2302      	movs	r3, #2
 8004a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a26:	e0d2      	b.n	8004bce <UART_SetConfig+0x27e>
 8004a28:	2304      	movs	r3, #4
 8004a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a2e:	e0ce      	b.n	8004bce <UART_SetConfig+0x27e>
 8004a30:	2308      	movs	r3, #8
 8004a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a36:	e0ca      	b.n	8004bce <UART_SetConfig+0x27e>
 8004a38:	2310      	movs	r3, #16
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3e:	e0c6      	b.n	8004bce <UART_SetConfig+0x27e>
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a7d      	ldr	r2, [pc, #500]	@ (8004c3c <UART_SetConfig+0x2ec>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d138      	bne.n	8004abc <UART_SetConfig+0x16c>
 8004a4a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c38 <UART_SetConfig+0x2e8>)
 8004a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a50:	f003 030c 	and.w	r3, r3, #12
 8004a54:	2b0c      	cmp	r3, #12
 8004a56:	d82d      	bhi.n	8004ab4 <UART_SetConfig+0x164>
 8004a58:	a201      	add	r2, pc, #4	@ (adr r2, 8004a60 <UART_SetConfig+0x110>)
 8004a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5e:	bf00      	nop
 8004a60:	08004a95 	.word	0x08004a95
 8004a64:	08004ab5 	.word	0x08004ab5
 8004a68:	08004ab5 	.word	0x08004ab5
 8004a6c:	08004ab5 	.word	0x08004ab5
 8004a70:	08004aa5 	.word	0x08004aa5
 8004a74:	08004ab5 	.word	0x08004ab5
 8004a78:	08004ab5 	.word	0x08004ab5
 8004a7c:	08004ab5 	.word	0x08004ab5
 8004a80:	08004a9d 	.word	0x08004a9d
 8004a84:	08004ab5 	.word	0x08004ab5
 8004a88:	08004ab5 	.word	0x08004ab5
 8004a8c:	08004ab5 	.word	0x08004ab5
 8004a90:	08004aad 	.word	0x08004aad
 8004a94:	2300      	movs	r3, #0
 8004a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a9a:	e098      	b.n	8004bce <UART_SetConfig+0x27e>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aa2:	e094      	b.n	8004bce <UART_SetConfig+0x27e>
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aaa:	e090      	b.n	8004bce <UART_SetConfig+0x27e>
 8004aac:	2308      	movs	r3, #8
 8004aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ab2:	e08c      	b.n	8004bce <UART_SetConfig+0x27e>
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aba:	e088      	b.n	8004bce <UART_SetConfig+0x27e>
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a5f      	ldr	r2, [pc, #380]	@ (8004c40 <UART_SetConfig+0x2f0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d125      	bne.n	8004b12 <UART_SetConfig+0x1c2>
 8004ac6:	4b5c      	ldr	r3, [pc, #368]	@ (8004c38 <UART_SetConfig+0x2e8>)
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004acc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ad0:	2b30      	cmp	r3, #48	@ 0x30
 8004ad2:	d016      	beq.n	8004b02 <UART_SetConfig+0x1b2>
 8004ad4:	2b30      	cmp	r3, #48	@ 0x30
 8004ad6:	d818      	bhi.n	8004b0a <UART_SetConfig+0x1ba>
 8004ad8:	2b20      	cmp	r3, #32
 8004ada:	d00a      	beq.n	8004af2 <UART_SetConfig+0x1a2>
 8004adc:	2b20      	cmp	r3, #32
 8004ade:	d814      	bhi.n	8004b0a <UART_SetConfig+0x1ba>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <UART_SetConfig+0x19a>
 8004ae4:	2b10      	cmp	r3, #16
 8004ae6:	d008      	beq.n	8004afa <UART_SetConfig+0x1aa>
 8004ae8:	e00f      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004aea:	2300      	movs	r3, #0
 8004aec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004af0:	e06d      	b.n	8004bce <UART_SetConfig+0x27e>
 8004af2:	2302      	movs	r3, #2
 8004af4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004af8:	e069      	b.n	8004bce <UART_SetConfig+0x27e>
 8004afa:	2304      	movs	r3, #4
 8004afc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b00:	e065      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b02:	2308      	movs	r3, #8
 8004b04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b08:	e061      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b0a:	2310      	movs	r3, #16
 8004b0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b10:	e05d      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a4b      	ldr	r2, [pc, #300]	@ (8004c44 <UART_SetConfig+0x2f4>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d125      	bne.n	8004b68 <UART_SetConfig+0x218>
 8004b1c:	4b46      	ldr	r3, [pc, #280]	@ (8004c38 <UART_SetConfig+0x2e8>)
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b26:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b28:	d016      	beq.n	8004b58 <UART_SetConfig+0x208>
 8004b2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b2c:	d818      	bhi.n	8004b60 <UART_SetConfig+0x210>
 8004b2e:	2b80      	cmp	r3, #128	@ 0x80
 8004b30:	d00a      	beq.n	8004b48 <UART_SetConfig+0x1f8>
 8004b32:	2b80      	cmp	r3, #128	@ 0x80
 8004b34:	d814      	bhi.n	8004b60 <UART_SetConfig+0x210>
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <UART_SetConfig+0x1f0>
 8004b3a:	2b40      	cmp	r3, #64	@ 0x40
 8004b3c:	d008      	beq.n	8004b50 <UART_SetConfig+0x200>
 8004b3e:	e00f      	b.n	8004b60 <UART_SetConfig+0x210>
 8004b40:	2300      	movs	r3, #0
 8004b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b46:	e042      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b48:	2302      	movs	r3, #2
 8004b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b4e:	e03e      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b50:	2304      	movs	r3, #4
 8004b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b56:	e03a      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b58:	2308      	movs	r3, #8
 8004b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b5e:	e036      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b60:	2310      	movs	r3, #16
 8004b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b66:	e032      	b.n	8004bce <UART_SetConfig+0x27e>
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a30      	ldr	r2, [pc, #192]	@ (8004c30 <UART_SetConfig+0x2e0>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d12a      	bne.n	8004bc8 <UART_SetConfig+0x278>
 8004b72:	4b31      	ldr	r3, [pc, #196]	@ (8004c38 <UART_SetConfig+0x2e8>)
 8004b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b80:	d01a      	beq.n	8004bb8 <UART_SetConfig+0x268>
 8004b82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b86:	d81b      	bhi.n	8004bc0 <UART_SetConfig+0x270>
 8004b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b8c:	d00c      	beq.n	8004ba8 <UART_SetConfig+0x258>
 8004b8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b92:	d815      	bhi.n	8004bc0 <UART_SetConfig+0x270>
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d003      	beq.n	8004ba0 <UART_SetConfig+0x250>
 8004b98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b9c:	d008      	beq.n	8004bb0 <UART_SetConfig+0x260>
 8004b9e:	e00f      	b.n	8004bc0 <UART_SetConfig+0x270>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ba6:	e012      	b.n	8004bce <UART_SetConfig+0x27e>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bae:	e00e      	b.n	8004bce <UART_SetConfig+0x27e>
 8004bb0:	2304      	movs	r3, #4
 8004bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bb6:	e00a      	b.n	8004bce <UART_SetConfig+0x27e>
 8004bb8:	2308      	movs	r3, #8
 8004bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bbe:	e006      	b.n	8004bce <UART_SetConfig+0x27e>
 8004bc0:	2310      	movs	r3, #16
 8004bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bc6:	e002      	b.n	8004bce <UART_SetConfig+0x27e>
 8004bc8:	2310      	movs	r3, #16
 8004bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a17      	ldr	r2, [pc, #92]	@ (8004c30 <UART_SetConfig+0x2e0>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	f040 80a8 	bne.w	8004d2a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bde:	2b08      	cmp	r3, #8
 8004be0:	d834      	bhi.n	8004c4c <UART_SetConfig+0x2fc>
 8004be2:	a201      	add	r2, pc, #4	@ (adr r2, 8004be8 <UART_SetConfig+0x298>)
 8004be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be8:	08004c0d 	.word	0x08004c0d
 8004bec:	08004c4d 	.word	0x08004c4d
 8004bf0:	08004c15 	.word	0x08004c15
 8004bf4:	08004c4d 	.word	0x08004c4d
 8004bf8:	08004c1b 	.word	0x08004c1b
 8004bfc:	08004c4d 	.word	0x08004c4d
 8004c00:	08004c4d 	.word	0x08004c4d
 8004c04:	08004c4d 	.word	0x08004c4d
 8004c08:	08004c23 	.word	0x08004c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c0c:	f7ff fb60 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 8004c10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c12:	e021      	b.n	8004c58 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c14:	4b0c      	ldr	r3, [pc, #48]	@ (8004c48 <UART_SetConfig+0x2f8>)
 8004c16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c18:	e01e      	b.n	8004c58 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c1a:	f7ff faeb 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8004c1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c20:	e01a      	b.n	8004c58 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c28:	e016      	b.n	8004c58 <UART_SetConfig+0x308>
 8004c2a:	bf00      	nop
 8004c2c:	cfff69f3 	.word	0xcfff69f3
 8004c30:	40008000 	.word	0x40008000
 8004c34:	40013800 	.word	0x40013800
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	40004400 	.word	0x40004400
 8004c40:	40004800 	.word	0x40004800
 8004c44:	40004c00 	.word	0x40004c00
 8004c48:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c56:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f000 812a 	beq.w	8004eb4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c64:	4a9e      	ldr	r2, [pc, #632]	@ (8004ee0 <UART_SetConfig+0x590>)
 8004c66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c72:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	4413      	add	r3, r2
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d305      	bcc.n	8004c90 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d903      	bls.n	8004c98 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c96:	e10d      	b.n	8004eb4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	60fa      	str	r2, [r7, #12]
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca4:	4a8e      	ldr	r2, [pc, #568]	@ (8004ee0 <UART_SetConfig+0x590>)
 8004ca6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2200      	movs	r2, #0
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	607a      	str	r2, [r7, #4]
 8004cb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cb6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cba:	f7fb fd4d 	bl	8000758 <__aeabi_uldivmod>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	4610      	mov	r0, r2
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	020b      	lsls	r3, r1, #8
 8004cd0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004cd4:	0202      	lsls	r2, r0, #8
 8004cd6:	6979      	ldr	r1, [r7, #20]
 8004cd8:	6849      	ldr	r1, [r1, #4]
 8004cda:	0849      	lsrs	r1, r1, #1
 8004cdc:	2000      	movs	r0, #0
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4605      	mov	r5, r0
 8004ce2:	eb12 0804 	adds.w	r8, r2, r4
 8004ce6:	eb43 0905 	adc.w	r9, r3, r5
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	469a      	mov	sl, r3
 8004cf2:	4693      	mov	fp, r2
 8004cf4:	4652      	mov	r2, sl
 8004cf6:	465b      	mov	r3, fp
 8004cf8:	4640      	mov	r0, r8
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	f7fb fd2c 	bl	8000758 <__aeabi_uldivmod>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4613      	mov	r3, r2
 8004d06:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d0e:	d308      	bcc.n	8004d22 <UART_SetConfig+0x3d2>
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d16:	d204      	bcs.n	8004d22 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6a3a      	ldr	r2, [r7, #32]
 8004d1e:	60da      	str	r2, [r3, #12]
 8004d20:	e0c8      	b.n	8004eb4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d28:	e0c4      	b.n	8004eb4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d32:	d167      	bne.n	8004e04 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004d34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d828      	bhi.n	8004d8e <UART_SetConfig+0x43e>
 8004d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d44 <UART_SetConfig+0x3f4>)
 8004d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d42:	bf00      	nop
 8004d44:	08004d69 	.word	0x08004d69
 8004d48:	08004d71 	.word	0x08004d71
 8004d4c:	08004d79 	.word	0x08004d79
 8004d50:	08004d8f 	.word	0x08004d8f
 8004d54:	08004d7f 	.word	0x08004d7f
 8004d58:	08004d8f 	.word	0x08004d8f
 8004d5c:	08004d8f 	.word	0x08004d8f
 8004d60:	08004d8f 	.word	0x08004d8f
 8004d64:	08004d87 	.word	0x08004d87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d68:	f7ff fab2 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 8004d6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d6e:	e014      	b.n	8004d9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d70:	f7ff fac4 	bl	80042fc <HAL_RCC_GetPCLK2Freq>
 8004d74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d76:	e010      	b.n	8004d9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d78:	4b5a      	ldr	r3, [pc, #360]	@ (8004ee4 <UART_SetConfig+0x594>)
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d7c:	e00d      	b.n	8004d9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d7e:	f7ff fa39 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8004d82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d84:	e009      	b.n	8004d9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d8c:	e005      	b.n	8004d9a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004d98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 8089 	beq.w	8004eb4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da6:	4a4e      	ldr	r2, [pc, #312]	@ (8004ee0 <UART_SetConfig+0x590>)
 8004da8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dac:	461a      	mov	r2, r3
 8004dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004db4:	005a      	lsls	r2, r3, #1
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	085b      	lsrs	r3, r3, #1
 8004dbc:	441a      	add	r2, r3
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	2b0f      	cmp	r3, #15
 8004dcc:	d916      	bls.n	8004dfc <UART_SetConfig+0x4ac>
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd4:	d212      	bcs.n	8004dfc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	f023 030f 	bic.w	r3, r3, #15
 8004dde:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	085b      	lsrs	r3, r3, #1
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	8bfb      	ldrh	r3, [r7, #30]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	8bfa      	ldrh	r2, [r7, #30]
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	e05b      	b.n	8004eb4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004e02:	e057      	b.n	8004eb4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d828      	bhi.n	8004e5e <UART_SetConfig+0x50e>
 8004e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e14 <UART_SetConfig+0x4c4>)
 8004e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e12:	bf00      	nop
 8004e14:	08004e39 	.word	0x08004e39
 8004e18:	08004e41 	.word	0x08004e41
 8004e1c:	08004e49 	.word	0x08004e49
 8004e20:	08004e5f 	.word	0x08004e5f
 8004e24:	08004e4f 	.word	0x08004e4f
 8004e28:	08004e5f 	.word	0x08004e5f
 8004e2c:	08004e5f 	.word	0x08004e5f
 8004e30:	08004e5f 	.word	0x08004e5f
 8004e34:	08004e57 	.word	0x08004e57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e38:	f7ff fa4a 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 8004e3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e3e:	e014      	b.n	8004e6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e40:	f7ff fa5c 	bl	80042fc <HAL_RCC_GetPCLK2Freq>
 8004e44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e46:	e010      	b.n	8004e6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e48:	4b26      	ldr	r3, [pc, #152]	@ (8004ee4 <UART_SetConfig+0x594>)
 8004e4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e4c:	e00d      	b.n	8004e6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e4e:	f7ff f9d1 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8004e52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e54:	e009      	b.n	8004e6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e5c:	e005      	b.n	8004e6a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e68:	bf00      	nop
    }

    if (pclk != 0U)
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d021      	beq.n	8004eb4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	4a1a      	ldr	r2, [pc, #104]	@ (8004ee0 <UART_SetConfig+0x590>)
 8004e76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	085b      	lsrs	r3, r3, #1
 8004e88:	441a      	add	r2, r3
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	2b0f      	cmp	r3, #15
 8004e98:	d909      	bls.n	8004eae <UART_SetConfig+0x55e>
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ea0:	d205      	bcs.n	8004eae <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ea2:	6a3b      	ldr	r3, [r7, #32]
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60da      	str	r2, [r3, #12]
 8004eac:	e002      	b.n	8004eb4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ed0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3730      	adds	r7, #48	@ 0x30
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ede:	bf00      	nop
 8004ee0:	08005eb8 	.word	0x08005eb8
 8004ee4:	00f42400 	.word	0x00f42400

08004ee8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef4:	f003 0308 	and.w	r3, r3, #8
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00a      	beq.n	8004f34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	430a      	orrs	r2, r1
 8004f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5a:	f003 0304 	and.w	r3, r3, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	430a      	orrs	r2, r1
 8004f76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7c:	f003 0310 	and.w	r3, r3, #16
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00a      	beq.n	8004f9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9e:	f003 0320 	and.w	r3, r3, #32
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d01a      	beq.n	8004ffe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fe6:	d10a      	bne.n	8004ffe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	605a      	str	r2, [r3, #4]
  }
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b098      	sub	sp, #96	@ 0x60
 8005030:	af02      	add	r7, sp, #8
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800503c:	f7fd fb08 	bl	8002650 <HAL_GetTick>
 8005040:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0308 	and.w	r3, r3, #8
 800504c:	2b08      	cmp	r3, #8
 800504e:	d12f      	bne.n	80050b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005050:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005058:	2200      	movs	r2, #0
 800505a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f88e 	bl	8005180 <UART_WaitOnFlagUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d022      	beq.n	80050b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005072:	e853 3f00 	ldrex	r3, [r3]
 8005076:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800507a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800507e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	461a      	mov	r2, r3
 8005086:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005088:	647b      	str	r3, [r7, #68]	@ 0x44
 800508a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800508e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005090:	e841 2300 	strex	r3, r2, [r1]
 8005094:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1e6      	bne.n	800506a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2220      	movs	r2, #32
 80050a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e063      	b.n	8005178 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0304 	and.w	r3, r3, #4
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d149      	bne.n	8005152 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c6:	2200      	movs	r2, #0
 80050c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f857 	bl	8005180 <UART_WaitOnFlagUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d03c      	beq.n	8005152 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	e853 3f00 	ldrex	r3, [r3]
 80050e4:	623b      	str	r3, [r7, #32]
   return(result);
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	461a      	mov	r2, r3
 80050f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80050f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050fe:	e841 2300 	strex	r3, r2, [r1]
 8005102:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1e6      	bne.n	80050d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3308      	adds	r3, #8
 8005110:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	e853 3f00 	ldrex	r3, [r3]
 8005118:	60fb      	str	r3, [r7, #12]
   return(result);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f023 0301 	bic.w	r3, r3, #1
 8005120:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	3308      	adds	r3, #8
 8005128:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800512a:	61fa      	str	r2, [r7, #28]
 800512c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512e:	69b9      	ldr	r1, [r7, #24]
 8005130:	69fa      	ldr	r2, [r7, #28]
 8005132:	e841 2300 	strex	r3, r2, [r1]
 8005136:	617b      	str	r3, [r7, #20]
   return(result);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1e5      	bne.n	800510a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2220      	movs	r2, #32
 8005142:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e012      	b.n	8005178 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2220      	movs	r2, #32
 8005156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3758      	adds	r7, #88	@ 0x58
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	4613      	mov	r3, r2
 800518e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005190:	e04f      	b.n	8005232 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005198:	d04b      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519a:	f7fd fa59 	bl	8002650 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d302      	bcc.n	80051b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d101      	bne.n	80051b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e04e      	b.n	8005252 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d037      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2b80      	cmp	r3, #128	@ 0x80
 80051c6:	d034      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b40      	cmp	r3, #64	@ 0x40
 80051cc:	d031      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	f003 0308 	and.w	r3, r3, #8
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d110      	bne.n	80051fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2208      	movs	r2, #8
 80051e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 f838 	bl	800525a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2208      	movs	r2, #8
 80051ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e029      	b.n	8005252 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69db      	ldr	r3, [r3, #28]
 8005204:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800520c:	d111      	bne.n	8005232 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005216:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 f81e 	bl	800525a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2220      	movs	r2, #32
 8005222:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e00f      	b.n	8005252 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	69da      	ldr	r2, [r3, #28]
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	4013      	ands	r3, r2
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	429a      	cmp	r2, r3
 8005240:	bf0c      	ite	eq
 8005242:	2301      	moveq	r3, #1
 8005244:	2300      	movne	r3, #0
 8005246:	b2db      	uxtb	r3, r3
 8005248:	461a      	mov	r2, r3
 800524a:	79fb      	ldrb	r3, [r7, #7]
 800524c:	429a      	cmp	r2, r3
 800524e:	d0a0      	beq.n	8005192 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3710      	adds	r7, #16
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800525a:	b480      	push	{r7}
 800525c:	b095      	sub	sp, #84	@ 0x54
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526a:	e853 3f00 	ldrex	r3, [r3]
 800526e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005272:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005276:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	461a      	mov	r2, r3
 800527e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005280:	643b      	str	r3, [r7, #64]	@ 0x40
 8005282:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005284:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005286:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005288:	e841 2300 	strex	r3, r2, [r1]
 800528c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800528e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1e6      	bne.n	8005262 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	3308      	adds	r3, #8
 800529a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	e853 3f00 	ldrex	r3, [r3]
 80052a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052aa:	f023 0301 	bic.w	r3, r3, #1
 80052ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	3308      	adds	r3, #8
 80052b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052c0:	e841 2300 	strex	r3, r2, [r1]
 80052c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1e3      	bne.n	8005294 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d118      	bne.n	8005306 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	f023 0310 	bic.w	r3, r3, #16
 80052e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052f2:	61bb      	str	r3, [r7, #24]
 80052f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	6979      	ldr	r1, [r7, #20]
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	613b      	str	r3, [r7, #16]
   return(result);
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e6      	bne.n	80052d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800531a:	bf00      	nop
 800531c:	3754      	adds	r7, #84	@ 0x54
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005326:	b480      	push	{r7}
 8005328:	b085      	sub	sp, #20
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005334:	2b01      	cmp	r3, #1
 8005336:	d101      	bne.n	800533c <HAL_UARTEx_DisableFifoMode+0x16>
 8005338:	2302      	movs	r3, #2
 800533a:	e027      	b.n	800538c <HAL_UARTEx_DisableFifoMode+0x66>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2224      	movs	r2, #36	@ 0x24
 8005348:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0201 	bic.w	r2, r2, #1
 8005362:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800536a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2220      	movs	r2, #32
 800537e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3714      	adds	r7, #20
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e02d      	b.n	800540c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2224      	movs	r2, #36	@ 0x24
 80053bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0201 	bic.w	r2, r2, #1
 80053d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	683a      	ldr	r2, [r7, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f84f 	bl	8005490 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2220      	movs	r2, #32
 80053fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005428:	2302      	movs	r3, #2
 800542a:	e02d      	b.n	8005488 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2224      	movs	r2, #36	@ 0x24
 8005438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0201 	bic.w	r2, r2, #1
 8005452:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 f811 	bl	8005490 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2220      	movs	r2, #32
 800547a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800549c:	2b00      	cmp	r3, #0
 800549e:	d108      	bne.n	80054b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80054b0:	e031      	b.n	8005516 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80054b2:	2308      	movs	r3, #8
 80054b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80054b6:	2308      	movs	r3, #8
 80054b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	0e5b      	lsrs	r3, r3, #25
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	f003 0307 	and.w	r3, r3, #7
 80054c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	0f5b      	lsrs	r3, r3, #29
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054da:	7bbb      	ldrb	r3, [r7, #14]
 80054dc:	7b3a      	ldrb	r2, [r7, #12]
 80054de:	4911      	ldr	r1, [pc, #68]	@ (8005524 <UARTEx_SetNbDataToProcess+0x94>)
 80054e0:	5c8a      	ldrb	r2, [r1, r2]
 80054e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80054e6:	7b3a      	ldrb	r2, [r7, #12]
 80054e8:	490f      	ldr	r1, [pc, #60]	@ (8005528 <UARTEx_SetNbDataToProcess+0x98>)
 80054ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80054f0:	b29a      	uxth	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
 80054fa:	7b7a      	ldrb	r2, [r7, #13]
 80054fc:	4909      	ldr	r1, [pc, #36]	@ (8005524 <UARTEx_SetNbDataToProcess+0x94>)
 80054fe:	5c8a      	ldrb	r2, [r1, r2]
 8005500:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005504:	7b7a      	ldrb	r2, [r7, #13]
 8005506:	4908      	ldr	r1, [pc, #32]	@ (8005528 <UARTEx_SetNbDataToProcess+0x98>)
 8005508:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800550a:	fb93 f3f2 	sdiv	r3, r3, r2
 800550e:	b29a      	uxth	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005516:	bf00      	nop
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	08005ed0 	.word	0x08005ed0
 8005528:	08005ed8 	.word	0x08005ed8

0800552c <siprintf>:
 800552c:	b40e      	push	{r1, r2, r3}
 800552e:	b510      	push	{r4, lr}
 8005530:	b09d      	sub	sp, #116	@ 0x74
 8005532:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005534:	9002      	str	r0, [sp, #8]
 8005536:	9006      	str	r0, [sp, #24]
 8005538:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800553c:	480a      	ldr	r0, [pc, #40]	@ (8005568 <siprintf+0x3c>)
 800553e:	9107      	str	r1, [sp, #28]
 8005540:	9104      	str	r1, [sp, #16]
 8005542:	490a      	ldr	r1, [pc, #40]	@ (800556c <siprintf+0x40>)
 8005544:	f853 2b04 	ldr.w	r2, [r3], #4
 8005548:	9105      	str	r1, [sp, #20]
 800554a:	2400      	movs	r4, #0
 800554c:	a902      	add	r1, sp, #8
 800554e:	6800      	ldr	r0, [r0, #0]
 8005550:	9301      	str	r3, [sp, #4]
 8005552:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005554:	f000 f994 	bl	8005880 <_svfiprintf_r>
 8005558:	9b02      	ldr	r3, [sp, #8]
 800555a:	701c      	strb	r4, [r3, #0]
 800555c:	b01d      	add	sp, #116	@ 0x74
 800555e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005562:	b003      	add	sp, #12
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	2000000c 	.word	0x2000000c
 800556c:	ffff0208 	.word	0xffff0208

08005570 <memset>:
 8005570:	4402      	add	r2, r0
 8005572:	4603      	mov	r3, r0
 8005574:	4293      	cmp	r3, r2
 8005576:	d100      	bne.n	800557a <memset+0xa>
 8005578:	4770      	bx	lr
 800557a:	f803 1b01 	strb.w	r1, [r3], #1
 800557e:	e7f9      	b.n	8005574 <memset+0x4>

08005580 <__errno>:
 8005580:	4b01      	ldr	r3, [pc, #4]	@ (8005588 <__errno+0x8>)
 8005582:	6818      	ldr	r0, [r3, #0]
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	2000000c 	.word	0x2000000c

0800558c <__libc_init_array>:
 800558c:	b570      	push	{r4, r5, r6, lr}
 800558e:	4d0d      	ldr	r5, [pc, #52]	@ (80055c4 <__libc_init_array+0x38>)
 8005590:	4c0d      	ldr	r4, [pc, #52]	@ (80055c8 <__libc_init_array+0x3c>)
 8005592:	1b64      	subs	r4, r4, r5
 8005594:	10a4      	asrs	r4, r4, #2
 8005596:	2600      	movs	r6, #0
 8005598:	42a6      	cmp	r6, r4
 800559a:	d109      	bne.n	80055b0 <__libc_init_array+0x24>
 800559c:	4d0b      	ldr	r5, [pc, #44]	@ (80055cc <__libc_init_array+0x40>)
 800559e:	4c0c      	ldr	r4, [pc, #48]	@ (80055d0 <__libc_init_array+0x44>)
 80055a0:	f000 fc64 	bl	8005e6c <_init>
 80055a4:	1b64      	subs	r4, r4, r5
 80055a6:	10a4      	asrs	r4, r4, #2
 80055a8:	2600      	movs	r6, #0
 80055aa:	42a6      	cmp	r6, r4
 80055ac:	d105      	bne.n	80055ba <__libc_init_array+0x2e>
 80055ae:	bd70      	pop	{r4, r5, r6, pc}
 80055b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055b4:	4798      	blx	r3
 80055b6:	3601      	adds	r6, #1
 80055b8:	e7ee      	b.n	8005598 <__libc_init_array+0xc>
 80055ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80055be:	4798      	blx	r3
 80055c0:	3601      	adds	r6, #1
 80055c2:	e7f2      	b.n	80055aa <__libc_init_array+0x1e>
 80055c4:	08005f1c 	.word	0x08005f1c
 80055c8:	08005f1c 	.word	0x08005f1c
 80055cc:	08005f1c 	.word	0x08005f1c
 80055d0:	08005f20 	.word	0x08005f20

080055d4 <__retarget_lock_acquire_recursive>:
 80055d4:	4770      	bx	lr

080055d6 <__retarget_lock_release_recursive>:
 80055d6:	4770      	bx	lr

080055d8 <_free_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	4605      	mov	r5, r0
 80055dc:	2900      	cmp	r1, #0
 80055de:	d041      	beq.n	8005664 <_free_r+0x8c>
 80055e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055e4:	1f0c      	subs	r4, r1, #4
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	bfb8      	it	lt
 80055ea:	18e4      	addlt	r4, r4, r3
 80055ec:	f000 f8e0 	bl	80057b0 <__malloc_lock>
 80055f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005668 <_free_r+0x90>)
 80055f2:	6813      	ldr	r3, [r2, #0]
 80055f4:	b933      	cbnz	r3, 8005604 <_free_r+0x2c>
 80055f6:	6063      	str	r3, [r4, #4]
 80055f8:	6014      	str	r4, [r2, #0]
 80055fa:	4628      	mov	r0, r5
 80055fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005600:	f000 b8dc 	b.w	80057bc <__malloc_unlock>
 8005604:	42a3      	cmp	r3, r4
 8005606:	d908      	bls.n	800561a <_free_r+0x42>
 8005608:	6820      	ldr	r0, [r4, #0]
 800560a:	1821      	adds	r1, r4, r0
 800560c:	428b      	cmp	r3, r1
 800560e:	bf01      	itttt	eq
 8005610:	6819      	ldreq	r1, [r3, #0]
 8005612:	685b      	ldreq	r3, [r3, #4]
 8005614:	1809      	addeq	r1, r1, r0
 8005616:	6021      	streq	r1, [r4, #0]
 8005618:	e7ed      	b.n	80055f6 <_free_r+0x1e>
 800561a:	461a      	mov	r2, r3
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	b10b      	cbz	r3, 8005624 <_free_r+0x4c>
 8005620:	42a3      	cmp	r3, r4
 8005622:	d9fa      	bls.n	800561a <_free_r+0x42>
 8005624:	6811      	ldr	r1, [r2, #0]
 8005626:	1850      	adds	r0, r2, r1
 8005628:	42a0      	cmp	r0, r4
 800562a:	d10b      	bne.n	8005644 <_free_r+0x6c>
 800562c:	6820      	ldr	r0, [r4, #0]
 800562e:	4401      	add	r1, r0
 8005630:	1850      	adds	r0, r2, r1
 8005632:	4283      	cmp	r3, r0
 8005634:	6011      	str	r1, [r2, #0]
 8005636:	d1e0      	bne.n	80055fa <_free_r+0x22>
 8005638:	6818      	ldr	r0, [r3, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	6053      	str	r3, [r2, #4]
 800563e:	4408      	add	r0, r1
 8005640:	6010      	str	r0, [r2, #0]
 8005642:	e7da      	b.n	80055fa <_free_r+0x22>
 8005644:	d902      	bls.n	800564c <_free_r+0x74>
 8005646:	230c      	movs	r3, #12
 8005648:	602b      	str	r3, [r5, #0]
 800564a:	e7d6      	b.n	80055fa <_free_r+0x22>
 800564c:	6820      	ldr	r0, [r4, #0]
 800564e:	1821      	adds	r1, r4, r0
 8005650:	428b      	cmp	r3, r1
 8005652:	bf04      	itt	eq
 8005654:	6819      	ldreq	r1, [r3, #0]
 8005656:	685b      	ldreq	r3, [r3, #4]
 8005658:	6063      	str	r3, [r4, #4]
 800565a:	bf04      	itt	eq
 800565c:	1809      	addeq	r1, r1, r0
 800565e:	6021      	streq	r1, [r4, #0]
 8005660:	6054      	str	r4, [r2, #4]
 8005662:	e7ca      	b.n	80055fa <_free_r+0x22>
 8005664:	bd38      	pop	{r3, r4, r5, pc}
 8005666:	bf00      	nop
 8005668:	2000033c 	.word	0x2000033c

0800566c <sbrk_aligned>:
 800566c:	b570      	push	{r4, r5, r6, lr}
 800566e:	4e0f      	ldr	r6, [pc, #60]	@ (80056ac <sbrk_aligned+0x40>)
 8005670:	460c      	mov	r4, r1
 8005672:	6831      	ldr	r1, [r6, #0]
 8005674:	4605      	mov	r5, r0
 8005676:	b911      	cbnz	r1, 800567e <sbrk_aligned+0x12>
 8005678:	f000 fba4 	bl	8005dc4 <_sbrk_r>
 800567c:	6030      	str	r0, [r6, #0]
 800567e:	4621      	mov	r1, r4
 8005680:	4628      	mov	r0, r5
 8005682:	f000 fb9f 	bl	8005dc4 <_sbrk_r>
 8005686:	1c43      	adds	r3, r0, #1
 8005688:	d103      	bne.n	8005692 <sbrk_aligned+0x26>
 800568a:	f04f 34ff 	mov.w	r4, #4294967295
 800568e:	4620      	mov	r0, r4
 8005690:	bd70      	pop	{r4, r5, r6, pc}
 8005692:	1cc4      	adds	r4, r0, #3
 8005694:	f024 0403 	bic.w	r4, r4, #3
 8005698:	42a0      	cmp	r0, r4
 800569a:	d0f8      	beq.n	800568e <sbrk_aligned+0x22>
 800569c:	1a21      	subs	r1, r4, r0
 800569e:	4628      	mov	r0, r5
 80056a0:	f000 fb90 	bl	8005dc4 <_sbrk_r>
 80056a4:	3001      	adds	r0, #1
 80056a6:	d1f2      	bne.n	800568e <sbrk_aligned+0x22>
 80056a8:	e7ef      	b.n	800568a <sbrk_aligned+0x1e>
 80056aa:	bf00      	nop
 80056ac:	20000338 	.word	0x20000338

080056b0 <_malloc_r>:
 80056b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056b4:	1ccd      	adds	r5, r1, #3
 80056b6:	f025 0503 	bic.w	r5, r5, #3
 80056ba:	3508      	adds	r5, #8
 80056bc:	2d0c      	cmp	r5, #12
 80056be:	bf38      	it	cc
 80056c0:	250c      	movcc	r5, #12
 80056c2:	2d00      	cmp	r5, #0
 80056c4:	4606      	mov	r6, r0
 80056c6:	db01      	blt.n	80056cc <_malloc_r+0x1c>
 80056c8:	42a9      	cmp	r1, r5
 80056ca:	d904      	bls.n	80056d6 <_malloc_r+0x26>
 80056cc:	230c      	movs	r3, #12
 80056ce:	6033      	str	r3, [r6, #0]
 80056d0:	2000      	movs	r0, #0
 80056d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057ac <_malloc_r+0xfc>
 80056da:	f000 f869 	bl	80057b0 <__malloc_lock>
 80056de:	f8d8 3000 	ldr.w	r3, [r8]
 80056e2:	461c      	mov	r4, r3
 80056e4:	bb44      	cbnz	r4, 8005738 <_malloc_r+0x88>
 80056e6:	4629      	mov	r1, r5
 80056e8:	4630      	mov	r0, r6
 80056ea:	f7ff ffbf 	bl	800566c <sbrk_aligned>
 80056ee:	1c43      	adds	r3, r0, #1
 80056f0:	4604      	mov	r4, r0
 80056f2:	d158      	bne.n	80057a6 <_malloc_r+0xf6>
 80056f4:	f8d8 4000 	ldr.w	r4, [r8]
 80056f8:	4627      	mov	r7, r4
 80056fa:	2f00      	cmp	r7, #0
 80056fc:	d143      	bne.n	8005786 <_malloc_r+0xd6>
 80056fe:	2c00      	cmp	r4, #0
 8005700:	d04b      	beq.n	800579a <_malloc_r+0xea>
 8005702:	6823      	ldr	r3, [r4, #0]
 8005704:	4639      	mov	r1, r7
 8005706:	4630      	mov	r0, r6
 8005708:	eb04 0903 	add.w	r9, r4, r3
 800570c:	f000 fb5a 	bl	8005dc4 <_sbrk_r>
 8005710:	4581      	cmp	r9, r0
 8005712:	d142      	bne.n	800579a <_malloc_r+0xea>
 8005714:	6821      	ldr	r1, [r4, #0]
 8005716:	1a6d      	subs	r5, r5, r1
 8005718:	4629      	mov	r1, r5
 800571a:	4630      	mov	r0, r6
 800571c:	f7ff ffa6 	bl	800566c <sbrk_aligned>
 8005720:	3001      	adds	r0, #1
 8005722:	d03a      	beq.n	800579a <_malloc_r+0xea>
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	442b      	add	r3, r5
 8005728:	6023      	str	r3, [r4, #0]
 800572a:	f8d8 3000 	ldr.w	r3, [r8]
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	bb62      	cbnz	r2, 800578c <_malloc_r+0xdc>
 8005732:	f8c8 7000 	str.w	r7, [r8]
 8005736:	e00f      	b.n	8005758 <_malloc_r+0xa8>
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	1b52      	subs	r2, r2, r5
 800573c:	d420      	bmi.n	8005780 <_malloc_r+0xd0>
 800573e:	2a0b      	cmp	r2, #11
 8005740:	d917      	bls.n	8005772 <_malloc_r+0xc2>
 8005742:	1961      	adds	r1, r4, r5
 8005744:	42a3      	cmp	r3, r4
 8005746:	6025      	str	r5, [r4, #0]
 8005748:	bf18      	it	ne
 800574a:	6059      	strne	r1, [r3, #4]
 800574c:	6863      	ldr	r3, [r4, #4]
 800574e:	bf08      	it	eq
 8005750:	f8c8 1000 	streq.w	r1, [r8]
 8005754:	5162      	str	r2, [r4, r5]
 8005756:	604b      	str	r3, [r1, #4]
 8005758:	4630      	mov	r0, r6
 800575a:	f000 f82f 	bl	80057bc <__malloc_unlock>
 800575e:	f104 000b 	add.w	r0, r4, #11
 8005762:	1d23      	adds	r3, r4, #4
 8005764:	f020 0007 	bic.w	r0, r0, #7
 8005768:	1ac2      	subs	r2, r0, r3
 800576a:	bf1c      	itt	ne
 800576c:	1a1b      	subne	r3, r3, r0
 800576e:	50a3      	strne	r3, [r4, r2]
 8005770:	e7af      	b.n	80056d2 <_malloc_r+0x22>
 8005772:	6862      	ldr	r2, [r4, #4]
 8005774:	42a3      	cmp	r3, r4
 8005776:	bf0c      	ite	eq
 8005778:	f8c8 2000 	streq.w	r2, [r8]
 800577c:	605a      	strne	r2, [r3, #4]
 800577e:	e7eb      	b.n	8005758 <_malloc_r+0xa8>
 8005780:	4623      	mov	r3, r4
 8005782:	6864      	ldr	r4, [r4, #4]
 8005784:	e7ae      	b.n	80056e4 <_malloc_r+0x34>
 8005786:	463c      	mov	r4, r7
 8005788:	687f      	ldr	r7, [r7, #4]
 800578a:	e7b6      	b.n	80056fa <_malloc_r+0x4a>
 800578c:	461a      	mov	r2, r3
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	42a3      	cmp	r3, r4
 8005792:	d1fb      	bne.n	800578c <_malloc_r+0xdc>
 8005794:	2300      	movs	r3, #0
 8005796:	6053      	str	r3, [r2, #4]
 8005798:	e7de      	b.n	8005758 <_malloc_r+0xa8>
 800579a:	230c      	movs	r3, #12
 800579c:	6033      	str	r3, [r6, #0]
 800579e:	4630      	mov	r0, r6
 80057a0:	f000 f80c 	bl	80057bc <__malloc_unlock>
 80057a4:	e794      	b.n	80056d0 <_malloc_r+0x20>
 80057a6:	6005      	str	r5, [r0, #0]
 80057a8:	e7d6      	b.n	8005758 <_malloc_r+0xa8>
 80057aa:	bf00      	nop
 80057ac:	2000033c 	.word	0x2000033c

080057b0 <__malloc_lock>:
 80057b0:	4801      	ldr	r0, [pc, #4]	@ (80057b8 <__malloc_lock+0x8>)
 80057b2:	f7ff bf0f 	b.w	80055d4 <__retarget_lock_acquire_recursive>
 80057b6:	bf00      	nop
 80057b8:	20000334 	.word	0x20000334

080057bc <__malloc_unlock>:
 80057bc:	4801      	ldr	r0, [pc, #4]	@ (80057c4 <__malloc_unlock+0x8>)
 80057be:	f7ff bf0a 	b.w	80055d6 <__retarget_lock_release_recursive>
 80057c2:	bf00      	nop
 80057c4:	20000334 	.word	0x20000334

080057c8 <__ssputs_r>:
 80057c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057cc:	688e      	ldr	r6, [r1, #8]
 80057ce:	461f      	mov	r7, r3
 80057d0:	42be      	cmp	r6, r7
 80057d2:	680b      	ldr	r3, [r1, #0]
 80057d4:	4682      	mov	sl, r0
 80057d6:	460c      	mov	r4, r1
 80057d8:	4690      	mov	r8, r2
 80057da:	d82d      	bhi.n	8005838 <__ssputs_r+0x70>
 80057dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80057e4:	d026      	beq.n	8005834 <__ssputs_r+0x6c>
 80057e6:	6965      	ldr	r5, [r4, #20]
 80057e8:	6909      	ldr	r1, [r1, #16]
 80057ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057ee:	eba3 0901 	sub.w	r9, r3, r1
 80057f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057f6:	1c7b      	adds	r3, r7, #1
 80057f8:	444b      	add	r3, r9
 80057fa:	106d      	asrs	r5, r5, #1
 80057fc:	429d      	cmp	r5, r3
 80057fe:	bf38      	it	cc
 8005800:	461d      	movcc	r5, r3
 8005802:	0553      	lsls	r3, r2, #21
 8005804:	d527      	bpl.n	8005856 <__ssputs_r+0x8e>
 8005806:	4629      	mov	r1, r5
 8005808:	f7ff ff52 	bl	80056b0 <_malloc_r>
 800580c:	4606      	mov	r6, r0
 800580e:	b360      	cbz	r0, 800586a <__ssputs_r+0xa2>
 8005810:	6921      	ldr	r1, [r4, #16]
 8005812:	464a      	mov	r2, r9
 8005814:	f000 fae6 	bl	8005de4 <memcpy>
 8005818:	89a3      	ldrh	r3, [r4, #12]
 800581a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800581e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005822:	81a3      	strh	r3, [r4, #12]
 8005824:	6126      	str	r6, [r4, #16]
 8005826:	6165      	str	r5, [r4, #20]
 8005828:	444e      	add	r6, r9
 800582a:	eba5 0509 	sub.w	r5, r5, r9
 800582e:	6026      	str	r6, [r4, #0]
 8005830:	60a5      	str	r5, [r4, #8]
 8005832:	463e      	mov	r6, r7
 8005834:	42be      	cmp	r6, r7
 8005836:	d900      	bls.n	800583a <__ssputs_r+0x72>
 8005838:	463e      	mov	r6, r7
 800583a:	6820      	ldr	r0, [r4, #0]
 800583c:	4632      	mov	r2, r6
 800583e:	4641      	mov	r1, r8
 8005840:	f000 faa6 	bl	8005d90 <memmove>
 8005844:	68a3      	ldr	r3, [r4, #8]
 8005846:	1b9b      	subs	r3, r3, r6
 8005848:	60a3      	str	r3, [r4, #8]
 800584a:	6823      	ldr	r3, [r4, #0]
 800584c:	4433      	add	r3, r6
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	2000      	movs	r0, #0
 8005852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005856:	462a      	mov	r2, r5
 8005858:	f000 fad2 	bl	8005e00 <_realloc_r>
 800585c:	4606      	mov	r6, r0
 800585e:	2800      	cmp	r0, #0
 8005860:	d1e0      	bne.n	8005824 <__ssputs_r+0x5c>
 8005862:	6921      	ldr	r1, [r4, #16]
 8005864:	4650      	mov	r0, sl
 8005866:	f7ff feb7 	bl	80055d8 <_free_r>
 800586a:	230c      	movs	r3, #12
 800586c:	f8ca 3000 	str.w	r3, [sl]
 8005870:	89a3      	ldrh	r3, [r4, #12]
 8005872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005876:	81a3      	strh	r3, [r4, #12]
 8005878:	f04f 30ff 	mov.w	r0, #4294967295
 800587c:	e7e9      	b.n	8005852 <__ssputs_r+0x8a>
	...

08005880 <_svfiprintf_r>:
 8005880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005884:	4698      	mov	r8, r3
 8005886:	898b      	ldrh	r3, [r1, #12]
 8005888:	061b      	lsls	r3, r3, #24
 800588a:	b09d      	sub	sp, #116	@ 0x74
 800588c:	4607      	mov	r7, r0
 800588e:	460d      	mov	r5, r1
 8005890:	4614      	mov	r4, r2
 8005892:	d510      	bpl.n	80058b6 <_svfiprintf_r+0x36>
 8005894:	690b      	ldr	r3, [r1, #16]
 8005896:	b973      	cbnz	r3, 80058b6 <_svfiprintf_r+0x36>
 8005898:	2140      	movs	r1, #64	@ 0x40
 800589a:	f7ff ff09 	bl	80056b0 <_malloc_r>
 800589e:	6028      	str	r0, [r5, #0]
 80058a0:	6128      	str	r0, [r5, #16]
 80058a2:	b930      	cbnz	r0, 80058b2 <_svfiprintf_r+0x32>
 80058a4:	230c      	movs	r3, #12
 80058a6:	603b      	str	r3, [r7, #0]
 80058a8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ac:	b01d      	add	sp, #116	@ 0x74
 80058ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058b2:	2340      	movs	r3, #64	@ 0x40
 80058b4:	616b      	str	r3, [r5, #20]
 80058b6:	2300      	movs	r3, #0
 80058b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ba:	2320      	movs	r3, #32
 80058bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80058c4:	2330      	movs	r3, #48	@ 0x30
 80058c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a64 <_svfiprintf_r+0x1e4>
 80058ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058ce:	f04f 0901 	mov.w	r9, #1
 80058d2:	4623      	mov	r3, r4
 80058d4:	469a      	mov	sl, r3
 80058d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058da:	b10a      	cbz	r2, 80058e0 <_svfiprintf_r+0x60>
 80058dc:	2a25      	cmp	r2, #37	@ 0x25
 80058de:	d1f9      	bne.n	80058d4 <_svfiprintf_r+0x54>
 80058e0:	ebba 0b04 	subs.w	fp, sl, r4
 80058e4:	d00b      	beq.n	80058fe <_svfiprintf_r+0x7e>
 80058e6:	465b      	mov	r3, fp
 80058e8:	4622      	mov	r2, r4
 80058ea:	4629      	mov	r1, r5
 80058ec:	4638      	mov	r0, r7
 80058ee:	f7ff ff6b 	bl	80057c8 <__ssputs_r>
 80058f2:	3001      	adds	r0, #1
 80058f4:	f000 80a7 	beq.w	8005a46 <_svfiprintf_r+0x1c6>
 80058f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058fa:	445a      	add	r2, fp
 80058fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80058fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005902:	2b00      	cmp	r3, #0
 8005904:	f000 809f 	beq.w	8005a46 <_svfiprintf_r+0x1c6>
 8005908:	2300      	movs	r3, #0
 800590a:	f04f 32ff 	mov.w	r2, #4294967295
 800590e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005912:	f10a 0a01 	add.w	sl, sl, #1
 8005916:	9304      	str	r3, [sp, #16]
 8005918:	9307      	str	r3, [sp, #28]
 800591a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800591e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005920:	4654      	mov	r4, sl
 8005922:	2205      	movs	r2, #5
 8005924:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005928:	484e      	ldr	r0, [pc, #312]	@ (8005a64 <_svfiprintf_r+0x1e4>)
 800592a:	f7fa fc81 	bl	8000230 <memchr>
 800592e:	9a04      	ldr	r2, [sp, #16]
 8005930:	b9d8      	cbnz	r0, 800596a <_svfiprintf_r+0xea>
 8005932:	06d0      	lsls	r0, r2, #27
 8005934:	bf44      	itt	mi
 8005936:	2320      	movmi	r3, #32
 8005938:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800593c:	0711      	lsls	r1, r2, #28
 800593e:	bf44      	itt	mi
 8005940:	232b      	movmi	r3, #43	@ 0x2b
 8005942:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005946:	f89a 3000 	ldrb.w	r3, [sl]
 800594a:	2b2a      	cmp	r3, #42	@ 0x2a
 800594c:	d015      	beq.n	800597a <_svfiprintf_r+0xfa>
 800594e:	9a07      	ldr	r2, [sp, #28]
 8005950:	4654      	mov	r4, sl
 8005952:	2000      	movs	r0, #0
 8005954:	f04f 0c0a 	mov.w	ip, #10
 8005958:	4621      	mov	r1, r4
 800595a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800595e:	3b30      	subs	r3, #48	@ 0x30
 8005960:	2b09      	cmp	r3, #9
 8005962:	d94b      	bls.n	80059fc <_svfiprintf_r+0x17c>
 8005964:	b1b0      	cbz	r0, 8005994 <_svfiprintf_r+0x114>
 8005966:	9207      	str	r2, [sp, #28]
 8005968:	e014      	b.n	8005994 <_svfiprintf_r+0x114>
 800596a:	eba0 0308 	sub.w	r3, r0, r8
 800596e:	fa09 f303 	lsl.w	r3, r9, r3
 8005972:	4313      	orrs	r3, r2
 8005974:	9304      	str	r3, [sp, #16]
 8005976:	46a2      	mov	sl, r4
 8005978:	e7d2      	b.n	8005920 <_svfiprintf_r+0xa0>
 800597a:	9b03      	ldr	r3, [sp, #12]
 800597c:	1d19      	adds	r1, r3, #4
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	9103      	str	r1, [sp, #12]
 8005982:	2b00      	cmp	r3, #0
 8005984:	bfbb      	ittet	lt
 8005986:	425b      	neglt	r3, r3
 8005988:	f042 0202 	orrlt.w	r2, r2, #2
 800598c:	9307      	strge	r3, [sp, #28]
 800598e:	9307      	strlt	r3, [sp, #28]
 8005990:	bfb8      	it	lt
 8005992:	9204      	strlt	r2, [sp, #16]
 8005994:	7823      	ldrb	r3, [r4, #0]
 8005996:	2b2e      	cmp	r3, #46	@ 0x2e
 8005998:	d10a      	bne.n	80059b0 <_svfiprintf_r+0x130>
 800599a:	7863      	ldrb	r3, [r4, #1]
 800599c:	2b2a      	cmp	r3, #42	@ 0x2a
 800599e:	d132      	bne.n	8005a06 <_svfiprintf_r+0x186>
 80059a0:	9b03      	ldr	r3, [sp, #12]
 80059a2:	1d1a      	adds	r2, r3, #4
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	9203      	str	r2, [sp, #12]
 80059a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059ac:	3402      	adds	r4, #2
 80059ae:	9305      	str	r3, [sp, #20]
 80059b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a74 <_svfiprintf_r+0x1f4>
 80059b4:	7821      	ldrb	r1, [r4, #0]
 80059b6:	2203      	movs	r2, #3
 80059b8:	4650      	mov	r0, sl
 80059ba:	f7fa fc39 	bl	8000230 <memchr>
 80059be:	b138      	cbz	r0, 80059d0 <_svfiprintf_r+0x150>
 80059c0:	9b04      	ldr	r3, [sp, #16]
 80059c2:	eba0 000a 	sub.w	r0, r0, sl
 80059c6:	2240      	movs	r2, #64	@ 0x40
 80059c8:	4082      	lsls	r2, r0
 80059ca:	4313      	orrs	r3, r2
 80059cc:	3401      	adds	r4, #1
 80059ce:	9304      	str	r3, [sp, #16]
 80059d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059d4:	4824      	ldr	r0, [pc, #144]	@ (8005a68 <_svfiprintf_r+0x1e8>)
 80059d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059da:	2206      	movs	r2, #6
 80059dc:	f7fa fc28 	bl	8000230 <memchr>
 80059e0:	2800      	cmp	r0, #0
 80059e2:	d036      	beq.n	8005a52 <_svfiprintf_r+0x1d2>
 80059e4:	4b21      	ldr	r3, [pc, #132]	@ (8005a6c <_svfiprintf_r+0x1ec>)
 80059e6:	bb1b      	cbnz	r3, 8005a30 <_svfiprintf_r+0x1b0>
 80059e8:	9b03      	ldr	r3, [sp, #12]
 80059ea:	3307      	adds	r3, #7
 80059ec:	f023 0307 	bic.w	r3, r3, #7
 80059f0:	3308      	adds	r3, #8
 80059f2:	9303      	str	r3, [sp, #12]
 80059f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059f6:	4433      	add	r3, r6
 80059f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059fa:	e76a      	b.n	80058d2 <_svfiprintf_r+0x52>
 80059fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a00:	460c      	mov	r4, r1
 8005a02:	2001      	movs	r0, #1
 8005a04:	e7a8      	b.n	8005958 <_svfiprintf_r+0xd8>
 8005a06:	2300      	movs	r3, #0
 8005a08:	3401      	adds	r4, #1
 8005a0a:	9305      	str	r3, [sp, #20]
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	f04f 0c0a 	mov.w	ip, #10
 8005a12:	4620      	mov	r0, r4
 8005a14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a18:	3a30      	subs	r2, #48	@ 0x30
 8005a1a:	2a09      	cmp	r2, #9
 8005a1c:	d903      	bls.n	8005a26 <_svfiprintf_r+0x1a6>
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0c6      	beq.n	80059b0 <_svfiprintf_r+0x130>
 8005a22:	9105      	str	r1, [sp, #20]
 8005a24:	e7c4      	b.n	80059b0 <_svfiprintf_r+0x130>
 8005a26:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e7f0      	b.n	8005a12 <_svfiprintf_r+0x192>
 8005a30:	ab03      	add	r3, sp, #12
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	462a      	mov	r2, r5
 8005a36:	4b0e      	ldr	r3, [pc, #56]	@ (8005a70 <_svfiprintf_r+0x1f0>)
 8005a38:	a904      	add	r1, sp, #16
 8005a3a:	4638      	mov	r0, r7
 8005a3c:	f3af 8000 	nop.w
 8005a40:	1c42      	adds	r2, r0, #1
 8005a42:	4606      	mov	r6, r0
 8005a44:	d1d6      	bne.n	80059f4 <_svfiprintf_r+0x174>
 8005a46:	89ab      	ldrh	r3, [r5, #12]
 8005a48:	065b      	lsls	r3, r3, #25
 8005a4a:	f53f af2d 	bmi.w	80058a8 <_svfiprintf_r+0x28>
 8005a4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a50:	e72c      	b.n	80058ac <_svfiprintf_r+0x2c>
 8005a52:	ab03      	add	r3, sp, #12
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	462a      	mov	r2, r5
 8005a58:	4b05      	ldr	r3, [pc, #20]	@ (8005a70 <_svfiprintf_r+0x1f0>)
 8005a5a:	a904      	add	r1, sp, #16
 8005a5c:	4638      	mov	r0, r7
 8005a5e:	f000 f879 	bl	8005b54 <_printf_i>
 8005a62:	e7ed      	b.n	8005a40 <_svfiprintf_r+0x1c0>
 8005a64:	08005ee0 	.word	0x08005ee0
 8005a68:	08005eea 	.word	0x08005eea
 8005a6c:	00000000 	.word	0x00000000
 8005a70:	080057c9 	.word	0x080057c9
 8005a74:	08005ee6 	.word	0x08005ee6

08005a78 <_printf_common>:
 8005a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a7c:	4616      	mov	r6, r2
 8005a7e:	4698      	mov	r8, r3
 8005a80:	688a      	ldr	r2, [r1, #8]
 8005a82:	690b      	ldr	r3, [r1, #16]
 8005a84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	bfb8      	it	lt
 8005a8c:	4613      	movlt	r3, r2
 8005a8e:	6033      	str	r3, [r6, #0]
 8005a90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a94:	4607      	mov	r7, r0
 8005a96:	460c      	mov	r4, r1
 8005a98:	b10a      	cbz	r2, 8005a9e <_printf_common+0x26>
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	6033      	str	r3, [r6, #0]
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	0699      	lsls	r1, r3, #26
 8005aa2:	bf42      	ittt	mi
 8005aa4:	6833      	ldrmi	r3, [r6, #0]
 8005aa6:	3302      	addmi	r3, #2
 8005aa8:	6033      	strmi	r3, [r6, #0]
 8005aaa:	6825      	ldr	r5, [r4, #0]
 8005aac:	f015 0506 	ands.w	r5, r5, #6
 8005ab0:	d106      	bne.n	8005ac0 <_printf_common+0x48>
 8005ab2:	f104 0a19 	add.w	sl, r4, #25
 8005ab6:	68e3      	ldr	r3, [r4, #12]
 8005ab8:	6832      	ldr	r2, [r6, #0]
 8005aba:	1a9b      	subs	r3, r3, r2
 8005abc:	42ab      	cmp	r3, r5
 8005abe:	dc26      	bgt.n	8005b0e <_printf_common+0x96>
 8005ac0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ac4:	6822      	ldr	r2, [r4, #0]
 8005ac6:	3b00      	subs	r3, #0
 8005ac8:	bf18      	it	ne
 8005aca:	2301      	movne	r3, #1
 8005acc:	0692      	lsls	r2, r2, #26
 8005ace:	d42b      	bmi.n	8005b28 <_printf_common+0xb0>
 8005ad0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ad4:	4641      	mov	r1, r8
 8005ad6:	4638      	mov	r0, r7
 8005ad8:	47c8      	blx	r9
 8005ada:	3001      	adds	r0, #1
 8005adc:	d01e      	beq.n	8005b1c <_printf_common+0xa4>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	6922      	ldr	r2, [r4, #16]
 8005ae2:	f003 0306 	and.w	r3, r3, #6
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	bf02      	ittt	eq
 8005aea:	68e5      	ldreq	r5, [r4, #12]
 8005aec:	6833      	ldreq	r3, [r6, #0]
 8005aee:	1aed      	subeq	r5, r5, r3
 8005af0:	68a3      	ldr	r3, [r4, #8]
 8005af2:	bf0c      	ite	eq
 8005af4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005af8:	2500      	movne	r5, #0
 8005afa:	4293      	cmp	r3, r2
 8005afc:	bfc4      	itt	gt
 8005afe:	1a9b      	subgt	r3, r3, r2
 8005b00:	18ed      	addgt	r5, r5, r3
 8005b02:	2600      	movs	r6, #0
 8005b04:	341a      	adds	r4, #26
 8005b06:	42b5      	cmp	r5, r6
 8005b08:	d11a      	bne.n	8005b40 <_printf_common+0xc8>
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	e008      	b.n	8005b20 <_printf_common+0xa8>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	4652      	mov	r2, sl
 8005b12:	4641      	mov	r1, r8
 8005b14:	4638      	mov	r0, r7
 8005b16:	47c8      	blx	r9
 8005b18:	3001      	adds	r0, #1
 8005b1a:	d103      	bne.n	8005b24 <_printf_common+0xac>
 8005b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b24:	3501      	adds	r5, #1
 8005b26:	e7c6      	b.n	8005ab6 <_printf_common+0x3e>
 8005b28:	18e1      	adds	r1, r4, r3
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	2030      	movs	r0, #48	@ 0x30
 8005b2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b32:	4422      	add	r2, r4
 8005b34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b3c:	3302      	adds	r3, #2
 8005b3e:	e7c7      	b.n	8005ad0 <_printf_common+0x58>
 8005b40:	2301      	movs	r3, #1
 8005b42:	4622      	mov	r2, r4
 8005b44:	4641      	mov	r1, r8
 8005b46:	4638      	mov	r0, r7
 8005b48:	47c8      	blx	r9
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	d0e6      	beq.n	8005b1c <_printf_common+0xa4>
 8005b4e:	3601      	adds	r6, #1
 8005b50:	e7d9      	b.n	8005b06 <_printf_common+0x8e>
	...

08005b54 <_printf_i>:
 8005b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b58:	7e0f      	ldrb	r7, [r1, #24]
 8005b5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b5c:	2f78      	cmp	r7, #120	@ 0x78
 8005b5e:	4691      	mov	r9, r2
 8005b60:	4680      	mov	r8, r0
 8005b62:	460c      	mov	r4, r1
 8005b64:	469a      	mov	sl, r3
 8005b66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b6a:	d807      	bhi.n	8005b7c <_printf_i+0x28>
 8005b6c:	2f62      	cmp	r7, #98	@ 0x62
 8005b6e:	d80a      	bhi.n	8005b86 <_printf_i+0x32>
 8005b70:	2f00      	cmp	r7, #0
 8005b72:	f000 80d1 	beq.w	8005d18 <_printf_i+0x1c4>
 8005b76:	2f58      	cmp	r7, #88	@ 0x58
 8005b78:	f000 80b8 	beq.w	8005cec <_printf_i+0x198>
 8005b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b84:	e03a      	b.n	8005bfc <_printf_i+0xa8>
 8005b86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b8a:	2b15      	cmp	r3, #21
 8005b8c:	d8f6      	bhi.n	8005b7c <_printf_i+0x28>
 8005b8e:	a101      	add	r1, pc, #4	@ (adr r1, 8005b94 <_printf_i+0x40>)
 8005b90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b94:	08005bed 	.word	0x08005bed
 8005b98:	08005c01 	.word	0x08005c01
 8005b9c:	08005b7d 	.word	0x08005b7d
 8005ba0:	08005b7d 	.word	0x08005b7d
 8005ba4:	08005b7d 	.word	0x08005b7d
 8005ba8:	08005b7d 	.word	0x08005b7d
 8005bac:	08005c01 	.word	0x08005c01
 8005bb0:	08005b7d 	.word	0x08005b7d
 8005bb4:	08005b7d 	.word	0x08005b7d
 8005bb8:	08005b7d 	.word	0x08005b7d
 8005bbc:	08005b7d 	.word	0x08005b7d
 8005bc0:	08005cff 	.word	0x08005cff
 8005bc4:	08005c2b 	.word	0x08005c2b
 8005bc8:	08005cb9 	.word	0x08005cb9
 8005bcc:	08005b7d 	.word	0x08005b7d
 8005bd0:	08005b7d 	.word	0x08005b7d
 8005bd4:	08005d21 	.word	0x08005d21
 8005bd8:	08005b7d 	.word	0x08005b7d
 8005bdc:	08005c2b 	.word	0x08005c2b
 8005be0:	08005b7d 	.word	0x08005b7d
 8005be4:	08005b7d 	.word	0x08005b7d
 8005be8:	08005cc1 	.word	0x08005cc1
 8005bec:	6833      	ldr	r3, [r6, #0]
 8005bee:	1d1a      	adds	r2, r3, #4
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6032      	str	r2, [r6, #0]
 8005bf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e09c      	b.n	8005d3a <_printf_i+0x1e6>
 8005c00:	6833      	ldr	r3, [r6, #0]
 8005c02:	6820      	ldr	r0, [r4, #0]
 8005c04:	1d19      	adds	r1, r3, #4
 8005c06:	6031      	str	r1, [r6, #0]
 8005c08:	0606      	lsls	r6, r0, #24
 8005c0a:	d501      	bpl.n	8005c10 <_printf_i+0xbc>
 8005c0c:	681d      	ldr	r5, [r3, #0]
 8005c0e:	e003      	b.n	8005c18 <_printf_i+0xc4>
 8005c10:	0645      	lsls	r5, r0, #25
 8005c12:	d5fb      	bpl.n	8005c0c <_printf_i+0xb8>
 8005c14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c18:	2d00      	cmp	r5, #0
 8005c1a:	da03      	bge.n	8005c24 <_printf_i+0xd0>
 8005c1c:	232d      	movs	r3, #45	@ 0x2d
 8005c1e:	426d      	negs	r5, r5
 8005c20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c24:	4858      	ldr	r0, [pc, #352]	@ (8005d88 <_printf_i+0x234>)
 8005c26:	230a      	movs	r3, #10
 8005c28:	e011      	b.n	8005c4e <_printf_i+0xfa>
 8005c2a:	6821      	ldr	r1, [r4, #0]
 8005c2c:	6833      	ldr	r3, [r6, #0]
 8005c2e:	0608      	lsls	r0, r1, #24
 8005c30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c34:	d402      	bmi.n	8005c3c <_printf_i+0xe8>
 8005c36:	0649      	lsls	r1, r1, #25
 8005c38:	bf48      	it	mi
 8005c3a:	b2ad      	uxthmi	r5, r5
 8005c3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c3e:	4852      	ldr	r0, [pc, #328]	@ (8005d88 <_printf_i+0x234>)
 8005c40:	6033      	str	r3, [r6, #0]
 8005c42:	bf14      	ite	ne
 8005c44:	230a      	movne	r3, #10
 8005c46:	2308      	moveq	r3, #8
 8005c48:	2100      	movs	r1, #0
 8005c4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c4e:	6866      	ldr	r6, [r4, #4]
 8005c50:	60a6      	str	r6, [r4, #8]
 8005c52:	2e00      	cmp	r6, #0
 8005c54:	db05      	blt.n	8005c62 <_printf_i+0x10e>
 8005c56:	6821      	ldr	r1, [r4, #0]
 8005c58:	432e      	orrs	r6, r5
 8005c5a:	f021 0104 	bic.w	r1, r1, #4
 8005c5e:	6021      	str	r1, [r4, #0]
 8005c60:	d04b      	beq.n	8005cfa <_printf_i+0x1a6>
 8005c62:	4616      	mov	r6, r2
 8005c64:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c68:	fb03 5711 	mls	r7, r3, r1, r5
 8005c6c:	5dc7      	ldrb	r7, [r0, r7]
 8005c6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c72:	462f      	mov	r7, r5
 8005c74:	42bb      	cmp	r3, r7
 8005c76:	460d      	mov	r5, r1
 8005c78:	d9f4      	bls.n	8005c64 <_printf_i+0x110>
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d10b      	bne.n	8005c96 <_printf_i+0x142>
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	07df      	lsls	r7, r3, #31
 8005c82:	d508      	bpl.n	8005c96 <_printf_i+0x142>
 8005c84:	6923      	ldr	r3, [r4, #16]
 8005c86:	6861      	ldr	r1, [r4, #4]
 8005c88:	4299      	cmp	r1, r3
 8005c8a:	bfde      	ittt	le
 8005c8c:	2330      	movle	r3, #48	@ 0x30
 8005c8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c96:	1b92      	subs	r2, r2, r6
 8005c98:	6122      	str	r2, [r4, #16]
 8005c9a:	f8cd a000 	str.w	sl, [sp]
 8005c9e:	464b      	mov	r3, r9
 8005ca0:	aa03      	add	r2, sp, #12
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	4640      	mov	r0, r8
 8005ca6:	f7ff fee7 	bl	8005a78 <_printf_common>
 8005caa:	3001      	adds	r0, #1
 8005cac:	d14a      	bne.n	8005d44 <_printf_i+0x1f0>
 8005cae:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb2:	b004      	add	sp, #16
 8005cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	f043 0320 	orr.w	r3, r3, #32
 8005cbe:	6023      	str	r3, [r4, #0]
 8005cc0:	4832      	ldr	r0, [pc, #200]	@ (8005d8c <_printf_i+0x238>)
 8005cc2:	2778      	movs	r7, #120	@ 0x78
 8005cc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	6831      	ldr	r1, [r6, #0]
 8005ccc:	061f      	lsls	r7, r3, #24
 8005cce:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cd2:	d402      	bmi.n	8005cda <_printf_i+0x186>
 8005cd4:	065f      	lsls	r7, r3, #25
 8005cd6:	bf48      	it	mi
 8005cd8:	b2ad      	uxthmi	r5, r5
 8005cda:	6031      	str	r1, [r6, #0]
 8005cdc:	07d9      	lsls	r1, r3, #31
 8005cde:	bf44      	itt	mi
 8005ce0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ce4:	6023      	strmi	r3, [r4, #0]
 8005ce6:	b11d      	cbz	r5, 8005cf0 <_printf_i+0x19c>
 8005ce8:	2310      	movs	r3, #16
 8005cea:	e7ad      	b.n	8005c48 <_printf_i+0xf4>
 8005cec:	4826      	ldr	r0, [pc, #152]	@ (8005d88 <_printf_i+0x234>)
 8005cee:	e7e9      	b.n	8005cc4 <_printf_i+0x170>
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	f023 0320 	bic.w	r3, r3, #32
 8005cf6:	6023      	str	r3, [r4, #0]
 8005cf8:	e7f6      	b.n	8005ce8 <_printf_i+0x194>
 8005cfa:	4616      	mov	r6, r2
 8005cfc:	e7bd      	b.n	8005c7a <_printf_i+0x126>
 8005cfe:	6833      	ldr	r3, [r6, #0]
 8005d00:	6825      	ldr	r5, [r4, #0]
 8005d02:	6961      	ldr	r1, [r4, #20]
 8005d04:	1d18      	adds	r0, r3, #4
 8005d06:	6030      	str	r0, [r6, #0]
 8005d08:	062e      	lsls	r6, r5, #24
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	d501      	bpl.n	8005d12 <_printf_i+0x1be>
 8005d0e:	6019      	str	r1, [r3, #0]
 8005d10:	e002      	b.n	8005d18 <_printf_i+0x1c4>
 8005d12:	0668      	lsls	r0, r5, #25
 8005d14:	d5fb      	bpl.n	8005d0e <_printf_i+0x1ba>
 8005d16:	8019      	strh	r1, [r3, #0]
 8005d18:	2300      	movs	r3, #0
 8005d1a:	6123      	str	r3, [r4, #16]
 8005d1c:	4616      	mov	r6, r2
 8005d1e:	e7bc      	b.n	8005c9a <_printf_i+0x146>
 8005d20:	6833      	ldr	r3, [r6, #0]
 8005d22:	1d1a      	adds	r2, r3, #4
 8005d24:	6032      	str	r2, [r6, #0]
 8005d26:	681e      	ldr	r6, [r3, #0]
 8005d28:	6862      	ldr	r2, [r4, #4]
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	4630      	mov	r0, r6
 8005d2e:	f7fa fa7f 	bl	8000230 <memchr>
 8005d32:	b108      	cbz	r0, 8005d38 <_printf_i+0x1e4>
 8005d34:	1b80      	subs	r0, r0, r6
 8005d36:	6060      	str	r0, [r4, #4]
 8005d38:	6863      	ldr	r3, [r4, #4]
 8005d3a:	6123      	str	r3, [r4, #16]
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d42:	e7aa      	b.n	8005c9a <_printf_i+0x146>
 8005d44:	6923      	ldr	r3, [r4, #16]
 8005d46:	4632      	mov	r2, r6
 8005d48:	4649      	mov	r1, r9
 8005d4a:	4640      	mov	r0, r8
 8005d4c:	47d0      	blx	sl
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d0ad      	beq.n	8005cae <_printf_i+0x15a>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	079b      	lsls	r3, r3, #30
 8005d56:	d413      	bmi.n	8005d80 <_printf_i+0x22c>
 8005d58:	68e0      	ldr	r0, [r4, #12]
 8005d5a:	9b03      	ldr	r3, [sp, #12]
 8005d5c:	4298      	cmp	r0, r3
 8005d5e:	bfb8      	it	lt
 8005d60:	4618      	movlt	r0, r3
 8005d62:	e7a6      	b.n	8005cb2 <_printf_i+0x15e>
 8005d64:	2301      	movs	r3, #1
 8005d66:	4632      	mov	r2, r6
 8005d68:	4649      	mov	r1, r9
 8005d6a:	4640      	mov	r0, r8
 8005d6c:	47d0      	blx	sl
 8005d6e:	3001      	adds	r0, #1
 8005d70:	d09d      	beq.n	8005cae <_printf_i+0x15a>
 8005d72:	3501      	adds	r5, #1
 8005d74:	68e3      	ldr	r3, [r4, #12]
 8005d76:	9903      	ldr	r1, [sp, #12]
 8005d78:	1a5b      	subs	r3, r3, r1
 8005d7a:	42ab      	cmp	r3, r5
 8005d7c:	dcf2      	bgt.n	8005d64 <_printf_i+0x210>
 8005d7e:	e7eb      	b.n	8005d58 <_printf_i+0x204>
 8005d80:	2500      	movs	r5, #0
 8005d82:	f104 0619 	add.w	r6, r4, #25
 8005d86:	e7f5      	b.n	8005d74 <_printf_i+0x220>
 8005d88:	08005ef1 	.word	0x08005ef1
 8005d8c:	08005f02 	.word	0x08005f02

08005d90 <memmove>:
 8005d90:	4288      	cmp	r0, r1
 8005d92:	b510      	push	{r4, lr}
 8005d94:	eb01 0402 	add.w	r4, r1, r2
 8005d98:	d902      	bls.n	8005da0 <memmove+0x10>
 8005d9a:	4284      	cmp	r4, r0
 8005d9c:	4623      	mov	r3, r4
 8005d9e:	d807      	bhi.n	8005db0 <memmove+0x20>
 8005da0:	1e43      	subs	r3, r0, #1
 8005da2:	42a1      	cmp	r1, r4
 8005da4:	d008      	beq.n	8005db8 <memmove+0x28>
 8005da6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005daa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dae:	e7f8      	b.n	8005da2 <memmove+0x12>
 8005db0:	4402      	add	r2, r0
 8005db2:	4601      	mov	r1, r0
 8005db4:	428a      	cmp	r2, r1
 8005db6:	d100      	bne.n	8005dba <memmove+0x2a>
 8005db8:	bd10      	pop	{r4, pc}
 8005dba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dc2:	e7f7      	b.n	8005db4 <memmove+0x24>

08005dc4 <_sbrk_r>:
 8005dc4:	b538      	push	{r3, r4, r5, lr}
 8005dc6:	4d06      	ldr	r5, [pc, #24]	@ (8005de0 <_sbrk_r+0x1c>)
 8005dc8:	2300      	movs	r3, #0
 8005dca:	4604      	mov	r4, r0
 8005dcc:	4608      	mov	r0, r1
 8005dce:	602b      	str	r3, [r5, #0]
 8005dd0:	f7fc fb68 	bl	80024a4 <_sbrk>
 8005dd4:	1c43      	adds	r3, r0, #1
 8005dd6:	d102      	bne.n	8005dde <_sbrk_r+0x1a>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	b103      	cbz	r3, 8005dde <_sbrk_r+0x1a>
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	bd38      	pop	{r3, r4, r5, pc}
 8005de0:	20000330 	.word	0x20000330

08005de4 <memcpy>:
 8005de4:	440a      	add	r2, r1
 8005de6:	4291      	cmp	r1, r2
 8005de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dec:	d100      	bne.n	8005df0 <memcpy+0xc>
 8005dee:	4770      	bx	lr
 8005df0:	b510      	push	{r4, lr}
 8005df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005df6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dfa:	4291      	cmp	r1, r2
 8005dfc:	d1f9      	bne.n	8005df2 <memcpy+0xe>
 8005dfe:	bd10      	pop	{r4, pc}

08005e00 <_realloc_r>:
 8005e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e04:	4607      	mov	r7, r0
 8005e06:	4614      	mov	r4, r2
 8005e08:	460d      	mov	r5, r1
 8005e0a:	b921      	cbnz	r1, 8005e16 <_realloc_r+0x16>
 8005e0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e10:	4611      	mov	r1, r2
 8005e12:	f7ff bc4d 	b.w	80056b0 <_malloc_r>
 8005e16:	b92a      	cbnz	r2, 8005e24 <_realloc_r+0x24>
 8005e18:	f7ff fbde 	bl	80055d8 <_free_r>
 8005e1c:	4625      	mov	r5, r4
 8005e1e:	4628      	mov	r0, r5
 8005e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e24:	f000 f81a 	bl	8005e5c <_malloc_usable_size_r>
 8005e28:	4284      	cmp	r4, r0
 8005e2a:	4606      	mov	r6, r0
 8005e2c:	d802      	bhi.n	8005e34 <_realloc_r+0x34>
 8005e2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e32:	d8f4      	bhi.n	8005e1e <_realloc_r+0x1e>
 8005e34:	4621      	mov	r1, r4
 8005e36:	4638      	mov	r0, r7
 8005e38:	f7ff fc3a 	bl	80056b0 <_malloc_r>
 8005e3c:	4680      	mov	r8, r0
 8005e3e:	b908      	cbnz	r0, 8005e44 <_realloc_r+0x44>
 8005e40:	4645      	mov	r5, r8
 8005e42:	e7ec      	b.n	8005e1e <_realloc_r+0x1e>
 8005e44:	42b4      	cmp	r4, r6
 8005e46:	4622      	mov	r2, r4
 8005e48:	4629      	mov	r1, r5
 8005e4a:	bf28      	it	cs
 8005e4c:	4632      	movcs	r2, r6
 8005e4e:	f7ff ffc9 	bl	8005de4 <memcpy>
 8005e52:	4629      	mov	r1, r5
 8005e54:	4638      	mov	r0, r7
 8005e56:	f7ff fbbf 	bl	80055d8 <_free_r>
 8005e5a:	e7f1      	b.n	8005e40 <_realloc_r+0x40>

08005e5c <_malloc_usable_size_r>:
 8005e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e60:	1f18      	subs	r0, r3, #4
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bfbc      	itt	lt
 8005e66:	580b      	ldrlt	r3, [r1, r0]
 8005e68:	18c0      	addlt	r0, r0, r3
 8005e6a:	4770      	bx	lr

08005e6c <_init>:
 8005e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6e:	bf00      	nop
 8005e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e72:	bc08      	pop	{r3}
 8005e74:	469e      	mov	lr, r3
 8005e76:	4770      	bx	lr

08005e78 <_fini>:
 8005e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e7a:	bf00      	nop
 8005e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e7e:	bc08      	pop	{r3}
 8005e80:	469e      	mov	lr, r3
 8005e82:	4770      	bx	lr
