

================================================================
== Vivado HLS Report for 'array_mul'
================================================================
* Date:           Thu Jul 29 09:33:25 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        opencv_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   24|  16652544|   24|  16652544|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	17  / (exitcond4_i)
	14  / (!exitcond4_i)
14 --> 
	16  / (exitcond_i)
	15  / (!exitcond_i)
15 --> 
	14  / true
16 --> 
	13  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)"   --->   Operation 18 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)"   --->   Operation 19 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img1_data_stream_0_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:5]   --->   Operation 20 'alloca' 'img1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img1_data_stream_1_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:5]   --->   Operation 21 'alloca' 'img1_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img2_data_stream_0_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:7]   --->   Operation 22 'alloca' 'img2_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img2_data_stream_1_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:7]   --->   Operation 23 'alloca' 'img2_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img1_Re_data_stream_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:9]   --->   Operation 24 'alloca' 'img1_Re_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%img1_Im_data_stream_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:11]   --->   Operation 25 'alloca' 'img1_Im_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img2_Re_data_stream_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:13]   --->   Operation 26 'alloca' 'img2_Re_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img2_Im_data_stream_s = alloca double, align 8" [opencv_prj/src/array_mul.cpp:15]   --->   Operation 27 'alloca' 'img2_Im_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_result_data_stre = alloca double, align 8" [opencv_prj/src/array_mul.cpp:18]   --->   Operation 28 'alloca' 'img_result_data_stre' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_result_data_stre_1 = alloca double, align 8" [opencv_prj/src/array_mul.cpp:18]   --->   Operation 29 'alloca' 'img_result_data_stre_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img_result1_data_str = alloca double, align 8" [opencv_prj/src/array_mul.cpp:20]   --->   Operation 30 'alloca' 'img_result1_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_result2_data_str = alloca double, align 8" [opencv_prj/src/array_mul.cpp:22]   --->   Operation 31 'alloca' 'img_result2_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img_result3_data_str = alloca double, align 8" [opencv_prj/src/array_mul.cpp:24]   --->   Operation 32 'alloca' 'img_result3_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_result4_data_str = alloca double, align 8" [opencv_prj/src/array_mul.cpp:26]   --->   Operation 33 'alloca' 'img_result4_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_result5_data_str = alloca double, align 8" [opencv_prj/src/array_mul.cpp:28]   --->   Operation 34 'alloca' 'img_result5_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_result6_data_str = alloca double, align 8" [opencv_prj/src/array_mul.cpp:30]   --->   Operation 35 'alloca' 'img_result6_data_str' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 36 [2/2] (1.76ns)   --->   "call fastcc void @AXIvideo2Mat(i128* %img_src1_axi_V_data_V, i16* %img_src1_axi_V_keep_V, i16* %img_src1_axi_V_strb_V, i1* %img_src1_axi_V_user_V, i1* %img_src1_axi_V_last_V, i1* %img_src1_axi_V_id_V, i1* %img_src1_axi_V_dest_V, i32 %rows_read, i32 %cols_read, double* %img1_data_stream_0_s, double* %img1_data_stream_1_s)" [opencv_prj/src/array_mul.cpp:33]   --->   Operation 36 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i128* %img_src1_axi_V_data_V, i16* %img_src1_axi_V_keep_V, i16* %img_src1_axi_V_strb_V, i1* %img_src1_axi_V_user_V, i1* %img_src1_axi_V_last_V, i1* %img_src1_axi_V_id_V, i1* %img_src1_axi_V_dest_V, i32 %rows_read, i32 %cols_read, double* %img1_data_stream_0_s, double* %img1_data_stream_1_s)" [opencv_prj/src/array_mul.cpp:33]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 38 [2/2] (1.76ns)   --->   "call fastcc void @AXIvideo2Mat(i128* %img_src2_axi_V_data_V, i16* %img_src2_axi_V_keep_V, i16* %img_src2_axi_V_strb_V, i1* %img_src2_axi_V_user_V, i1* %img_src2_axi_V_last_V, i1* %img_src2_axi_V_id_V, i1* %img_src2_axi_V_dest_V, i32 %rows_read, i32 %cols_read, double* %img2_data_stream_0_s, double* %img2_data_stream_1_s)" [opencv_prj/src/array_mul.cpp:34]   --->   Operation 38 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [2/2] (1.76ns)   --->   "call fastcc void @Split(i32 %rows_read, i32 %cols_read, double* %img1_data_stream_0_s, double* %img1_data_stream_1_s, double* %img1_Re_data_stream_s, double* %img1_Im_data_stream_s)" [opencv_prj/src/array_mul.cpp:36]   --->   Operation 39 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i128* %img_src2_axi_V_data_V, i16* %img_src2_axi_V_keep_V, i16* %img_src2_axi_V_strb_V, i1* %img_src2_axi_V_user_V, i1* %img_src2_axi_V_last_V, i1* %img_src2_axi_V_id_V, i1* %img_src2_axi_V_dest_V, i32 %rows_read, i32 %cols_read, double* %img2_data_stream_0_s, double* %img2_data_stream_1_s)" [opencv_prj/src/array_mul.cpp:34]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @Split(i32 %rows_read, i32 %cols_read, double* %img1_data_stream_0_s, double* %img1_data_stream_1_s, double* %img1_Re_data_stream_s, double* %img1_Im_data_stream_s)" [opencv_prj/src/array_mul.cpp:36]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 42 [2/2] (1.76ns)   --->   "call fastcc void @Split(i32 %rows_read, i32 %cols_read, double* %img2_data_stream_0_s, double* %img2_data_stream_1_s, double* %img2_Re_data_stream_s, double* %img2_Im_data_stream_s)" [opencv_prj/src/array_mul.cpp:37]   --->   Operation 42 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @Split(i32 %rows_read, i32 %cols_read, double* %img2_data_stream_0_s, double* %img2_data_stream_1_s, double* %img2_Re_data_stream_s, double* %img2_Im_data_stream_s)" [opencv_prj/src/array_mul.cpp:37]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.86>
ST_7 : Operation 44 [2/2] (1.86ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Re_data_stream_s, double* %img2_Re_data_stream_s, double* %img_result1_data_str)" [opencv_prj/src/array_mul.cpp:39]   --->   Operation 44 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 45 [2/2] (1.86ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Im_data_stream_s, double* %img2_Im_data_stream_s, double* %img_result2_data_str)" [opencv_prj/src/array_mul.cpp:40]   --->   Operation 45 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Re_data_stream_s, double* %img2_Re_data_stream_s, double* %img_result1_data_str)" [opencv_prj/src/array_mul.cpp:39]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Im_data_stream_s, double* %img2_Im_data_stream_s, double* %img_result2_data_str)" [opencv_prj/src/array_mul.cpp:40]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.86>
ST_9 : Operation 48 [2/2] (1.86ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Re_data_stream_s, double* %img2_Im_data_stream_s, double* %img_result3_data_str)" [opencv_prj/src/array_mul.cpp:41]   --->   Operation 48 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 49 [2/2] (1.86ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Im_data_stream_s, double* %img2_Re_data_stream_s, double* %img_result4_data_str)" [opencv_prj/src/array_mul.cpp:42]   --->   Operation 49 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 50 [2/2] (1.76ns)   --->   "call fastcc void @AddWeighted(i32 %rows_read, i32 %cols_read, double* %img_result1_data_str, double* %img_result2_data_str, double* %img_result5_data_str)" [opencv_prj/src/array_mul.cpp:44]   --->   Operation 50 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Re_data_stream_s, double* %img2_Im_data_stream_s, double* %img_result3_data_str)" [opencv_prj/src/array_mul.cpp:41]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @Mul(i32 %rows_read, i32 %cols_read, double* %img1_Im_data_stream_s, double* %img2_Re_data_stream_s, double* %img_result4_data_str)" [opencv_prj/src/array_mul.cpp:42]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @AddWeighted(i32 %rows_read, i32 %cols_read, double* %img_result1_data_str, double* %img_result2_data_str, double* %img_result5_data_str)" [opencv_prj/src/array_mul.cpp:44]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 54 [2/2] (1.76ns)   --->   "call fastcc void @AddWeighted(i32 %rows_read, i32 %cols_read, double* %img_result4_data_str, double* %img_result3_data_str, double* %img_result6_data_str)" [opencv_prj/src/array_mul.cpp:45]   --->   Operation 54 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_result_axi_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_result_axi_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_result_axi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_result_axi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %img_result_axi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %img_result_axi_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %img_result_axi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src2_axi_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src2_axi_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src2_axi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src2_axi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %img_src2_axi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %img_src2_axi_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %img_src2_axi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src1_axi_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src1_axi_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src1_axi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %img_src1_axi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %img_src1_axi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %img_src1_axi_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %img_src1_axi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %img_src1_axi_V_data_V), !map !251"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %img_src1_axi_V_keep_V), !map !255"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %img_src1_axi_V_strb_V), !map !259"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src1_axi_V_user_V), !map !263"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src1_axi_V_last_V), !map !267"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src1_axi_V_id_V), !map !271"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src1_axi_V_dest_V), !map !275"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %img_src2_axi_V_data_V), !map !279"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %img_src2_axi_V_keep_V), !map !283"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %img_src2_axi_V_strb_V), !map !287"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src2_axi_V_user_V), !map !291"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src2_axi_V_last_V), !map !295"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src2_axi_V_id_V), !map !299"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_src2_axi_V_dest_V), !map !303"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %img_result_axi_V_data_V), !map !307"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %img_result_axi_V_keep_V), !map !311"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %img_result_axi_V_strb_V), !map !315"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_result_axi_V_user_V), !map !319"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_result_axi_V_last_V), !map !323"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_result_axi_V_id_V), !map !327"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %img_result_axi_V_dest_V), !map !331"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !335"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !341"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @array_mul_str) nounwind"   --->   Operation 99 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img1_data_stream_0_s, double* %img1_data_stream_0_s)"   --->   Operation 100 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img1_data_stream_1_s, double* %img1_data_stream_1_s)"   --->   Operation 102 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img1_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img2_data_stream_0_s, double* %img2_data_stream_0_s)"   --->   Operation 104 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img2_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img2_data_stream_1_s, double* %img2_data_stream_1_s)"   --->   Operation 106 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img2_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img1_Re_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img1_Re_data_stream_s, double* %img1_Re_data_stream_s)"   --->   Operation 108 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img1_Re_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img1_Im_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img1_Im_data_stream_s, double* %img1_Im_data_stream_s)"   --->   Operation 110 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img1_Im_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img2_Re_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img2_Re_data_stream_s, double* %img2_Re_data_stream_s)"   --->   Operation 112 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img2_Re_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img2_Im_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img2_Im_data_stream_s, double* %img2_Im_data_stream_s)"   --->   Operation 114 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img2_Im_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @img_result_OC_data_s_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result_data_stre, double* %img_result_data_stre)"   --->   Operation 116 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @img_result_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result_data_stre_1, double* %img_result_data_stre_1)"   --->   Operation 118 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result_data_stre_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @img_result1_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result1_data_str, double* %img_result1_data_str)"   --->   Operation 120 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result1_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @img_result2_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result2_data_str, double* %img_result2_data_str)"   --->   Operation 122 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result2_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @img_result3_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result3_data_str, double* %img_result3_data_str)"   --->   Operation 124 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result3_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @img_result4_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result4_data_str, double* %img_result4_data_str)"   --->   Operation 126 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result4_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @img_result5_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result5_data_str, double* %img_result5_data_str)"   --->   Operation 128 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result5_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @img_result6_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, double* %img_result6_data_str, double* %img_result6_data_str)"   --->   Operation 130 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecInterface(double* %img_result6_data_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @AddWeighted(i32 %rows_read, i32 %cols_read, double* %img_result4_data_str, double* %img_result3_data_str, double* %img_result6_data_str)" [opencv_prj/src/array_mul.cpp:45]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 133 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 133 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %Mat.exit8 ], [ %i_V, %3 ]"   --->   Operation 134 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (2.47ns)   --->   "%exitcond4_i = icmp eq i32 %t_V, %rows_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 135 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 136 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 137 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %"Merge<1080, 1920, 6, 2054>.exit", label %1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 139 'specloopname' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 140 'specregionbegin' 'tmp_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 141 'br' <Predicate = (!exitcond4_i)> <Delay = 1.76>
ST_13 : Operation 142 [2/2] (2.55ns)   --->   "call fastcc void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, double* %img_result_data_stre, double* %img_result_data_stre_1, i128* %img_result_axi_V_data_V, i16* %img_result_axi_V_keep_V, i16* %img_result_axi_V_strb_V, i1* %img_result_axi_V_user_V, i1* %img_result_axi_V_last_V, i1* %img_result_axi_V_id_V, i1* %img_result_axi_V_dest_V)" [opencv_prj/src/array_mul.cpp:49]   --->   Operation 142 'call' <Predicate = (exitcond4_i)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%t_V_1 = phi i32 [ 0, %1 ], [ %j_V, %"operator<<.exit.i" ]"   --->   Operation 143 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %t_V_1, %cols_read" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 144 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 145 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_1, 1" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 146 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %"operator<<.exit.i"" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.26>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 148 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 149 'specregionbegin' 'tmp_21_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1629->opencv_prj/src/array_mul.cpp:47]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1630->opencv_prj/src/array_mul.cpp:47]   --->   Operation 151 'specregionbegin' 'tmp_22_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1630->opencv_prj/src/array_mul.cpp:47]   --->   Operation 152 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (3.63ns)   --->   "%tmp = call double @_ssdm_op_Read.ap_fifo.volatile.doubleP(double* %img_result5_data_str)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1630->opencv_prj/src/array_mul.cpp:47]   --->   Operation 153 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_22_i)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1630->opencv_prj/src/array_mul.cpp:47]   --->   Operation 154 'specregionend' 'empty_61' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1631->opencv_prj/src/array_mul.cpp:47]   --->   Operation 155 'specregionbegin' 'tmp_23_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1631->opencv_prj/src/array_mul.cpp:47]   --->   Operation 156 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (3.63ns)   --->   "%tmp_1 = call double @_ssdm_op_Read.ap_fifo.volatile.doubleP(double* %img_result6_data_str)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1631->opencv_prj/src/array_mul.cpp:47]   --->   Operation 157 'read' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_23_i)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1631->opencv_prj/src/array_mul.cpp:47]   --->   Operation 158 'specregionend' 'empty_62' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632->opencv_prj/src/array_mul.cpp:47]   --->   Operation 159 'specregionbegin' 'tmp_24_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632->opencv_prj/src/array_mul.cpp:47]   --->   Operation 160 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.doubleP(double* %img_result_data_stre, double %tmp)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632->opencv_prj/src/array_mul.cpp:47]   --->   Operation 161 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_15 : Operation 162 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.doubleP(double* %img_result_data_stre_1, double %tmp_1)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632->opencv_prj/src/array_mul.cpp:47]   --->   Operation 162 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_24_i)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632->opencv_prj/src/array_mul.cpp:47]   --->   Operation 163 'specregionend' 'empty_63' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_21_i)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1633->opencv_prj/src/array_mul.cpp:47]   --->   Operation 164 'specregionend' 'empty_64' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47]   --->   Operation 165 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1634->opencv_prj/src/array_mul.cpp:47]   --->   Operation 166 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, double* %img_result_data_stre, double* %img_result_data_stre_1, i128* %img_result_axi_V_data_V, i16* %img_result_axi_V_keep_V, i16* %img_result_axi_V_strb_V, i1* %img_result_axi_V_user_V, i1* %img_result_axi_V_last_V, i1* %img_result_axi_V_id_V, i1* %img_result_axi_V_dest_V)" [opencv_prj/src/array_mul.cpp:49]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [opencv_prj/src/array_mul.cpp:50]   --->   Operation 169 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	wire read on port 'cols' [45]  (0 ns)
	'call' operation (opencv_prj/src/array_mul.cpp:33) to 'AXIvideo2Mat' [119]  (1.77 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.77ns
The critical path consists of the following:
	'call' operation (opencv_prj/src/array_mul.cpp:34) to 'AXIvideo2Mat' [120]  (1.77 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.77ns
The critical path consists of the following:
	'call' operation (opencv_prj/src/array_mul.cpp:37) to 'Split' [122]  (1.77 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.86ns
The critical path consists of the following:
	'call' operation (opencv_prj/src/array_mul.cpp:39) to 'Mul' [123]  (1.86 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.86ns
The critical path consists of the following:
	'call' operation (opencv_prj/src/array_mul.cpp:41) to 'Mul' [125]  (1.86 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.77ns
The critical path consists of the following:
	'call' operation (opencv_prj/src/array_mul.cpp:45) to 'AddWeighted' [128]  (1.77 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47) [131]  (1.77 ns)

 <State 13>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond4_i', D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1626->opencv_prj/src/array_mul.cpp:47) [132]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 14>: 2.55ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47) [141]  (0 ns)
	'add' operation ('j.V', D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627->opencv_prj/src/array_mul.cpp:47) [144]  (2.55 ns)

 <State 15>: 7.27ns
The critical path consists of the following:
	fifo read on port 'img_result5.data_stream[0].V', opencv_prj/src/array_mul.cpp:28 (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1630->opencv_prj/src/array_mul.cpp:47) [152]  (3.63 ns)
	fifo write on port 'img_result.data_stream[0].V', opencv_prj/src/array_mul.cpp:18 (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632->opencv_prj/src/array_mul.cpp:47) [160]  (3.63 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
