// Seed: 3668980085
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  tri  id_3;
  assign id_3 = 1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input wire id_9,
    input wand id_10,
    output tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    output tri id_15,
    input tri0 id_16,
    output wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output wor id_23,
    input tri1 id_24,
    output supply1 id_25,
    input wand id_26
);
  wire id_28;
  assign id_25 = 1'b0;
  assign id_25 = 1;
  module_0(
      id_28
  );
endmodule
