{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637695592145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637695592154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 14:26:32 2021 " "Processing started: Tue Nov 23 14:26:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637695592154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695592154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695592154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637695592481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637695592481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(14) " "Verilog HDL information at Project.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637695598293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637695598293 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4to1 " "Found entity 2: mux4to1" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637695598293 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcdto7 " "Found entity 3: bcdto7" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637695598293 ""} { "Info" "ISGN_ENTITY_NAME" "4 lock " "Found entity 4: lock" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637695598293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637695598293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598293 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp Project.v(68) " "Verilog HDL Implicit Net warning at Project.v(68): created implicit net for \"disp\"" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637695598293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637695598313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:inst1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:inst1\"" {  } { { "Project.bdf" "inst1" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 304 504 688 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp Project.v(68) " "Verilog HDL or VHDL warning at Project.v(68): object \"disp\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out Project.v(55) " "Verilog HDL or VHDL warning at Project.v(55): object \"out\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s0 Project.v(60) " "Verilog HDL Always Construct warning at Project.v(60): variable \"s0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s1 Project.v(61) " "Verilog HDL Always Construct warning at Project.v(61): variable \"s1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s2 Project.v(62) " "Verilog HDL Always Construct warning at Project.v(62): variable \"s2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s3 Project.v(63) " "Verilog HDL Always Construct warning at Project.v(63): variable \"s3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 1 Project.v(68) " "Verilog HDL assignment warning at Project.v(68): truncated value with size 42 to match size of target (1)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display Project.v(54) " "Output port \"display\" at Project.v(54) has no driver" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|mux4to1:inst1"}
{ "Warning" "WSGN_EMPTY_SHELL" "mux4to1 " "Entity \"mux4to1\" contains only dangling pins" {  } { { "Project.bdf" "inst1" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 304 504 688 448 "inst1" "" } } } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:inst " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:inst\"" {  } { { "Project.bdf" "inst" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 320 264 440 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Project.v(19) " "Verilog HDL Always Construct warning at Project.v(19): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state0 Project.v(19) " "Verilog HDL Always Construct warning at Project.v(19): variable \"state0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state1 Project.v(25) " "Verilog HDL Always Construct warning at Project.v(25): variable \"state1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Project.v(25) " "Verilog HDL Always Construct warning at Project.v(25): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state2 Project.v(31) " "Verilog HDL Always Construct warning at Project.v(31): variable \"state2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Project.v(31) " "Verilog HDL Always Construct warning at Project.v(31): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637695598330 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state1 Project.v(14) " "Verilog HDL Always Construct warning at Project.v(14): inferring latch(es) for variable \"state1\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state2 Project.v(14) " "Verilog HDL Always Construct warning at Project.v(14): inferring latch(es) for variable \"state2\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state3 Project.v(14) " "Verilog HDL Always Construct warning at Project.v(14): inferring latch(es) for variable \"state3\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[0\] Project.v(14) " "Inferred latch for \"state3\[0\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[1\] Project.v(14) " "Inferred latch for \"state3\[1\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[2\] Project.v(14) " "Inferred latch for \"state3\[2\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[3\] Project.v(14) " "Inferred latch for \"state3\[3\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[4\] Project.v(14) " "Inferred latch for \"state3\[4\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[5\] Project.v(14) " "Inferred latch for \"state3\[5\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[6\] Project.v(14) " "Inferred latch for \"state3\[6\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[7\] Project.v(14) " "Inferred latch for \"state3\[7\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[8\] Project.v(14) " "Inferred latch for \"state3\[8\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[9\] Project.v(14) " "Inferred latch for \"state3\[9\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[10\] Project.v(14) " "Inferred latch for \"state3\[10\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[11\] Project.v(14) " "Inferred latch for \"state3\[11\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[12\] Project.v(14) " "Inferred latch for \"state3\[12\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[13\] Project.v(14) " "Inferred latch for \"state3\[13\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[14\] Project.v(14) " "Inferred latch for \"state3\[14\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[15\] Project.v(14) " "Inferred latch for \"state3\[15\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[16\] Project.v(14) " "Inferred latch for \"state3\[16\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[17\] Project.v(14) " "Inferred latch for \"state3\[17\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[18\] Project.v(14) " "Inferred latch for \"state3\[18\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[19\] Project.v(14) " "Inferred latch for \"state3\[19\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[20\] Project.v(14) " "Inferred latch for \"state3\[20\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[21\] Project.v(14) " "Inferred latch for \"state3\[21\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[22\] Project.v(14) " "Inferred latch for \"state3\[22\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[23\] Project.v(14) " "Inferred latch for \"state3\[23\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[24\] Project.v(14) " "Inferred latch for \"state3\[24\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[25\] Project.v(14) " "Inferred latch for \"state3\[25\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[26\] Project.v(14) " "Inferred latch for \"state3\[26\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[27\] Project.v(14) " "Inferred latch for \"state3\[27\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[28\] Project.v(14) " "Inferred latch for \"state3\[28\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[29\] Project.v(14) " "Inferred latch for \"state3\[29\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[30\] Project.v(14) " "Inferred latch for \"state3\[30\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[31\] Project.v(14) " "Inferred latch for \"state3\[31\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[32\] Project.v(14) " "Inferred latch for \"state3\[32\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[33\] Project.v(14) " "Inferred latch for \"state3\[33\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[34\] Project.v(14) " "Inferred latch for \"state3\[34\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[35\] Project.v(14) " "Inferred latch for \"state3\[35\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[36\] Project.v(14) " "Inferred latch for \"state3\[36\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[37\] Project.v(14) " "Inferred latch for \"state3\[37\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[38\] Project.v(14) " "Inferred latch for \"state3\[38\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[39\] Project.v(14) " "Inferred latch for \"state3\[39\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[40\] Project.v(14) " "Inferred latch for \"state3\[40\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state3\[41\] Project.v(14) " "Inferred latch for \"state3\[41\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[0\] Project.v(14) " "Inferred latch for \"state2\[0\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[1\] Project.v(14) " "Inferred latch for \"state2\[1\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[2\] Project.v(14) " "Inferred latch for \"state2\[2\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[3\] Project.v(14) " "Inferred latch for \"state2\[3\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[4\] Project.v(14) " "Inferred latch for \"state2\[4\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[5\] Project.v(14) " "Inferred latch for \"state2\[5\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[6\] Project.v(14) " "Inferred latch for \"state2\[6\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[7\] Project.v(14) " "Inferred latch for \"state2\[7\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[8\] Project.v(14) " "Inferred latch for \"state2\[8\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[9\] Project.v(14) " "Inferred latch for \"state2\[9\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[10\] Project.v(14) " "Inferred latch for \"state2\[10\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[11\] Project.v(14) " "Inferred latch for \"state2\[11\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[12\] Project.v(14) " "Inferred latch for \"state2\[12\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[13\] Project.v(14) " "Inferred latch for \"state2\[13\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[14\] Project.v(14) " "Inferred latch for \"state2\[14\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[15\] Project.v(14) " "Inferred latch for \"state2\[15\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[16\] Project.v(14) " "Inferred latch for \"state2\[16\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[17\] Project.v(14) " "Inferred latch for \"state2\[17\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[18\] Project.v(14) " "Inferred latch for \"state2\[18\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[19\] Project.v(14) " "Inferred latch for \"state2\[19\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[20\] Project.v(14) " "Inferred latch for \"state2\[20\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[21\] Project.v(14) " "Inferred latch for \"state2\[21\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[22\] Project.v(14) " "Inferred latch for \"state2\[22\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[23\] Project.v(14) " "Inferred latch for \"state2\[23\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[24\] Project.v(14) " "Inferred latch for \"state2\[24\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[25\] Project.v(14) " "Inferred latch for \"state2\[25\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[26\] Project.v(14) " "Inferred latch for \"state2\[26\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[27\] Project.v(14) " "Inferred latch for \"state2\[27\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[28\] Project.v(14) " "Inferred latch for \"state2\[28\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[29\] Project.v(14) " "Inferred latch for \"state2\[29\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[30\] Project.v(14) " "Inferred latch for \"state2\[30\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[31\] Project.v(14) " "Inferred latch for \"state2\[31\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[32\] Project.v(14) " "Inferred latch for \"state2\[32\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[33\] Project.v(14) " "Inferred latch for \"state2\[33\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[34\] Project.v(14) " "Inferred latch for \"state2\[34\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[35\] Project.v(14) " "Inferred latch for \"state2\[35\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[36\] Project.v(14) " "Inferred latch for \"state2\[36\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[37\] Project.v(14) " "Inferred latch for \"state2\[37\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[38\] Project.v(14) " "Inferred latch for \"state2\[38\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[39\] Project.v(14) " "Inferred latch for \"state2\[39\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[40\] Project.v(14) " "Inferred latch for \"state2\[40\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2\[41\] Project.v(14) " "Inferred latch for \"state2\[41\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[0\] Project.v(14) " "Inferred latch for \"state1\[0\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[1\] Project.v(14) " "Inferred latch for \"state1\[1\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[2\] Project.v(14) " "Inferred latch for \"state1\[2\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[3\] Project.v(14) " "Inferred latch for \"state1\[3\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[4\] Project.v(14) " "Inferred latch for \"state1\[4\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[5\] Project.v(14) " "Inferred latch for \"state1\[5\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[6\] Project.v(14) " "Inferred latch for \"state1\[6\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[7\] Project.v(14) " "Inferred latch for \"state1\[7\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[8\] Project.v(14) " "Inferred latch for \"state1\[8\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[9\] Project.v(14) " "Inferred latch for \"state1\[9\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[10\] Project.v(14) " "Inferred latch for \"state1\[10\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[11\] Project.v(14) " "Inferred latch for \"state1\[11\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[12\] Project.v(14) " "Inferred latch for \"state1\[12\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[13\] Project.v(14) " "Inferred latch for \"state1\[13\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[14\] Project.v(14) " "Inferred latch for \"state1\[14\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[15\] Project.v(14) " "Inferred latch for \"state1\[15\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[16\] Project.v(14) " "Inferred latch for \"state1\[16\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[17\] Project.v(14) " "Inferred latch for \"state1\[17\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[18\] Project.v(14) " "Inferred latch for \"state1\[18\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[19\] Project.v(14) " "Inferred latch for \"state1\[19\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[20\] Project.v(14) " "Inferred latch for \"state1\[20\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[21\] Project.v(14) " "Inferred latch for \"state1\[21\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[22\] Project.v(14) " "Inferred latch for \"state1\[22\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[23\] Project.v(14) " "Inferred latch for \"state1\[23\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[24\] Project.v(14) " "Inferred latch for \"state1\[24\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[25\] Project.v(14) " "Inferred latch for \"state1\[25\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[26\] Project.v(14) " "Inferred latch for \"state1\[26\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[27\] Project.v(14) " "Inferred latch for \"state1\[27\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[28\] Project.v(14) " "Inferred latch for \"state1\[28\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[29\] Project.v(14) " "Inferred latch for \"state1\[29\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[30\] Project.v(14) " "Inferred latch for \"state1\[30\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[31\] Project.v(14) " "Inferred latch for \"state1\[31\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[32\] Project.v(14) " "Inferred latch for \"state1\[32\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[33\] Project.v(14) " "Inferred latch for \"state1\[33\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[34\] Project.v(14) " "Inferred latch for \"state1\[34\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[35\] Project.v(14) " "Inferred latch for \"state1\[35\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[36\] Project.v(14) " "Inferred latch for \"state1\[36\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[37\] Project.v(14) " "Inferred latch for \"state1\[37\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[38\] Project.v(14) " "Inferred latch for \"state1\[38\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[39\] Project.v(14) " "Inferred latch for \"state1\[39\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[40\] Project.v(14) " "Inferred latch for \"state1\[40\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1\[41\] Project.v(14) " "Inferred latch for \"state1\[41\]\" at Project.v(14)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598340 "|Project|state_machine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7 bcdto7:inst2 " "Elaborating entity \"bcdto7\" for hierarchy \"bcdto7:inst2\"" {  } { { "Project.bdf" "inst2" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 352 8 192 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(88) " "Verilog HDL assignment warning at Project.v(88): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(89) " "Verilog HDL assignment warning at Project.v(89): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(91) " "Verilog HDL assignment warning at Project.v(91): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(92) " "Verilog HDL assignment warning at Project.v(92): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(93) " "Verilog HDL assignment warning at Project.v(93): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(94) " "Verilog HDL assignment warning at Project.v(94): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(96) " "Verilog HDL assignment warning at Project.v(96): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Project.v(85) " "Verilog HDL Case Statement warning at Project.v(85): incomplete case statement has no default case item" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 Project.v(84) " "Verilog HDL Always Construct warning at Project.v(84): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(104) " "Verilog HDL assignment warning at Project.v(104): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(105) " "Verilog HDL assignment warning at Project.v(105): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(107) " "Verilog HDL assignment warning at Project.v(107): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(108) " "Verilog HDL assignment warning at Project.v(108): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(109) " "Verilog HDL assignment warning at Project.v(109): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(110) " "Verilog HDL assignment warning at Project.v(110): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Project.v(112) " "Verilog HDL assignment warning at Project.v(112): truncated value with size 32 to match size of target (7)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Project.v(101) " "Verilog HDL Case Statement warning at Project.v(101): incomplete case statement has no default case item" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 Project.v(100) " "Verilog HDL Always Construct warning at Project.v(100): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] Project.v(100) " "Inferred latch for \"out1\[0\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] Project.v(100) " "Inferred latch for \"out1\[1\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] Project.v(100) " "Inferred latch for \"out1\[2\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] Project.v(100) " "Inferred latch for \"out1\[3\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] Project.v(100) " "Inferred latch for \"out1\[4\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] Project.v(100) " "Inferred latch for \"out1\[5\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] Project.v(100) " "Inferred latch for \"out1\[6\]\" at Project.v(100)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] Project.v(84) " "Inferred latch for \"out0\[0\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] Project.v(84) " "Inferred latch for \"out0\[1\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] Project.v(84) " "Inferred latch for \"out0\[2\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] Project.v(84) " "Inferred latch for \"out0\[3\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] Project.v(84) " "Inferred latch for \"out0\[4\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] Project.v(84) " "Inferred latch for \"out0\[5\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] Project.v(84) " "Inferred latch for \"out0\[6\]\" at Project.v(84)" {  } { { "Project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598350 "|Project|bcdto7:inst2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[41\] GND " "Pin \"disp\[41\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[40\] GND " "Pin \"disp\[40\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[39\] GND " "Pin \"disp\[39\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[38\] GND " "Pin \"disp\[38\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[37\] GND " "Pin \"disp\[37\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[36\] GND " "Pin \"disp\[36\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[35\] GND " "Pin \"disp\[35\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[34\] GND " "Pin \"disp\[34\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[33\] GND " "Pin \"disp\[33\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[32\] GND " "Pin \"disp\[32\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[31\] GND " "Pin \"disp\[31\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[30\] GND " "Pin \"disp\[30\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[29\] GND " "Pin \"disp\[29\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[28\] GND " "Pin \"disp\[28\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[27\] GND " "Pin \"disp\[27\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[26\] GND " "Pin \"disp\[26\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[25\] GND " "Pin \"disp\[25\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[24\] GND " "Pin \"disp\[24\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[23\] GND " "Pin \"disp\[23\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[22\] GND " "Pin \"disp\[22\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[21\] GND " "Pin \"disp\[21\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[20\] GND " "Pin \"disp\[20\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[19\] GND " "Pin \"disp\[19\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[18\] GND " "Pin \"disp\[18\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[17\] GND " "Pin \"disp\[17\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[16\] GND " "Pin \"disp\[16\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[15\] GND " "Pin \"disp\[15\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[14\] GND " "Pin \"disp\[14\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[13\] GND " "Pin \"disp\[13\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[12\] GND " "Pin \"disp\[12\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[11\] GND " "Pin \"disp\[11\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[10\] GND " "Pin \"disp\[10\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[9\] GND " "Pin \"disp\[9\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[8\] GND " "Pin \"disp\[8\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[7\] GND " "Pin \"disp\[7\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[6\] GND " "Pin \"disp\[6\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[5\] GND " "Pin \"disp\[5\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[4\] GND " "Pin \"disp\[4\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[3\] GND " "Pin \"disp\[3\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[2\] GND " "Pin \"disp\[2\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[1\] GND " "Pin \"disp\[1\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[0\] GND " "Pin \"disp\[0\]\" is stuck at GND" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 176 928 1104 192 "disp\[41..0\]" "" } { 168 880 938 185 "disp\[41..0\]" "" } { 320 688 746 337 "disp\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637695598611 "|Project|disp[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637695598611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637695598628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637695598708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637695598708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 192 56 232 208 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push " "No output dependent on input pin \"push\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 232 56 232 248 "push" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|push"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 152 56 232 168 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "Project.bdf" "" { Schematic "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.bdf" { { 104 56 232 120 "resetn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695598728 "|Project|resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637695598728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637695598728 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637695598728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637695598728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637695598738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 14:26:38 2021 " "Processing ended: Tue Nov 23 14:26:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637695598738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637695598738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637695598738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637695598738 ""}
