{'dato': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['oe', 'ce', 'q']],
          'DLines': ['658:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feacfacf2d0>]},
 'mem0': {'CDeps': [[[], [], ['ce', 'we']]],
          'CLines': [[None, None, '683:C']],
          'Clocked': True,
          'DDeps': [['di']],
          'DLines': ['684:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feacfedbe50>]},
 'mem1': {'CDeps': [[[], [], ['ce', 'we']]],
          'CLines': [[None, None, '681:C']],
          'Clocked': True,
          'DDeps': [['di']],
          'DLines': ['682:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feacfedba50>]},
 'mem2': {'CDeps': [[[], [], ['ce', 'we']]],
          'CLines': [[None, None, '679:C']],
          'Clocked': True,
          'DDeps': [['di']],
          'DLines': ['680:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feacfedb650>]},
 'mem3': {'CDeps': [[[], [], ['ce', 'we']]],
          'CLines': [[None, None, '677:C']],
          'Clocked': True,
          'DDeps': [['di']],
          'DLines': ['678:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feacfedb210>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rst',
                  'mem3',
                  'raddr',
                  'mem2',
                  'raddr',
                  'mem1',
                  'raddr',
                  'mem0',
                  'raddr']],
       'DLines': ['669:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feacfacf990>]},
 'raddr': {'CDeps': [[[], ['ce']]],
           'CLines': [[None, '666:C']],
           'Clocked': True,
           'DDeps': [['addr']],
           'DLines': ['667:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feacfacf690>]}}
