# ğŸš€ RISC-V SoC Design & Tapeout Journey â€“ VSD Program

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-Reference%20SoC-blueviolet?style=for-the-badge\&logo=riscv)
![VSD Program](https://img.shields.io/badge/VSD-Initiative-orange?style=for-the-badge)
![India Proud](https://img.shields.io/badge/Made%20In-India-saffron?style=for-the-badge)

</div>

---

## ğŸ§  About the Program

Welcome to my personal documentation of the **RISC-V SoC Design & Tapeout Program** powered by **VLSI System Design (VSD)**. This is a step-by-step exploration of building a **System-on-Chip (SoC)** using a complete **RTL to GDSII** open-source toolchain.

> **"Learn by doing â€“ from Verilog RTL to physical layout and tapeout-ready silicon!"**

---

## ğŸ“ Program Milestone

```
ğŸ§¾ RTL Design â†’ ğŸ”§ Logic Synthesis â†’ ğŸ­ Physical Layout â†’ ğŸ”’ Tapeout Ready
```

---

## ğŸ“… Week 0 â€“ Setup & Toolchain Initialization

<summary><strong>ğŸ› ï¸ Initial Setup: Environment + Toolchain Install</strong></summary>

This foundational week was focused on preparing the system with essential tools for ASIC design workflows using open-source platforms.

---

### âœ… Task Completed

| Task                | Objective                                            | Status     |
| ------------------- | ---------------------------------------------------- | ---------- |
| **Week 0 - Task 0** | Installation of  key tools needed for RTL â†’ GDSII   | âœ… Complete |

---

### ğŸ§° Tools Installed & Verified

#### ğŸ”„ RTL Design & Simulation

| Tool                  | Role                         | Status                |
| --------------------- | ---------------------------- | --------------------- |
| ğŸ§  **Yosys**          | RTL synthesis & optimization | âœ… Installed & Working |
| ğŸ“Ÿ **Icarus Verilog** | HDL simulation & testbench   | âœ… Installed & Working |
| ğŸ“Š **GTKWave**        | Waveform viewer              | âœ… Installed & Working |


---

### ğŸ” Learning Objectives

* Set up a complete **open-source digital design toolchain**
* Understood the **role of each tool** in the VLSI flow
* Gained hands-on with **simulators, synthesizers, layout, and waveform tools**
* Verified each tool to ensure readiness for RTL to GDSII transition

---

## ğŸ“Œ System Configuration

To ensure smooth performance of all tools, I used the following environment:

| Component | Specification           |
| --------- | ----------------------- |
| OS        | Ubuntu 20.04 LTS        |
| CPU       | 4 vCPU                  |
| RAM       | 6 GB                    |
| Storage   | 50 GB (Free Disk Space) |

---

## ğŸ‘ Gratitude & Credits

Special thanks to [**Kunal Ghosh**](https://github.com/kunalg123) and the team at [**VLSI System Design (VSD)**](https://vsdiat.vlsisystemdesign.com/) for initiating and mentoring the largest **RISC-V SoC Tapeout** educational drive in India.

---

## ğŸ“ˆ Progress Tracker

| Week           | Description               | Status         |
| -------------- | ------------------------- | -------------- |
| âœ… **Week 0**   | Toolchain Installation    | âœ”ï¸ Done        |

---

## ğŸ”— Useful Links

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

