# P5文档

## 模块

| 级   |           |          |       |        |      |         |
| ---- | --------- | -------- | ----- | ------ | ---- | ------- |
| F    | PC_MUX    | PC_Reg   | IM    |        |      |         |
| D    | D_PLN_Reg | MFMUX1/2 | GRF   | DCU/SU | CMP  | Eimm26  |
| E    | E_PLN_Reg | MFMUXA/B | ALU   | ECU/SU | Eoff | Reg_MUX |
| M    | M_PLN_Reg | MFMWD    | DM    | MCU/SU |      |         |
| W    | W_PLN_Reg | RWD_MUX  | (GRF) | WCU    |      |         |

![image-20211128224440679](C:\Users\Administrator\AppData\Roaming\Typora\typora-user-images\image-20211128224440679.png)

## 宏

<img src="C:\Users\Administrator\AppData\Roaming\Typora\typora-user-images\image-20211128224629371.png" alt="image-20211128224629371" style="zoom:80%;" /><img src="C:\Users\Administrator\AppData\Roaming\Typora\typora-user-images\image-20211128224728312.png" alt="image-20211128224728312" style="zoom:80%;" />

## 数据冒险

### 转发：

```c
//暴力转发, 只对地址进行判断
//只在M、W级流水线寄存器后转发
assign DV1_Src = 	(rs == MAnew_i && Mop == `jal && rs)	?	`PC	:
					(rs == MAnew_i && rs)					?	`AO	:
					(rs == WAnew_i && rs)					?	`WD	:
					`V;
assign DV2_Src = 	(rt == MAnew_i && Mop == `jal && rt)	?	`PC	:
					(rt == MAnew_i && rt)					?	`AO	:
					(rt == WAnew_i && rt)					?	`WD	:
					`V;
assign MWD_Src = 	(rt == WAnew_i && rt)					?	`WD	:	`V;
//内部转发
assign RD1 = (RA1 == RA3 && WE == 1 &&  RA1 != 0)	?	R_WD_i	:	Reg[RA1];
assign RD2 = (RA2 == RA3 && WE == 1 &&  RA2 != 0)	?	R_WD_i	:	Reg[RA2];
```

### 阻塞

#### 阻塞信号产生

```c
//只判断D与E、M级的Tuse、Tnew和Addr，E与M级的Tuse、Tnew和Addr；即只在D和E级产生阻塞信号
//DSU
assign D_Tuse1 = (beq|jr)	?	0	:	3;	//不是1的置3，防止阻塞，交给下一级判断
assign D_Tuse2 = (beq)		?	0	:	3;
assign shallrs = (D_Ause1&&（D_Ause1 == EAnew && ETnew > D_Tuse1）||(D_Ause1 == MAnew && MTnew > D_Tuse1))							?	1	:	0;
assign shallrt = (D_Ause2&&（D_Ause2 == EAnew && ETnew > D_Tuse2）||(D_Ause2 == MAnew && MTnew > D_Tuse2))							?	1	:	0;
assign Dshall_o = shallrs | shallrt;

//ESU
assign E_Tuse1 = 	(R|lw|sw|ori)	?	0	:	3;
assign E_Tuse2 = 	(R)				?	0	:
					(sw)			?	1	:	3;
						
assign shallrs = (E_Ause1 && (E_Ause1 == MAnew && MTnew > E_Tuse1) )	?	1	:	0;
assign shallrt = (E_Ause2 && (E_Ause2 == MAnew && MTnew > E_Tuse2) )	?	1	:	0;
assign Eshall_o = shallrs | shallrt;

//ETnew 和 MTnew 则分别在ESU和M_PLN_Reg中产生
```

#### 阻塞信号控制

```c
//PC_Reg
always@(posedge PC_clk_i) begin
	if(PC_reset_i == 1)
		PC <= 32'h00003000;
	else if(PCEshall || PCDshall)
		PC <= PC;
	else
		PC <= PC_reg_i;
end
//E_PLN_Reg
always@(posedge E_PLN_clk) begin
	if(E_PLN_reset) begin
		...
	else if(E_Eshall_i) begin
		instr <= instr;
		PC4 <= PC4;
		V1 <= V1;
		V2 <= V2;
	end
	else if(E_Dshall_i) begin
		instr <= 0;
		PC4 <= 0;
		V1 <= 0;
		V2 <= 0;
	end
	else begin
		...
end
//M_PLN_Reg
always@(posedge M_PLN_clk) begin
	if(M_PLN_reset) begin
		...
	else if(M_Eshall_i) begin
		instr <= 0;
		PC8 <= 0;
		V2 <= 0;
		AO <= 0;
		Anew <= 0;
	end
	else begin
		...
end
```

## 测试数据

### 阻塞测试

#### E级

```apl
ori	$s0,$0,104
sw		$s0,4($0)
ori	$s0,$0,12
sw		$s0,8($0)
ori	$s0,$0,92
sw		$s0,12($0)
...
ori	$s0,$0,48
sw		$s0,116($0)
ori	$s0,$0,36
sw		$s0,120($0)

ori	$31,$0,12
lw		$31,0($31)	#E级
lw		$31,0($31)
lw		$31,0($31)
lw		$31,0($31)
lw		$31,0($31)
```

#### D级

```apl
#由E级引发的阻塞 
#Tnew = 1
ori $9 $0 0x300c
jr  $9
nop
#Tnew = 2
ori $9 $0 0x3020
sw  $9 0
lw  $8 0
jr  $8
nop
#由M级引发的阻塞
ori $9 $0 0x3034
sw  $9 0
lw  $8 0
nop
jr  $8
nop
```

#### 寄存器为0

```apl
begin:
ori $9 $0 0x3010
sw  $9	0
lw  $0	0
beq $0 $9 begin
nop
```

### 转发测试

#### MFCMPA/B

```apl
ori $9 $0 100
beq $9 $0 end	#M级转发
sw 	$9 0
lw  $8 0		#W级转发
beq $8 $0 end
lw  $7 0
beq $8 $7 end
nop
end:
```

#### MFALUA/B

```apl
ori $9 $0 100
addu $9 $9 $9	#M级转发
sw 	$9 0($8)
lw  $8 0($8)		
nop
addu $8 $8 $8	#W级转发
```

#### MFMWD

```apl
ori $9 $0 4
sw $9 0
lw $8 0($8)
sw $8 0($8)
```

### Reg_MUX与$31测试

```apl
ori $9 $9 8
jal tag
ori $0 $9 100
tag:
addu $31 $31 $9
jr $31
addu $31 $31 $31
nop
```

### PC_MUX测试

```apl
ori $9 $9 4
ori $8 $8 4
beq $9 $8 tag1
ori $31 $31 0x3018 
tag1:
jr $31
addu $31 $31 $9
jal tag1						#3018
nop
j end
nop
end:
```

### RWD_MUX测试

```apl
#前面测试已覆盖
```

