#include <include_asm.h>
#include <ultra64.h>
#include <types.h>


extern struct ControllerData gControllerData;
extern u32 gControllerReadStarted;
extern OSMesgQueue D_800A63A8;
extern u32 D_800A6378;
extern u32 D_800A637C;
extern OSMesg D_800E4820;

extern u8 D_800A5FC0[MAXCONTROLLERS];

void func_8004E548(u32 arg0);
void func_8004E5A4();
void get_controller_data();

void setup_si_mesg_queue()
{
    OSContStatus stat[4];
    osCreateMesgQueue(&D_800A63A8, &D_800E4820, 1);
    osSetEventMesg(OS_EVENT_SI, &D_800A63A8, (OSMesg)1);
    osContInit(&D_800A63A8, &D_800A5FC0[0], &stat[0]);
    func_8004E548(1);
}

void func_8004E548(u32 arg0)
{
    D_800A637C |= arg0;
    func_8004E5A4();
}

void func_8004E574(s32 arg0)
{
    D_800A637C &= ~arg0;
    func_8004E5A4();
}

void func_8004E5A4()
{
    if ((D_800A637C & 0x01) == 0)
    {
        D_800A6378 = 0;
    }
    else if (D_800A637C & 0x02)
    {
        D_800A6378 = 4;
    }
    else if (D_800A637C & 0x04)
    {
        D_800A6378 = 8;
    }
    else if (D_800A637C & 0x08)
    {
        D_800A6378 = 4;
    }
    else
    {
        D_800A6378 = 7;
    }
}

s32 func_8004E60C()
{
    s32 ret = gControllerReadStarted;
    if (ret == 0)
    {
        osContStartReadData(&D_800A63A8);
        ret = 1;
        gControllerReadStarted = 1;
    }
    return ret;
}

void read_controller_noblock()
{
    if (gControllerReadStarted)
    {
        if (osRecvMesg(&D_800A63A8, NULL, OS_MESG_NOBLOCK) == 0)
        {
            get_controller_data();
        }
    }
}

void read_controller_block()
{
    if (gControllerReadStarted)
    {
        osRecvMesg(&D_800A63A8, NULL, OS_MESG_BLOCK);
        get_controller_data();
    }
}

struct unkD_800A5FC4
{
    f32 unk0;
    f32 unk4;
    f32 unk8;
    f32 unkC;
};

extern struct unkD_800A5FC4 D_800A5FC4[MAXCONTROLLERS];

// TODO finish this
// void get_controller_data()
// {
//     OSContPad pads[MAXCONTROLLERS];
    
//     osContGetReadData(pads);
//     gControllerReadStarted = 0;
//     if (pads[0].errno == 0)
//     {
//         s32 i;
//         for (i = 0; i < MAXCONTROLLERS; i++)
//         {
//             f32 scaledX = pads[i].stick_x * D_800A5FC4[i].unk0;
//             f32 scaledY = pads[i].stick_y * D_800A5FC4[i].unk4;
//             f32 mag = scaledX + scaledY;
//             if (mag < 0)
//             {
//                 if (mag > D_800A5FC4[i].unkC)
//                 {
//                     D_800A5FC4[i].unkC = mag;
//                 }
//             }
//             else
//             {
//                 if (mag < D_800A5FC4[i].unk8)
//                 {
//                     D_800A5FC4[i].unk8 = mag;
//                 }
//             }
//         }
//     }
// }

INCLUDE_ASM(void, "rocket/codeseg2/codeseg2_169", get_controller_data);

void clear_buttons_pressed(struct ControllerData *contData, u32 buttons)
{
    contData->buttonPressed &= ~buttons;
}

extern u32 D_800A63C8;

void func_8004E92C()
{
    D_800A63C8 = 0;
}

INCLUDE_ASM(s32, "rocket/codeseg2/codeseg2_169", func_8004E938);

INCLUDE_ASM(s32, "rocket/codeseg2/codeseg2_169", func_8004EAA0);

INCLUDE_ASM(s32, "rocket/codeseg2/codeseg2_169", func_8004EC08);

struct unkfunc_8004EC64 {
    u8 padding[0x18];
    s32 unk18;
};

void func_8004EC64(struct unkfunc_8004EC64 *arg0)
{
    arg0->unk18 = 1;
}
