
OPAMP_ADC_FMAC_DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dc4  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08006f9c  08006f9c  00007f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fe8  08006fe8  000080e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006fe8  08006fe8  00007fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ff0  08006ff0  000080e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ff0  08006ff0  00007ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ff4  08006ff4  00007ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e0  20000000  08006ff8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  200000e0  080070d8  000080e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000548  080070d8  00008548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b4af  00000000  00000000  00008110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035fe  00000000  00000000  000235bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  00026bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000135b  00000000  00000000  000284b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000229c3  00000000  00000000  00029813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bdab  00000000  00000000  0004c1d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3210  00000000  00000000  00067f81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b191  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071e8  00000000  00000000  0014b1d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001523bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000e0 	.word	0x200000e0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006f84 	.word	0x08006f84

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000e4 	.word	0x200000e4
 8000214:	08006f84 	.word	0x08006f84

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000510:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000518:	f003 0301 	and.w	r3, r3, #1
 800051c:	2b00      	cmp	r3, #0
 800051e:	d013      	beq.n	8000548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000520:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00b      	beq.n	8000548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000530:	e000      	b.n	8000534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000534:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800053e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000556:	b580      	push	{r7, lr}
 8000558:	b086      	sub	sp, #24
 800055a:	af00      	add	r7, sp, #0
 800055c:	60f8      	str	r0, [r7, #12]
 800055e:	60b9      	str	r1, [r7, #8]
 8000560:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]
 8000566:	e009      	b.n	800057c <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	60ba      	str	r2, [r7, #8]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff ffc9 	bl	8000508 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	3301      	adds	r3, #1
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	429a      	cmp	r2, r3
 8000582:	dbf1      	blt.n	8000568 <_write+0x12>
		}
		return len;
 8000584:	687b      	ldr	r3, [r7, #4]
	}
 8000586:	4618      	mov	r0, r3
 8000588:	3718      	adds	r7, #24
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08e      	sub	sp, #56	@ 0x38
 8000594:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fe02 	bl	800119e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f883 	bl	80006a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 fa7b 	bl	8000a98 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a2:	f000 fa3f 	bl	8000a24 <MX_DMA_Init>
  MX_ADC1_Init();
 80005a6:	f000 f8c7 	bl	8000738 <MX_ADC1_Init>
  MX_FMAC_Init();
 80005aa:	f000 f979 	bl	80008a0 <MX_FMAC_Init>
  MX_USART1_UART_Init();
 80005ae:	f000 f9ed 	bl	800098c <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80005b2:	f000 f9b5 	bl	8000920 <MX_TIM6_Init>
  MX_OPAMP1_Init();
 80005b6:	f000 f987 	bl	80008c8 <MX_OPAMP1_Init>
  MX_DAC1_Init();
 80005ba:	f000 f937 	bl	800082c <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */


  FMAC_FilterConfigTypeDef sFmacConfig;

  sFmacConfig.InputBaseAddress = FMAC_TAPS; 		/*!< Base address of the input buffer (X1) within the internal memory
 80005be:	233b      	movs	r3, #59	@ 0x3b
 80005c0:	713b      	strb	r3, [r7, #4]
                                                     (0x00 to 0xFF). Ignored if InputBufferSize is set to 0
                                                     (previous configuration kept).
                                                     Note: the buffers can overlap or even coincide exactly. */

  sFmacConfig.InputBufferSize = FMAC_TAPS + 1;		/*!< Number of 16-bit words allocated to the input buffer
 80005c2:	233c      	movs	r3, #60	@ 0x3c
 80005c4:	717b      	strb	r3, [r7, #5]
                                                     (including the optional "headroom").
                                                     0 if a previous configuration should be kept. */

  sFmacConfig.InputThreshold = 0; 					/*!< Input threshold: the buffer full flag will be set if the number
 80005c6:	2300      	movs	r3, #0
 80005c8:	60bb      	str	r3, [r7, #8]
                                                     of free spaces in the buffer is lower than this threshold.
                                                     This parameter can be a value
                                                     of @ref FMAC_Data_Buffer_Threshold. */


  sFmacConfig.CoeffBaseAddress = 0; 				/*!< Base address of the coefficient buffer (X2) within the internal
 80005ca:	2300      	movs	r3, #0
 80005cc:	733b      	strb	r3, [r7, #12]
                                                     memory (0x00 to 0xFF). Ignored if CoeffBufferSize is set to 0
                                                     (previous configuration kept).
                                                     Note: the buffers can overlap or even coincide exactly. */

  sFmacConfig.CoeffBufferSize = FMAC_TAPS; 		/*!< Number of 16-bit words allocated to the coefficient buffer.
 80005ce:	233b      	movs	r3, #59	@ 0x3b
 80005d0:	737b      	strb	r3, [r7, #13]
                                                     0 if a previous configuration should be kept. */

  sFmacConfig.OutputBaseAddress = FMAC_TAPS*2 + 1; /*!< Base address of the output buffer (Y) within the internal
 80005d2:	2377      	movs	r3, #119	@ 0x77
 80005d4:	73bb      	strb	r3, [r7, #14]
                                                     memory (0x00 to 0xFF). Ignored if OuputBufferSize is set to 0
                                                     (previous configuration kept).
                                                     Note: the buffers can overlap or even coincide exactly. */

  sFmacConfig.OutputBufferSize = FMAC_OUT_BUFFER_SIZE;/*!< Number of 16-bit words allocated to the output buffer
 80005d6:	2301      	movs	r3, #1
 80005d8:	73fb      	strb	r3, [r7, #15]
                                                    (including the optional "headroom").
                                                     0 if a previous configuration should be kept. */

  sFmacConfig.OutputThreshold = 0; 					/*!< Output threshold: the buffer empty flag will be set if the number
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]
                                                     of unread values in the buffer is lower than this threshold.
                                                     This parameter can be a value
                                                     of @ref FMAC_Data_Buffer_Threshold. */

  sFmacConfig.pCoeffA = NULL; 						/*!< [IIR only] Initialization of the coefficient vector A.
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
                                                     If not needed, it should be set to NULL. */

  sFmacConfig.CoeffASize = 0;						/*!< Size of the coefficient vector A. */
 80005e2:	2300      	movs	r3, #0
 80005e4:	763b      	strb	r3, [r7, #24]

  sFmacConfig.pCoeffB = FMAC_CoeffB; 				/*!< Initialization of the coefficient vector B.
 80005e6:	4b26      	ldr	r3, [pc, #152]	@ (8000680 <main+0xf0>)
 80005e8:	61fb      	str	r3, [r7, #28]
                                                     If not needed (re-use of a previously loaded buffer),
                                                     it should be set to NULL. */

  sFmacConfig.CoeffBSize = FMAC_TAPS; 			/*!< Size of the coefficient vector B. */
 80005ea:	233b      	movs	r3, #59	@ 0x3b
 80005ec:	f887 3020 	strb.w	r3, [r7, #32]

  sFmacConfig.InputAccess = FMAC_BUFFER_ACCESS_NONE;/*!< Access to the input buffer (internal memory area):
 80005f0:	2300      	movs	r3, #0
 80005f2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                                                     DMA, IT, Polling, None.
                                                     This parameter can be a value of @ref FMAC_Buffer_Access. */

  sFmacConfig.OutputAccess = FMAC_BUFFER_ACCESS_DMA;/*!< Access to the output buffer (internal memory area):
 80005f6:	2301      	movs	r3, #1
 80005f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                     DMA, IT, Polling, None.
                                                     This parameter can be a value of @ref FMAC_Buffer_Access. */

  sFmacConfig.Clip = FMAC_CLIP_ENABLED; 			/*!< Enable or disable the clipping feature. If the q1.15 range
 80005fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
                                                     is exceeded, wrapping is done when the clipping feature is disabled
                                                     and saturation is done when the clipping feature is enabled.
                                                     This parameter can be a value of @ref FMAC_Clip_State. */

  sFmacConfig.Filter = FMAC_FUNC_CONVO_FIR; 		/*!< Filter type.
 8000602:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000606:	62bb      	str	r3, [r7, #40]	@ 0x28
                                                     This parameter can be a value
                                                     of @ref FMAC_Functions (filter related values). */

  sFmacConfig.P = FMAC_TAPS; 						/*!< Parameter P (vector length, number of filter taps, etc.). */
 8000608:	233b      	movs	r3, #59	@ 0x3b
 800060a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

  sFmacConfig.Q = 0; 								/*!< Parameter Q (vector length, etc.). Ignored if not needed. */
 800060e:	2300      	movs	r3, #0
 8000610:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  sFmacConfig.R = 0;  								/*!< Parameter R (gain, etc.). Ignored if not needed. */
 8000614:	2300      	movs	r3, #0
 8000616:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  if (HAL_FMAC_FilterConfig(&hfmac, &sFmacConfig) != HAL_OK) {
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	4619      	mov	r1, r3
 800061e:	4819      	ldr	r0, [pc, #100]	@ (8000684 <main+0xf4>)
 8000620:	f003 f8c7 	bl	80037b2 <HAL_FMAC_FilterConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <main+0x9e>
	  Error_Handler();
 800062a:	f000 fa99 	bl	8000b60 <Error_Handler>
  }

  // OPAMP Enable
  HAL_OPAMP_SelfCalibrate(&hopamp1);
 800062e:	4816      	ldr	r0, [pc, #88]	@ (8000688 <main+0xf8>)
 8000630:	f003 feef 	bl	8004412 <HAL_OPAMP_SelfCalibrate>
  HAL_OPAMP_Start(&hopamp1);
 8000634:	4814      	ldr	r0, [pc, #80]	@ (8000688 <main+0xf8>)
 8000636:	f003 febb 	bl	80043b0 <HAL_OPAMP_Start>

  // Start FMAC
  HAL_FMAC_FilterStart(&hfmac, (int16_t*)&FMAC_OutBuf, (uint16_t*)&sFmacConfig.OutputBufferSize);
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	330b      	adds	r3, #11
 800063e:	461a      	mov	r2, r3
 8000640:	4912      	ldr	r1, [pc, #72]	@ (800068c <main+0xfc>)
 8000642:	4810      	ldr	r0, [pc, #64]	@ (8000684 <main+0xf4>)
 8000644:	f003 f8c4 	bl	80037d0 <HAL_FMAC_FilterStart>

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000648:	217f      	movs	r1, #127	@ 0x7f
 800064a:	4811      	ldr	r0, [pc, #68]	@ (8000690 <main+0x100>)
 800064c:	f002 f890 	bl	8002770 <HAL_ADCEx_Calibration_Start>

  // Start ADC with DMA. ADC Convertation result will placed to FMAC->WDATA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&FMAC->WDATA, FMAC_IN_BUFFER_SIZE);
 8000650:	2201      	movs	r2, #1
 8000652:	4910      	ldr	r1, [pc, #64]	@ (8000694 <main+0x104>)
 8000654:	480e      	ldr	r0, [pc, #56]	@ (8000690 <main+0x100>)
 8000656:	f001 f9fd 	bl	8001a54 <HAL_ADC_Start_DMA>

  // Start DAC with DMA
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)&FMAC_OutBuf[0], 1, DAC_ALIGN_12B_R);
 800065a:	2300      	movs	r3, #0
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	4a0a      	ldr	r2, [pc, #40]	@ (800068c <main+0xfc>)
 8000662:	2100      	movs	r1, #0
 8000664:	480c      	ldr	r0, [pc, #48]	@ (8000698 <main+0x108>)
 8000666:	f002 fabb 	bl	8002be0 <HAL_DAC_Start_DMA>

  // Start Clock Timer
  HAL_TIM_Base_Start(&htim6);
 800066a:	480c      	ldr	r0, [pc, #48]	@ (800069c <main+0x10c>)
 800066c:	f005 f820 	bl	80056b0 <HAL_TIM_Base_Start>

  printf("\r\nStart\r\n");
 8000670:	480b      	ldr	r0, [pc, #44]	@ (80006a0 <main+0x110>)
 8000672:	f006 f8f3 	bl	800685c <puts>
  while (1)
  {
	  //ADC_Value = FMAC->WDATA;
	  //FMAC_Value = FMAC_OutBuf[0];

	  HAL_Delay(1);
 8000676:	2001      	movs	r0, #1
 8000678:	f000 fe02 	bl	8001280 <HAL_Delay>
 800067c:	e7fb      	b.n	8000676 <main+0xe6>
 800067e:	bf00      	nop
 8000680:	20000000 	.word	0x20000000
 8000684:	2000023c 	.word	0x2000023c
 8000688:	200002d4 	.word	0x200002d4
 800068c:	200003f0 	.word	0x200003f0
 8000690:	200000fc 	.word	0x200000fc
 8000694:	40021418 	.word	0x40021418
 8000698:	200001c8 	.word	0x200001c8
 800069c:	20000310 	.word	0x20000310
 80006a0:	08006f9c 	.word	0x08006f9c

080006a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b094      	sub	sp, #80	@ 0x50
 80006a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006aa:	f107 0318 	add.w	r3, r7, #24
 80006ae:	2238      	movs	r2, #56	@ 0x38
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f006 f9b2 	bl	8006a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
 80006c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006c6:	2000      	movs	r0, #0
 80006c8:	f003 ffc8 	bl	800465c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d6:	2302      	movs	r3, #2
 80006d8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006da:	2303      	movs	r3, #3
 80006dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006e2:	2355      	movs	r3, #85	@ 0x55
 80006e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ee:	2302      	movs	r3, #2
 80006f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f2:	f107 0318 	add.w	r3, r7, #24
 80006f6:	4618      	mov	r0, r3
 80006f8:	f004 f864 	bl	80047c4 <HAL_RCC_OscConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000702:	f000 fa2d 	bl	8000b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000706:	230f      	movs	r3, #15
 8000708:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070a:	2303      	movs	r3, #3
 800070c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000712:	2300      	movs	r3, #0
 8000714:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2104      	movs	r1, #4
 800071e:	4618      	mov	r0, r3
 8000720:	f004 fb62 	bl	8004de8 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800072a:	f000 fa19 	bl	8000b60 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	@ 0x30
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800073e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	2220      	movs	r2, #32
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f006 f963 	bl	8006a1c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000756:	4b33      	ldr	r3, [pc, #204]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000758:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800075c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV12;
 800075e:	4b31      	ldr	r3, [pc, #196]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000760:	f44f 12c0 	mov.w	r2, #1572864	@ 0x180000
 8000764:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000766:	4b2f      	ldr	r3, [pc, #188]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800076c:	4b2d      	ldr	r3, [pc, #180]	@ (8000824 <MX_ADC1_Init+0xec>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000772:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000778:	4b2a      	ldr	r3, [pc, #168]	@ (8000824 <MX_ADC1_Init+0xec>)
 800077a:	2200      	movs	r2, #0
 800077c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000780:	2204      	movs	r2, #4
 8000782:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000784:	4b27      	ldr	r3, [pc, #156]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000786:	2200      	movs	r2, #0
 8000788:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800078a:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <MX_ADC1_Init+0xec>)
 800078c:	2200      	movs	r2, #0
 800078e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000790:	4b24      	ldr	r3, [pc, #144]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000792:	2201      	movs	r2, #1
 8000794:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000796:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <MX_ADC1_Init+0xec>)
 8000798:	2200      	movs	r2, #0
 800079a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 800079e:	4b21      	ldr	r3, [pc, #132]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007a0:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80007a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80007b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80007be:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c6:	4817      	ldr	r0, [pc, #92]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007c8:	f000 ffc0 	bl	800174c <HAL_ADC_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80007d2:	f000 f9c5 	bl	8000b60 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007d6:	2300      	movs	r3, #0
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007de:	4619      	mov	r1, r3
 80007e0:	4810      	ldr	r0, [pc, #64]	@ (8000824 <MX_ADC1_Init+0xec>)
 80007e2:	f002 f827 	bl	8002834 <HAL_ADCEx_MultiModeConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80007ec:	f000 f9b8 	bl	8000b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 80007f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000828 <MX_ADC1_Init+0xf0>)
 80007f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007f4:	2306      	movs	r3, #6
 80007f6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007fc:	237f      	movs	r3, #127	@ 0x7f
 80007fe:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000800:	2304      	movs	r3, #4
 8000802:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	4619      	mov	r1, r3
 800080c:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_ADC1_Init+0xec>)
 800080e:	f001 f9f3 	bl	8001bf8 <HAL_ADC_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000818:	f000 f9a2 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	3730      	adds	r7, #48	@ 0x30
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000fc 	.word	0x200000fc
 8000828:	b6902000 	.word	0xb6902000

0800082c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08c      	sub	sp, #48	@ 0x30
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000832:	463b      	mov	r3, r7
 8000834:	2230      	movs	r2, #48	@ 0x30
 8000836:	2100      	movs	r1, #0
 8000838:	4618      	mov	r0, r3
 800083a:	f006 f8ef 	bl	8006a1c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800083e:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <MX_DAC1_Init+0x6c>)
 8000840:	4a16      	ldr	r2, [pc, #88]	@ (800089c <MX_DAC1_Init+0x70>)
 8000842:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000844:	4814      	ldr	r0, [pc, #80]	@ (8000898 <MX_DAC1_Init+0x6c>)
 8000846:	f002 f9a8 	bl	8002b9a <HAL_DAC_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000850:	f000 f986 	bl	8000b60 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000854:	2302      	movs	r3, #2
 8000856:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = ENABLE;
 8000858:	2301      	movs	r3, #1
 800085a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800085c:	2300      	movs	r3, #0
 800085e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000864:	231e      	movs	r3, #30
 8000866:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000868:	2300      	movs	r3, #0
 800086a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000870:	2301      	movs	r3, #1
 8000872:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000878:	463b      	mov	r3, r7
 800087a:	2200      	movs	r2, #0
 800087c:	4619      	mov	r1, r3
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <MX_DAC1_Init+0x6c>)
 8000880:	f002 faa0 	bl	8002dc4 <HAL_DAC_ConfigChannel>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800088a:	f000 f969 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	3730      	adds	r7, #48	@ 0x30
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200001c8 	.word	0x200001c8
 800089c:	50000800 	.word	0x50000800

080008a0 <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <MX_FMAC_Init+0x20>)
 80008a6:	4a07      	ldr	r2, [pc, #28]	@ (80008c4 <MX_FMAC_Init+0x24>)
 80008a8:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_FMAC_Init+0x20>)
 80008ac:	f002 ff40 	bl	8003730 <HAL_FMAC_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 80008b6:	f000 f953 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	2000023c 	.word	0x2000023c
 80008c4:	40021400 	.word	0x40021400

080008c8 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80008cc:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008ce:	4a13      	ldr	r2, [pc, #76]	@ (800091c <MX_OPAMP1_Init+0x54>)
 80008d0:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80008d2:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008da:	2240      	movs	r2, #64	@ 0x40
 80008dc:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO1;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008e0:	2204      	movs	r2, #4
 80008e2:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 80008f0:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 80008fe:	2200      	movs	r2, #0
 8000900:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000902:	4805      	ldr	r0, [pc, #20]	@ (8000918 <MX_OPAMP1_Init+0x50>)
 8000904:	f003 fc84 	bl	8004210 <HAL_OPAMP_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_OPAMP1_Init+0x4a>
  {
    Error_Handler();
 800090e:	f000 f927 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200002d4 	.word	0x200002d4
 800091c:	40010300 	.word	0x40010300

08000920 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <MX_TIM6_Init+0x64>)
 8000932:	4a15      	ldr	r2, [pc, #84]	@ (8000988 <MX_TIM6_Init+0x68>)
 8000934:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 8000936:	4b13      	ldr	r3, [pc, #76]	@ (8000984 <MX_TIM6_Init+0x64>)
 8000938:	22a9      	movs	r2, #169	@ 0xa9
 800093a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093c:	4b11      	ldr	r3, [pc, #68]	@ (8000984 <MX_TIM6_Init+0x64>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8000942:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <MX_TIM6_Init+0x64>)
 8000944:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000948:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094a:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <MX_TIM6_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <MX_TIM6_Init+0x64>)
 8000952:	f004 fe55 	bl	8005600 <HAL_TIM_Base_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800095c:	f000 f900 	bl	8000b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000960:	2320      	movs	r3, #32
 8000962:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000964:	2300      	movs	r3, #0
 8000966:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	4619      	mov	r1, r3
 800096c:	4805      	ldr	r0, [pc, #20]	@ (8000984 <MX_TIM6_Init+0x64>)
 800096e:	f004 ff9d 	bl	80058ac <HAL_TIMEx_MasterConfigSynchronization>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000978:	f000 f8f2 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000310 	.word	0x20000310
 8000988:	40001000 	.word	0x40001000

0800098c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000990:	4b22      	ldr	r3, [pc, #136]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 8000992:	4a23      	ldr	r2, [pc, #140]	@ (8000a20 <MX_USART1_UART_Init+0x94>)
 8000994:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000996:	4b21      	ldr	r3, [pc, #132]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 8000998:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800099c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800099e:	4b1f      	ldr	r3, [pc, #124]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009a4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009aa:	4b1c      	ldr	r3, [pc, #112]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009b0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009b2:	220c      	movs	r2, #12
 80009b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b6:	4b19      	ldr	r3, [pc, #100]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009bc:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c2:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009c8:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ce:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009d4:	4811      	ldr	r0, [pc, #68]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009d6:	f004 ffeb 	bl	80059b0 <HAL_UART_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009e0:	f000 f8be 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e4:	2100      	movs	r1, #0
 80009e6:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009e8:	f005 fd56 	bl	8006498 <HAL_UARTEx_SetTxFifoThreshold>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009f2:	f000 f8b5 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f6:	2100      	movs	r1, #0
 80009f8:	4808      	ldr	r0, [pc, #32]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 80009fa:	f005 fd8b 	bl	8006514 <HAL_UARTEx_SetRxFifoThreshold>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a04:	f000 f8ac 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <MX_USART1_UART_Init+0x90>)
 8000a0a:	f005 fd0c 	bl	8006426 <HAL_UARTEx_DisableFifoMode>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a14:	f000 f8a4 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	2000035c 	.word	0x2000035c
 8000a20:	40013800 	.word	0x40013800

08000a24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_DMA_Init+0x70>)
 8000a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a2e:	4a19      	ldr	r2, [pc, #100]	@ (8000a94 <MX_DMA_Init+0x70>)
 8000a30:	f043 0304 	orr.w	r3, r3, #4
 8000a34:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a36:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <MX_DMA_Init+0x70>)
 8000a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a3a:	f003 0304 	and.w	r3, r3, #4
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a42:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <MX_DMA_Init+0x70>)
 8000a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a46:	4a13      	ldr	r2, [pc, #76]	@ (8000a94 <MX_DMA_Init+0x70>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a4e:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <MX_DMA_Init+0x70>)
 8000a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	200b      	movs	r0, #11
 8000a60:	f002 f867 	bl	8002b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a64:	200b      	movs	r0, #11
 8000a66:	f002 f87e 	bl	8002b66 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	200c      	movs	r0, #12
 8000a70:	f002 f85f 	bl	8002b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a74:	200c      	movs	r0, #12
 8000a76:	f002 f876 	bl	8002b66 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	200d      	movs	r0, #13
 8000a80:	f002 f857 	bl	8002b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000a84:	200d      	movs	r0, #13
 8000a86:	f002 f86e 	bl	8002b66 <HAL_NVIC_EnableIRQ>

}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40021000 	.word	0x40021000

08000a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	@ 0x28
 8000a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	609a      	str	r2, [r3, #8]
 8000aaa:	60da      	str	r2, [r3, #12]
 8000aac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aae:	4b2a      	ldr	r3, [pc, #168]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab2:	4a29      	ldr	r2, [pc, #164]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000ab4:	f043 0304 	orr.w	r3, r3, #4
 8000ab8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aba:	4b27      	ldr	r3, [pc, #156]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ac6:	4b24      	ldr	r3, [pc, #144]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aca:	4a23      	ldr	r2, [pc, #140]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000acc:	f043 0320 	orr.w	r3, r3, #32
 8000ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad2:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad6:	f003 0320 	and.w	r3, r3, #32
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aea:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af6:	4b18      	ldr	r3, [pc, #96]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afa:	4a17      	ldr	r2, [pc, #92]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000afc:	f043 0302 	orr.w	r3, r3, #2
 8000b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b02:	4b15      	ldr	r3, [pc, #84]	@ (8000b58 <MX_GPIO_Init+0xc0>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b06:	f003 0302 	and.w	r3, r3, #2
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2140      	movs	r1, #64	@ 0x40
 8000b12:	4812      	ldr	r0, [pc, #72]	@ (8000b5c <MX_GPIO_Init+0xc4>)
 8000b14:	f003 fb64 	bl	80041e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000b18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b22:	2302      	movs	r3, #2
 8000b24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	@ (8000b5c <MX_GPIO_Init+0xc4>)
 8000b2e:	f003 f9d5 	bl	8003edc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b32:	2340      	movs	r3, #64	@ 0x40
 8000b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b36:	2301      	movs	r3, #1
 8000b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	4619      	mov	r1, r3
 8000b48:	4804      	ldr	r0, [pc, #16]	@ (8000b5c <MX_GPIO_Init+0xc4>)
 8000b4a:	f003 f9c7 	bl	8003edc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b4e:	bf00      	nop
 8000b50:	3728      	adds	r7, #40	@ 0x28
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	48000800 	.word	0x48000800

08000b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b64:	b672      	cpsid	i
}
 8000b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <Error_Handler+0x8>

08000b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b76:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b8e:	4a08      	ldr	r2, [pc, #32]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b94:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b96:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ba2:	f003 fdff 	bl	80047a4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b094      	sub	sp, #80	@ 0x50
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	2244      	movs	r2, #68	@ 0x44
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f005 ff29 	bl	8006a1c <memset>
  if(hadc->Instance==ADC1)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bd2:	d146      	bne.n	8000c62 <HAL_ADC_MspInit+0xae>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000bd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bd8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000bda:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000bde:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000be0:	f107 030c 	add.w	r3, r7, #12
 8000be4:	4618      	mov	r0, r3
 8000be6:	f004 fb1b 	bl	8005220 <HAL_RCCEx_PeriphCLKConfig>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 8000bf0:	f7ff ffb6 	bl	8000b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c6c <HAL_ADC_MspInit+0xb8>)
 8000bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf8:	4a1c      	ldr	r2, [pc, #112]	@ (8000c6c <HAL_ADC_MspInit+0xb8>)
 8000bfa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c00:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <HAL_ADC_MspInit+0xb8>)
 8000c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	68bb      	ldr	r3, [r7, #8]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c0c:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c0e:	4a19      	ldr	r2, [pc, #100]	@ (8000c74 <HAL_ADC_MspInit+0xc0>)
 8000c10:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c12:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c14:	2205      	movs	r2, #5
 8000c16:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c18:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c26:	2280      	movs	r2, #128	@ 0x80
 8000c28:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c30:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c32:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c38:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c3c:	2220      	movs	r2, #32
 8000c3e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c40:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c46:	480a      	ldr	r0, [pc, #40]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c48:	f002 fb00 	bl	800324c <HAL_DMA_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_ADC_MspInit+0xa2>
    {
      Error_Handler();
 8000c52:	f7ff ff85 	bl	8000b60 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a05      	ldr	r2, [pc, #20]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c5a:	655a      	str	r2, [r3, #84]	@ 0x54
 8000c5c:	4a04      	ldr	r2, [pc, #16]	@ (8000c70 <HAL_ADC_MspInit+0xbc>)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c62:	bf00      	nop
 8000c64:	3750      	adds	r7, #80	@ 0x50
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	20000168 	.word	0x20000168
 8000c74:	40020008 	.word	0x40020008

08000c78 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	@ 0x28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a2b      	ldr	r2, [pc, #172]	@ (8000d44 <HAL_DAC_MspInit+0xcc>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d14f      	bne.n	8000d3a <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d48 <HAL_DAC_MspInit+0xd0>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8000d48 <HAL_DAC_MspInit+0xd0>)
 8000ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ca6:	4b28      	ldr	r3, [pc, #160]	@ (8000d48 <HAL_DAC_MspInit+0xd0>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000caa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cae:	613b      	str	r3, [r7, #16]
 8000cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	4b25      	ldr	r3, [pc, #148]	@ (8000d48 <HAL_DAC_MspInit+0xd0>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb6:	4a24      	ldr	r2, [pc, #144]	@ (8000d48 <HAL_DAC_MspInit+0xd0>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbe:	4b22      	ldr	r3, [pc, #136]	@ (8000d48 <HAL_DAC_MspInit+0xd0>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cca:	2310      	movs	r3, #16
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce0:	f003 f8fc 	bl	8003edc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8000ce4:	4b19      	ldr	r3, [pc, #100]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8000d50 <HAL_DAC_MspInit+0xd8>)
 8000ce8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000cec:	2206      	movs	r2, #6
 8000cee:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cf0:	4b16      	ldr	r3, [pc, #88]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000cf2:	2210      	movs	r2, #16
 8000cf4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf6:	4b15      	ldr	r3, [pc, #84]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000cfc:	4b13      	ldr	r3, [pc, #76]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000cfe:	2280      	movs	r2, #128	@ 0x80
 8000d00:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d02:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d08:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d0a:	4b10      	ldr	r3, [pc, #64]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d10:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d14:	2220      	movs	r2, #32
 8000d16:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000d1e:	480b      	ldr	r0, [pc, #44]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d20:	f002 fa94 	bl	800324c <HAL_DMA_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000d2a:	f7ff ff19 	bl	8000b60 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a06      	ldr	r2, [pc, #24]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	4a05      	ldr	r2, [pc, #20]	@ (8000d4c <HAL_DAC_MspInit+0xd4>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000d3a:	bf00      	nop
 8000d3c:	3728      	adds	r7, #40	@ 0x28
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	50000800 	.word	0x50000800
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	200001dc 	.word	0x200001dc
 8000d50:	40020030 	.word	0x40020030

08000d54 <HAL_FMAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfmac: FMAC handle pointer
  * @retval None
  */
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a1e      	ldr	r2, [pc, #120]	@ (8000ddc <HAL_FMAC_MspInit+0x88>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d136      	bne.n	8000dd4 <HAL_FMAC_MspInit+0x80>
  {
    /* USER CODE BEGIN FMAC_MspInit 0 */

    /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8000d66:	4b1e      	ldr	r3, [pc, #120]	@ (8000de0 <HAL_FMAC_MspInit+0x8c>)
 8000d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8000de0 <HAL_FMAC_MspInit+0x8c>)
 8000d6c:	f043 0310 	orr.w	r3, r3, #16
 8000d70:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d72:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <HAL_FMAC_MspInit+0x8c>)
 8000d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d76:	f003 0310 	and.w	r3, r3, #16
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]

    /* FMAC DMA Init */
    /* FMAC_READ Init */
    hdma_fmac_read.Instance = DMA1_Channel2;
 8000d7e:	4b19      	ldr	r3, [pc, #100]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000d80:	4a19      	ldr	r2, [pc, #100]	@ (8000de8 <HAL_FMAC_MspInit+0x94>)
 8000d82:	601a      	str	r2, [r3, #0]
    hdma_fmac_read.Init.Request = DMA_REQUEST_FMAC_READ;
 8000d84:	4b17      	ldr	r3, [pc, #92]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000d86:	226e      	movs	r2, #110	@ 0x6e
 8000d88:	605a      	str	r2, [r3, #4]
    hdma_fmac_read.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d8a:	4b16      	ldr	r3, [pc, #88]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
    hdma_fmac_read.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d90:	4b14      	ldr	r3, [pc, #80]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	60da      	str	r2, [r3, #12]
    hdma_fmac_read.Init.MemInc = DMA_MINC_ENABLE;
 8000d96:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000d98:	2280      	movs	r2, #128	@ 0x80
 8000d9a:	611a      	str	r2, [r3, #16]
    hdma_fmac_read.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d9c:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000d9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000da2:	615a      	str	r2, [r3, #20]
    hdma_fmac_read.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000daa:	619a      	str	r2, [r3, #24]
    hdma_fmac_read.Init.Mode = DMA_CIRCULAR;
 8000dac:	4b0d      	ldr	r3, [pc, #52]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000dae:	2220      	movs	r2, #32
 8000db0:	61da      	str	r2, [r3, #28]
    hdma_fmac_read.Init.Priority = DMA_PRIORITY_LOW;
 8000db2:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_fmac_read) != HAL_OK)
 8000db8:	480a      	ldr	r0, [pc, #40]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000dba:	f002 fa47 	bl	800324c <HAL_DMA_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <HAL_FMAC_MspInit+0x74>
    {
      Error_Handler();
 8000dc4:	f7ff fecc 	bl	8000b60 <Error_Handler>
    }

    __HAL_LINKDMA(hfmac,hdmaOut,hdma_fmac_read);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a06      	ldr	r2, [pc, #24]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000dcc:	629a      	str	r2, [r3, #40]	@ 0x28
 8000dce:	4a05      	ldr	r2, [pc, #20]	@ (8000de4 <HAL_FMAC_MspInit+0x90>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END FMAC_MspInit 1 */

  }

}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40021400 	.word	0x40021400
 8000de0:	40021000 	.word	0x40021000
 8000de4:	20000274 	.word	0x20000274
 8000de8:	4002001c 	.word	0x4002001c

08000dec <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 030c 	add.w	r3, r7, #12
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0f      	ldr	r2, [pc, #60]	@ (8000e48 <HAL_OPAMP_MspInit+0x5c>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d118      	bne.n	8000e40 <HAL_OPAMP_MspInit+0x54>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <HAL_OPAMP_MspInit+0x60>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e12:	4a0e      	ldr	r2, [pc, #56]	@ (8000e4c <HAL_OPAMP_MspInit+0x60>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <HAL_OPAMP_MspInit+0x60>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP1 GPIO Configuration
    PA3     ------> OPAMP1_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e26:	2308      	movs	r3, #8
 8000e28:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e32:	f107 030c 	add.w	r3, r7, #12
 8000e36:	4619      	mov	r1, r3
 8000e38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e3c:	f003 f84e 	bl	8003edc <HAL_GPIO_Init>

    /* USER CODE END OPAMP1_MspInit 1 */

  }

}
 8000e40:	bf00      	nop
 8000e42:	3720      	adds	r7, #32
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40010300 	.word	0x40010300
 8000e4c:	40021000 	.word	0x40021000

08000e50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <HAL_TIM_Base_MspInit+0x38>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d10b      	bne.n	8000e7a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e62:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <HAL_TIM_Base_MspInit+0x3c>)
 8000e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e66:	4a09      	ldr	r2, [pc, #36]	@ (8000e8c <HAL_TIM_Base_MspInit+0x3c>)
 8000e68:	f043 0310 	orr.w	r3, r3, #16
 8000e6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e6e:	4b07      	ldr	r3, [pc, #28]	@ (8000e8c <HAL_TIM_Base_MspInit+0x3c>)
 8000e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e72:	f003 0310 	and.w	r3, r3, #16
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000e7a:	bf00      	nop
 8000e7c:	3714      	adds	r7, #20
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40001000 	.word	0x40001000
 8000e8c:	40021000 	.word	0x40021000

08000e90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b09c      	sub	sp, #112	@ 0x70
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ea8:	f107 0318 	add.w	r3, r7, #24
 8000eac:	2244      	movs	r2, #68	@ 0x44
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f005 fdb3 	bl	8006a1c <memset>
  if(huart->Instance==USART1)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a2d      	ldr	r2, [pc, #180]	@ (8000f70 <HAL_UART_MspInit+0xe0>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d153      	bne.n	8000f68 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ec8:	f107 0318 	add.w	r3, r7, #24
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f004 f9a7 	bl	8005220 <HAL_RCCEx_PeriphCLKConfig>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ed8:	f7ff fe42 	bl	8000b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000edc:	4b25      	ldr	r3, [pc, #148]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ee0:	4a24      	ldr	r2, [pc, #144]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000ee2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee6:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ee8:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000eea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ef0:	617b      	str	r3, [r7, #20]
 8000ef2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000efa:	f043 0304 	orr.w	r3, r3, #4
 8000efe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f00:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	613b      	str	r3, [r7, #16]
 8000f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0c:	4b19      	ldr	r3, [pc, #100]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	4a18      	ldr	r2, [pc, #96]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f18:	4b16      	ldr	r3, [pc, #88]	@ (8000f74 <HAL_UART_MspInit+0xe4>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f24:	2310      	movs	r3, #16
 8000f26:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f34:	2307      	movs	r3, #7
 8000f36:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f38:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	480e      	ldr	r0, [pc, #56]	@ (8000f78 <HAL_UART_MspInit+0xe8>)
 8000f40:	f002 ffcc 	bl	8003edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f52:	2300      	movs	r3, #0
 8000f54:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f56:	2307      	movs	r3, #7
 8000f58:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f64:	f002 ffba 	bl	8003edc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000f68:	bf00      	nop
 8000f6a:	3770      	adds	r7, #112	@ 0x70
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40013800 	.word	0x40013800
 8000f74:	40021000 	.word	0x40021000
 8000f78:	48000800 	.word	0x48000800

08000f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <NMI_Handler+0x4>

08000f84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <HardFault_Handler+0x4>

08000f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <MemManage_Handler+0x4>

08000f94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd2:	f000 f937 	bl	8001244 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000fe0:	4802      	ldr	r0, [pc, #8]	@ (8000fec <DMA1_Channel1_IRQHandler+0x10>)
 8000fe2:	f002 fa56 	bl	8003492 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000168 	.word	0x20000168

08000ff0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_fmac_read);
 8000ff4:	4802      	ldr	r0, [pc, #8]	@ (8001000 <DMA1_Channel2_IRQHandler+0x10>)
 8000ff6:	f002 fa4c 	bl	8003492 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000274 	.word	0x20000274

08001004 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <DMA1_Channel3_IRQHandler+0x10>)
 800100a:	f002 fa42 	bl	8003492 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	200001dc 	.word	0x200001dc

08001018 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
 8001028:	e00a      	b.n	8001040 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800102a:	f3af 8000 	nop.w
 800102e:	4601      	mov	r1, r0
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	1c5a      	adds	r2, r3, #1
 8001034:	60ba      	str	r2, [r7, #8]
 8001036:	b2ca      	uxtb	r2, r1
 8001038:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3301      	adds	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
 8001040:	697a      	ldr	r2, [r7, #20]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	429a      	cmp	r2, r3
 8001046:	dbf0      	blt.n	800102a <_read+0x12>
  }

  return len;
 8001048:	687b      	ldr	r3, [r7, #4]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800105a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800105e:	4618      	mov	r0, r3
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800106a:	b480      	push	{r7}
 800106c:	b083      	sub	sp, #12
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800107a:	605a      	str	r2, [r3, #4]
  return 0;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <_isatty>:

int _isatty(int file)
{
 800108a:	b480      	push	{r7}
 800108c:	b083      	sub	sp, #12
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
	...

080010bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010c4:	4a14      	ldr	r2, [pc, #80]	@ (8001118 <_sbrk+0x5c>)
 80010c6:	4b15      	ldr	r3, [pc, #84]	@ (800111c <_sbrk+0x60>)
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d0:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <_sbrk+0x64>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d102      	bne.n	80010de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010d8:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <_sbrk+0x64>)
 80010da:	4a12      	ldr	r2, [pc, #72]	@ (8001124 <_sbrk+0x68>)
 80010dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010de:	4b10      	ldr	r3, [pc, #64]	@ (8001120 <_sbrk+0x64>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4413      	add	r3, r2
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d207      	bcs.n	80010fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010ec:	f005 fce4 	bl	8006ab8 <__errno>
 80010f0:	4603      	mov	r3, r0
 80010f2:	220c      	movs	r2, #12
 80010f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010fa:	e009      	b.n	8001110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010fc:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <_sbrk+0x64>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001102:	4b07      	ldr	r3, [pc, #28]	@ (8001120 <_sbrk+0x64>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <_sbrk+0x64>)
 800110c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800110e:	68fb      	ldr	r3, [r7, #12]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20008000 	.word	0x20008000
 800111c:	00000400 	.word	0x00000400
 8001120:	200003f4 	.word	0x200003f4
 8001124:	20000548 	.word	0x20000548

08001128 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <SystemInit+0x20>)
 800112e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001132:	4a05      	ldr	r2, [pc, #20]	@ (8001148 <SystemInit+0x20>)
 8001134:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001138:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800114c:	480d      	ldr	r0, [pc, #52]	@ (8001184 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800114e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001150:	f7ff ffea 	bl	8001128 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001154:	480c      	ldr	r0, [pc, #48]	@ (8001188 <LoopForever+0x6>)
  ldr r1, =_edata
 8001156:	490d      	ldr	r1, [pc, #52]	@ (800118c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001158:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <LoopForever+0xe>)
  movs r3, #0
 800115a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800115c:	e002      	b.n	8001164 <LoopCopyDataInit>

0800115e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001162:	3304      	adds	r3, #4

08001164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001168:	d3f9      	bcc.n	800115e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116a:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <LoopForever+0x12>)
  ldr r4, =_ebss
 800116c:	4c0a      	ldr	r4, [pc, #40]	@ (8001198 <LoopForever+0x16>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001170:	e001      	b.n	8001176 <LoopFillZerobss>

08001172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001174:	3204      	adds	r2, #4

08001176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001178:	d3fb      	bcc.n	8001172 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800117a:	f005 fca3 	bl	8006ac4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800117e:	f7ff fa07 	bl	8000590 <main>

08001182 <LoopForever>:

LoopForever:
    b LoopForever
 8001182:	e7fe      	b.n	8001182 <LoopForever>
  ldr   r0, =_estack
 8001184:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800118c:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8001190:	08006ff8 	.word	0x08006ff8
  ldr r2, =_sbss
 8001194:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8001198:	20000548 	.word	0x20000548

0800119c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800119c:	e7fe      	b.n	800119c <ADC1_2_IRQHandler>

0800119e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011a4:	2300      	movs	r3, #0
 80011a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a8:	2003      	movs	r0, #3
 80011aa:	f001 fcb7 	bl	8002b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ae:	200f      	movs	r0, #15
 80011b0:	f000 f80e 	bl	80011d0 <HAL_InitTick>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d002      	beq.n	80011c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	e001      	b.n	80011c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011c0:	f7ff fcd4 	bl	8000b6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011c4:	79fb      	ldrb	r3, [r7, #7]

}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011d8:	2300      	movs	r3, #0
 80011da:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80011dc:	4b16      	ldr	r3, [pc, #88]	@ (8001238 <HAL_InitTick+0x68>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d022      	beq.n	800122a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80011e4:	4b15      	ldr	r3, [pc, #84]	@ (800123c <HAL_InitTick+0x6c>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <HAL_InitTick+0x68>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80011f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80011f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f8:	4618      	mov	r0, r3
 80011fa:	f001 fcc2 	bl	8002b82 <HAL_SYSTICK_Config>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d10f      	bne.n	8001224 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b0f      	cmp	r3, #15
 8001208:	d809      	bhi.n	800121e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120a:	2200      	movs	r2, #0
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001212:	f001 fc8e 	bl	8002b32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001216:	4a0a      	ldr	r2, [pc, #40]	@ (8001240 <HAL_InitTick+0x70>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6013      	str	r3, [r2, #0]
 800121c:	e007      	b.n	800122e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	73fb      	strb	r3, [r7, #15]
 8001222:	e004      	b.n	800122e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	73fb      	strb	r3, [r7, #15]
 8001228:	e001      	b.n	800122e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800122e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000080 	.word	0x20000080
 800123c:	20000078 	.word	0x20000078
 8001240:	2000007c 	.word	0x2000007c

08001244 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001248:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <HAL_IncTick+0x1c>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <HAL_IncTick+0x20>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4413      	add	r3, r2
 8001252:	4a03      	ldr	r2, [pc, #12]	@ (8001260 <HAL_IncTick+0x1c>)
 8001254:	6013      	str	r3, [r2, #0]
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	200003f8 	.word	0x200003f8
 8001264:	20000080 	.word	0x20000080

08001268 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  return uwTick;
 800126c:	4b03      	ldr	r3, [pc, #12]	@ (800127c <HAL_GetTick+0x14>)
 800126e:	681b      	ldr	r3, [r3, #0]
}
 8001270:	4618      	mov	r0, r3
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	200003f8 	.word	0x200003f8

08001280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001288:	f7ff ffee 	bl	8001268 <HAL_GetTick>
 800128c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001298:	d004      	beq.n	80012a4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800129a:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <HAL_Delay+0x40>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	4413      	add	r3, r2
 80012a2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012a4:	bf00      	nop
 80012a6:	f7ff ffdf 	bl	8001268 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d8f7      	bhi.n	80012a6 <HAL_Delay+0x26>
  {
  }
}
 80012b6:	bf00      	nop
 80012b8:	bf00      	nop
 80012ba:	3710      	adds	r7, #16
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000080 	.word	0x20000080

080012c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	431a      	orrs	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	609a      	str	r2, [r3, #8]
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
 80012f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	431a      	orrs	r2, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	609a      	str	r2, [r3, #8]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001320:	4618      	mov	r0, r3
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800132c:	b480      	push	{r7}
 800132e:	b087      	sub	sp, #28
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	3360      	adds	r3, #96	@ 0x60
 800133e:	461a      	mov	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <LL_ADC_SetOffset+0x44>)
 800134e:	4013      	ands	r3, r2
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	430a      	orrs	r2, r1
 800135a:	4313      	orrs	r3, r2
 800135c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001364:	bf00      	nop
 8001366:	371c      	adds	r7, #28
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	03fff000 	.word	0x03fff000

08001374 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3360      	adds	r3, #96	@ 0x60
 8001382:	461a      	mov	r2, r3
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	4413      	add	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001394:	4618      	mov	r0, r3
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b087      	sub	sp, #28
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3360      	adds	r3, #96	@ 0x60
 80013b0:	461a      	mov	r2, r3
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	431a      	orrs	r2, r3
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80013ca:	bf00      	nop
 80013cc:	371c      	adds	r7, #28
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b087      	sub	sp, #28
 80013da:	af00      	add	r7, sp, #0
 80013dc:	60f8      	str	r0, [r7, #12]
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3360      	adds	r3, #96	@ 0x60
 80013e6:	461a      	mov	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	431a      	orrs	r2, r3
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001400:	bf00      	nop
 8001402:	371c      	adds	r7, #28
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800140c:	b480      	push	{r7}
 800140e:	b087      	sub	sp, #28
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	3360      	adds	r3, #96	@ 0x60
 800141c:	461a      	mov	r2, r3
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4413      	add	r3, r2
 8001424:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	431a      	orrs	r2, r3
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001436:	bf00      	nop
 8001438:	371c      	adds	r7, #28
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	695b      	ldr	r3, [r3, #20]
 8001450:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	431a      	orrs	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	615a      	str	r2, [r3, #20]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800147c:	2301      	movs	r3, #1
 800147e:	e000      	b.n	8001482 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800148e:	b480      	push	{r7}
 8001490:	b087      	sub	sp, #28
 8001492:	af00      	add	r7, sp, #0
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	3330      	adds	r3, #48	@ 0x30
 800149e:	461a      	mov	r2, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	f003 030c 	and.w	r3, r3, #12
 80014aa:	4413      	add	r3, r2
 80014ac:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	f003 031f 	and.w	r3, r3, #31
 80014b8:	211f      	movs	r1, #31
 80014ba:	fa01 f303 	lsl.w	r3, r1, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	401a      	ands	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	0e9b      	lsrs	r3, r3, #26
 80014c6:	f003 011f 	and.w	r1, r3, #31
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	f003 031f 	and.w	r3, r3, #31
 80014d0:	fa01 f303 	lsl.w	r3, r1, r3
 80014d4:	431a      	orrs	r2, r3
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80014da:	bf00      	nop
 80014dc:	371c      	adds	r7, #28
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b087      	sub	sp, #28
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	60b9      	str	r1, [r7, #8]
 80014f0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	3314      	adds	r3, #20
 80014f6:	461a      	mov	r2, r3
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	0e5b      	lsrs	r3, r3, #25
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	4413      	add	r3, r2
 8001504:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	0d1b      	lsrs	r3, r3, #20
 800150e:	f003 031f 	and.w	r3, r3, #31
 8001512:	2107      	movs	r1, #7
 8001514:	fa01 f303 	lsl.w	r3, r1, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	401a      	ands	r2, r3
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	0d1b      	lsrs	r3, r3, #20
 8001520:	f003 031f 	and.w	r3, r3, #31
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	431a      	orrs	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001530:	bf00      	nop
 8001532:	371c      	adds	r7, #28
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001554:	43db      	mvns	r3, r3
 8001556:	401a      	ands	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0318 	and.w	r3, r3, #24
 800155e:	4908      	ldr	r1, [pc, #32]	@ (8001580 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001560:	40d9      	lsrs	r1, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	400b      	ands	r3, r1
 8001566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800156a:	431a      	orrs	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	0007ffff 	.word	0x0007ffff

08001584 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f003 031f 	and.w	r3, r3, #31
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80015b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	6093      	str	r3, [r2, #8]
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80015d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80015d8:	d101      	bne.n	80015de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80015da:	2301      	movs	r3, #1
 80015dc:	e000      	b.n	80015e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80015fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001600:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001624:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001628:	d101      	bne.n	800162e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800162a:	2301      	movs	r3, #1
 800162c:	e000      	b.n	8001630 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800164c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001650:	f043 0201 	orr.w	r2, r3, #1
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001674:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001678:	f043 0202 	orr.w	r2, r3, #2
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	2b01      	cmp	r3, #1
 800169e:	d101      	bne.n	80016a4 <LL_ADC_IsEnabled+0x18>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <LL_ADC_IsEnabled+0x1a>
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d101      	bne.n	80016ca <LL_ADC_IsDisableOngoing+0x18>
 80016c6:	2301      	movs	r3, #1
 80016c8:	e000      	b.n	80016cc <LL_ADC_IsDisableOngoing+0x1a>
 80016ca:	2300      	movs	r3, #0
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016ec:	f043 0204 	orr.w	r2, r3, #4
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b04      	cmp	r3, #4
 8001712:	d101      	bne.n	8001718 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b08      	cmp	r3, #8
 8001738:	d101      	bne.n	800173e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800173a:	2301      	movs	r3, #1
 800173c:	e000      	b.n	8001740 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800174c:	b590      	push	{r4, r7, lr}
 800174e:	b089      	sub	sp, #36	@ 0x24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001754:	2300      	movs	r3, #0
 8001756:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e167      	b.n	8001a36 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001770:	2b00      	cmp	r3, #0
 8001772:	d109      	bne.n	8001788 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff fa1d 	bl	8000bb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2200      	movs	r2, #0
 800177e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff19 	bl	80015c4 <LL_ADC_IsDeepPowerDownEnabled>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d004      	beq.n	80017a2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff feff 	bl	80015a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff ff34 	bl	8001614 <LL_ADC_IsInternalRegulatorEnabled>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d115      	bne.n	80017de <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff ff18 	bl	80015ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017bc:	4ba0      	ldr	r3, [pc, #640]	@ (8001a40 <HAL_ADC_Init+0x2f4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	099b      	lsrs	r3, r3, #6
 80017c2:	4aa0      	ldr	r2, [pc, #640]	@ (8001a44 <HAL_ADC_Init+0x2f8>)
 80017c4:	fba2 2303 	umull	r2, r3, r2, r3
 80017c8:	099b      	lsrs	r3, r3, #6
 80017ca:	3301      	adds	r3, #1
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017d0:	e002      	b.n	80017d8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	3b01      	subs	r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f9      	bne.n	80017d2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ff16 	bl	8001614 <LL_ADC_IsInternalRegulatorEnabled>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d10d      	bne.n	800180a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f2:	f043 0210 	orr.w	r2, r3, #16
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017fe:	f043 0201 	orr.w	r2, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ff76 	bl	8001700 <LL_ADC_REG_IsConversionOngoing>
 8001814:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800181a:	f003 0310 	and.w	r3, r3, #16
 800181e:	2b00      	cmp	r3, #0
 8001820:	f040 8100 	bne.w	8001a24 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	2b00      	cmp	r3, #0
 8001828:	f040 80fc 	bne.w	8001a24 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001830:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001834:	f043 0202 	orr.w	r2, r3, #2
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff23 	bl	800168c <LL_ADC_IsEnabled>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d111      	bne.n	8001870 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800184c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001850:	f7ff ff1c 	bl	800168c <LL_ADC_IsEnabled>
 8001854:	4604      	mov	r4, r0
 8001856:	487c      	ldr	r0, [pc, #496]	@ (8001a48 <HAL_ADC_Init+0x2fc>)
 8001858:	f7ff ff18 	bl	800168c <LL_ADC_IsEnabled>
 800185c:	4603      	mov	r3, r0
 800185e:	4323      	orrs	r3, r4
 8001860:	2b00      	cmp	r3, #0
 8001862:	d105      	bne.n	8001870 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	4619      	mov	r1, r3
 800186a:	4878      	ldr	r0, [pc, #480]	@ (8001a4c <HAL_ADC_Init+0x300>)
 800186c:	f7ff fd2a 	bl	80012c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	7f5b      	ldrb	r3, [r3, #29]
 8001874:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800187a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001880:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001886:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800188e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800189a:	2b01      	cmp	r3, #1
 800189c:	d106      	bne.n	80018ac <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a2:	3b01      	subs	r3, #1
 80018a4:	045b      	lsls	r3, r3, #17
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d009      	beq.n	80018c8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68da      	ldr	r2, [r3, #12]
 80018ce:	4b60      	ldr	r3, [pc, #384]	@ (8001a50 <HAL_ADC_Init+0x304>)
 80018d0:	4013      	ands	r3, r2
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	6812      	ldr	r2, [r2, #0]
 80018d6:	69b9      	ldr	r1, [r7, #24]
 80018d8:	430b      	orrs	r3, r1
 80018da:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	430a      	orrs	r2, r1
 80018f0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff ff15 	bl	8001726 <LL_ADC_INJ_IsConversionOngoing>
 80018fc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d16d      	bne.n	80019e0 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d16a      	bne.n	80019e0 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800190e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001916:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001918:	4313      	orrs	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001926:	f023 0302 	bic.w	r3, r3, #2
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	69b9      	ldr	r1, [r7, #24]
 8001930:	430b      	orrs	r3, r1
 8001932:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d017      	beq.n	800196c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	691a      	ldr	r2, [r3, #16]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800194a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001954:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001958:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6911      	ldr	r1, [r2, #16]
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	430b      	orrs	r3, r1
 8001966:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800196a:	e013      	b.n	8001994 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	691a      	ldr	r2, [r3, #16]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800197a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800198c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001990:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800199a:	2b01      	cmp	r3, #1
 800199c:	d118      	bne.n	80019d0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80019a8:	f023 0304 	bic.w	r3, r3, #4
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80019b4:	4311      	orrs	r1, r2
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80019ba:	4311      	orrs	r1, r2
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80019c0:	430a      	orrs	r2, r1
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f042 0201 	orr.w	r2, r2, #1
 80019cc:	611a      	str	r2, [r3, #16]
 80019ce:	e007      	b.n	80019e0 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	691a      	ldr	r2, [r3, #16]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d10c      	bne.n	8001a02 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f023 010f 	bic.w	r1, r3, #15
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	1e5a      	subs	r2, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a00:	e007      	b.n	8001a12 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 020f 	bic.w	r2, r2, #15
 8001a10:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a16:	f023 0303 	bic.w	r3, r3, #3
 8001a1a:	f043 0201 	orr.w	r2, r3, #1
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a22:	e007      	b.n	8001a34 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a28:	f043 0210 	orr.w	r2, r3, #16
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a34:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	@ 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000078 	.word	0x20000078
 8001a44:	053e2d63 	.word	0x053e2d63
 8001a48:	50000100 	.word	0x50000100
 8001a4c:	50000300 	.word	0x50000300
 8001a50:	fff04007 	.word	0xfff04007

08001a54 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a60:	4851      	ldr	r0, [pc, #324]	@ (8001ba8 <HAL_ADC_Start_DMA+0x154>)
 8001a62:	f7ff fd8f 	bl	8001584 <LL_ADC_GetMultimode>
 8001a66:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fe47 	bl	8001700 <LL_ADC_REG_IsConversionOngoing>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f040 808f 	bne.w	8001b98 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_ADC_Start_DMA+0x34>
 8001a84:	2302      	movs	r3, #2
 8001a86:	e08a      	b.n	8001b9e <HAL_ADC_Start_DMA+0x14a>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d005      	beq.n	8001aa2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	2b05      	cmp	r3, #5
 8001a9a:	d002      	beq.n	8001aa2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	2b09      	cmp	r3, #9
 8001aa0:	d173      	bne.n	8001b8a <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001aa2:	68f8      	ldr	r0, [r7, #12]
 8001aa4:	f000 fc98 	bl	80023d8 <ADC_Enable>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d166      	bne.n	8001b80 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001aba:	f023 0301 	bic.w	r3, r3, #1
 8001abe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a38      	ldr	r2, [pc, #224]	@ (8001bac <HAL_ADC_Start_DMA+0x158>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d002      	beq.n	8001ad6 <HAL_ADC_Start_DMA+0x82>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	e001      	b.n	8001ada <HAL_ADC_Start_DMA+0x86>
 8001ad6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	6812      	ldr	r2, [r2, #0]
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d002      	beq.n	8001ae8 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d105      	bne.n	8001af4 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d006      	beq.n	8001b0e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b04:	f023 0206 	bic.w	r2, r3, #6
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	661a      	str	r2, [r3, #96]	@ 0x60
 8001b0c:	e002      	b.n	8001b14 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b18:	4a25      	ldr	r2, [pc, #148]	@ (8001bb0 <HAL_ADC_Start_DMA+0x15c>)
 8001b1a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b20:	4a24      	ldr	r2, [pc, #144]	@ (8001bb4 <HAL_ADC_Start_DMA+0x160>)
 8001b22:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b28:	4a23      	ldr	r2, [pc, #140]	@ (8001bb8 <HAL_ADC_Start_DMA+0x164>)
 8001b2a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	221c      	movs	r2, #28
 8001b32:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0210 	orr.w	r2, r2, #16
 8001b4a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	3340      	adds	r3, #64	@ 0x40
 8001b66:	4619      	mov	r1, r3
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f001 fc16 	bl	800339c <HAL_DMA_Start_IT>
 8001b70:	4603      	mov	r3, r0
 8001b72:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fdad 	bl	80016d8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001b7e:	e00d      	b.n	8001b9c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001b88:	e008      	b.n	8001b9c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001b96:	e001      	b.n	8001b9c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	50000300 	.word	0x50000300
 8001bac:	50000100 	.word	0x50000100
 8001bb0:	080025a3 	.word	0x080025a3
 8001bb4:	0800267b 	.word	0x0800267b
 8001bb8:	08002697 	.word	0x08002697

08001bbc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b0b6      	sub	sp, #216	@ 0xd8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d101      	bne.n	8001c1a <HAL_ADC_ConfigChannel+0x22>
 8001c16:	2302      	movs	r3, #2
 8001c18:	e3c8      	b.n	80023ac <HAL_ADC_ConfigChannel+0x7b4>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fd6a 	bl	8001700 <LL_ADC_REG_IsConversionOngoing>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f040 83ad 	bne.w	800238e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6818      	ldr	r0, [r3, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	6859      	ldr	r1, [r3, #4]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	f7ff fc24 	bl	800148e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fd58 	bl	8001700 <LL_ADC_REG_IsConversionOngoing>
 8001c50:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fd64 	bl	8001726 <LL_ADC_INJ_IsConversionOngoing>
 8001c5e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c62:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f040 81d9 	bne.w	800201e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f040 81d4 	bne.w	800201e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001c7e:	d10f      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6818      	ldr	r0, [r3, #0]
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f7ff fc2b 	bl	80014e6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff fbd2 	bl	8001442 <LL_ADC_SetSamplingTimeCommonConfig>
 8001c9e:	e00e      	b.n	8001cbe <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6818      	ldr	r0, [r3, #0]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	6819      	ldr	r1, [r3, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	461a      	mov	r2, r3
 8001cae:	f7ff fc1a 	bl	80014e6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fbc2 	bl	8001442 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	695a      	ldr	r2, [r3, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	08db      	lsrs	r3, r3, #3
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	691b      	ldr	r3, [r3, #16]
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d022      	beq.n	8001d26 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6818      	ldr	r0, [r3, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	6919      	ldr	r1, [r3, #16]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001cf0:	f7ff fb1c 	bl	800132c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6818      	ldr	r0, [r3, #0]
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	6919      	ldr	r1, [r3, #16]
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	461a      	mov	r2, r3
 8001d02:	f7ff fb68 	bl	80013d6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6818      	ldr	r0, [r3, #0]
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d102      	bne.n	8001d1c <HAL_ADC_ConfigChannel+0x124>
 8001d16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d1a:	e000      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x126>
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	461a      	mov	r2, r3
 8001d20:	f7ff fb74 	bl	800140c <LL_ADC_SetOffsetSaturation>
 8001d24:	e17b      	b.n	800201e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fb21 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001d32:	4603      	mov	r3, r0
 8001d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d10a      	bne.n	8001d52 <HAL_ADC_ConfigChannel+0x15a>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fb16 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	0e9b      	lsrs	r3, r3, #26
 8001d4c:	f003 021f 	and.w	r2, r3, #31
 8001d50:	e01e      	b.n	8001d90 <HAL_ADC_ConfigChannel+0x198>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fb0b 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d68:	fa93 f3a3 	rbit	r3, r3
 8001d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001d80:	2320      	movs	r3, #32
 8001d82:	e004      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001d84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d88:	fab3 f383 	clz	r3, r3
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d105      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x1b0>
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	0e9b      	lsrs	r3, r3, #26
 8001da2:	f003 031f 	and.w	r3, r3, #31
 8001da6:	e018      	b.n	8001dda <HAL_ADC_ConfigChannel+0x1e2>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001db4:	fa93 f3a3 	rbit	r3, r3
 8001db8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001dc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001dc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d101      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001dcc:	2320      	movs	r3, #32
 8001dce:	e004      	b.n	8001dda <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001dd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001dd4:	fab3 f383 	clz	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d106      	bne.n	8001dec <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2200      	movs	r2, #0
 8001de4:	2100      	movs	r1, #0
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fada 	bl	80013a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2101      	movs	r1, #1
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff fabe 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10a      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x220>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2101      	movs	r1, #1
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fab3 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	0e9b      	lsrs	r3, r3, #26
 8001e12:	f003 021f 	and.w	r2, r3, #31
 8001e16:	e01e      	b.n	8001e56 <HAL_ADC_ConfigChannel+0x25e>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff faa8 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001e24:	4603      	mov	r3, r0
 8001e26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e2e:	fa93 f3a3 	rbit	r3, r3
 8001e32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001e36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001e3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001e46:	2320      	movs	r3, #32
 8001e48:	e004      	b.n	8001e54 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001e4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e4e:	fab3 f383 	clz	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d105      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x276>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	0e9b      	lsrs	r3, r3, #26
 8001e68:	f003 031f 	and.w	r3, r3, #31
 8001e6c:	e018      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x2a8>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e7a:	fa93 f3a3 	rbit	r3, r3
 8001e7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001e82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001e8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001e92:	2320      	movs	r3, #32
 8001e94:	e004      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001e96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e9a:	fab3 f383 	clz	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d106      	bne.n	8001eb2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2101      	movs	r1, #1
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fa77 	bl	80013a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2102      	movs	r1, #2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fa5b 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d10a      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x2e6>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2102      	movs	r1, #2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fa50 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	0e9b      	lsrs	r3, r3, #26
 8001ed8:	f003 021f 	and.w	r2, r3, #31
 8001edc:	e01e      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x324>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fa45 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001eea:	4603      	mov	r3, r0
 8001eec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ef4:	fa93 f3a3 	rbit	r3, r3
 8001ef8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001efc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001f04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d101      	bne.n	8001f10 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001f0c:	2320      	movs	r3, #32
 8001f0e:	e004      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001f10:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f14:	fab3 f383 	clz	r3, r3
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d105      	bne.n	8001f34 <HAL_ADC_ConfigChannel+0x33c>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	0e9b      	lsrs	r3, r3, #26
 8001f2e:	f003 031f 	and.w	r3, r3, #31
 8001f32:	e016      	b.n	8001f62 <HAL_ADC_ConfigChannel+0x36a>
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f40:	fa93 f3a3 	rbit	r3, r3
 8001f44:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001f46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001f48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001f4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001f54:	2320      	movs	r3, #32
 8001f56:	e004      	b.n	8001f62 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001f58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f5c:	fab3 f383 	clz	r3, r3
 8001f60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d106      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fa16 	bl	80013a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2103      	movs	r1, #3
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff f9fa 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001f80:	4603      	mov	r3, r0
 8001f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10a      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x3a8>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2103      	movs	r1, #3
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff f9ef 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001f96:	4603      	mov	r3, r0
 8001f98:	0e9b      	lsrs	r3, r3, #26
 8001f9a:	f003 021f 	and.w	r2, r3, #31
 8001f9e:	e017      	b.n	8001fd0 <HAL_ADC_ConfigChannel+0x3d8>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2103      	movs	r1, #3
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff f9e4 	bl	8001374 <LL_ADC_GetOffsetChannel>
 8001fac:	4603      	mov	r3, r0
 8001fae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fb2:	fa93 f3a3 	rbit	r3, r3
 8001fb6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001fb8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001fba:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001fbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001fc2:	2320      	movs	r3, #32
 8001fc4:	e003      	b.n	8001fce <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001fc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001fc8:	fab3 f383 	clz	r3, r3
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d105      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x3f0>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	0e9b      	lsrs	r3, r3, #26
 8001fe2:	f003 031f 	and.w	r3, r3, #31
 8001fe6:	e011      	b.n	800200c <HAL_ADC_ConfigChannel+0x414>
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ff0:	fa93 f3a3 	rbit	r3, r3
 8001ff4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001ff6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ff8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002000:	2320      	movs	r3, #32
 8002002:	e003      	b.n	800200c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002004:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002006:	fab3 f383 	clz	r3, r3
 800200a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800200c:	429a      	cmp	r2, r3
 800200e:	d106      	bne.n	800201e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2200      	movs	r2, #0
 8002016:	2103      	movs	r1, #3
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff f9c1 	bl	80013a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fb32 	bl	800168c <LL_ADC_IsEnabled>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 8140 	bne.w	80022b0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	6819      	ldr	r1, [r3, #0]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	461a      	mov	r2, r3
 800203e:	f7ff fa7d 	bl	800153c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	4a8f      	ldr	r2, [pc, #572]	@ (8002284 <HAL_ADC_ConfigChannel+0x68c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	f040 8131 	bne.w	80022b0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10b      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x47e>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	0e9b      	lsrs	r3, r3, #26
 8002064:	3301      	adds	r3, #1
 8002066:	f003 031f 	and.w	r3, r3, #31
 800206a:	2b09      	cmp	r3, #9
 800206c:	bf94      	ite	ls
 800206e:	2301      	movls	r3, #1
 8002070:	2300      	movhi	r3, #0
 8002072:	b2db      	uxtb	r3, r3
 8002074:	e019      	b.n	80020aa <HAL_ADC_ConfigChannel+0x4b2>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800207e:	fa93 f3a3 	rbit	r3, r3
 8002082:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002084:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002086:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002088:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800208e:	2320      	movs	r3, #32
 8002090:	e003      	b.n	800209a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002092:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002094:	fab3 f383 	clz	r3, r3
 8002098:	b2db      	uxtb	r3, r3
 800209a:	3301      	adds	r3, #1
 800209c:	f003 031f 	and.w	r3, r3, #31
 80020a0:	2b09      	cmp	r3, #9
 80020a2:	bf94      	ite	ls
 80020a4:	2301      	movls	r3, #1
 80020a6:	2300      	movhi	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d079      	beq.n	80021a2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d107      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x4d2>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	0e9b      	lsrs	r3, r3, #26
 80020c0:	3301      	adds	r3, #1
 80020c2:	069b      	lsls	r3, r3, #26
 80020c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020c8:	e015      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x4fe>
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80020d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020da:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80020dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80020e2:	2320      	movs	r3, #32
 80020e4:	e003      	b.n	80020ee <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80020e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020e8:	fab3 f383 	clz	r3, r3
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	3301      	adds	r3, #1
 80020f0:	069b      	lsls	r3, r3, #26
 80020f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d109      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x51e>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	0e9b      	lsrs	r3, r3, #26
 8002108:	3301      	adds	r3, #1
 800210a:	f003 031f 	and.w	r3, r3, #31
 800210e:	2101      	movs	r1, #1
 8002110:	fa01 f303 	lsl.w	r3, r1, r3
 8002114:	e017      	b.n	8002146 <HAL_ADC_ConfigChannel+0x54e>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800211e:	fa93 f3a3 	rbit	r3, r3
 8002122:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002124:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002126:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002128:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800212e:	2320      	movs	r3, #32
 8002130:	e003      	b.n	800213a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002134:	fab3 f383 	clz	r3, r3
 8002138:	b2db      	uxtb	r3, r3
 800213a:	3301      	adds	r3, #1
 800213c:	f003 031f 	and.w	r3, r3, #31
 8002140:	2101      	movs	r1, #1
 8002142:	fa01 f303 	lsl.w	r3, r1, r3
 8002146:	ea42 0103 	orr.w	r1, r2, r3
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10a      	bne.n	800216c <HAL_ADC_ConfigChannel+0x574>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	0e9b      	lsrs	r3, r3, #26
 800215c:	3301      	adds	r3, #1
 800215e:	f003 021f 	and.w	r2, r3, #31
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	051b      	lsls	r3, r3, #20
 800216a:	e018      	b.n	800219e <HAL_ADC_ConfigChannel+0x5a6>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002174:	fa93 f3a3 	rbit	r3, r3
 8002178:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800217a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800217c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800217e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002180:	2b00      	cmp	r3, #0
 8002182:	d101      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002184:	2320      	movs	r3, #32
 8002186:	e003      	b.n	8002190 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800218a:	fab3 f383 	clz	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	3301      	adds	r3, #1
 8002192:	f003 021f 	and.w	r2, r3, #31
 8002196:	4613      	mov	r3, r2
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	4413      	add	r3, r2
 800219c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800219e:	430b      	orrs	r3, r1
 80021a0:	e081      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d107      	bne.n	80021be <HAL_ADC_ConfigChannel+0x5c6>
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	0e9b      	lsrs	r3, r3, #26
 80021b4:	3301      	adds	r3, #1
 80021b6:	069b      	lsls	r3, r3, #26
 80021b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021bc:	e015      	b.n	80021ea <HAL_ADC_ConfigChannel+0x5f2>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c6:	fa93 f3a3 	rbit	r3, r3
 80021ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80021cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ce:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80021d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80021d6:	2320      	movs	r3, #32
 80021d8:	e003      	b.n	80021e2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80021da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021dc:	fab3 f383 	clz	r3, r3
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	3301      	adds	r3, #1
 80021e4:	069b      	lsls	r3, r3, #26
 80021e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d109      	bne.n	800220a <HAL_ADC_ConfigChannel+0x612>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	0e9b      	lsrs	r3, r3, #26
 80021fc:	3301      	adds	r3, #1
 80021fe:	f003 031f 	and.w	r3, r3, #31
 8002202:	2101      	movs	r1, #1
 8002204:	fa01 f303 	lsl.w	r3, r1, r3
 8002208:	e017      	b.n	800223a <HAL_ADC_ConfigChannel+0x642>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002210:	6a3b      	ldr	r3, [r7, #32]
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	61fb      	str	r3, [r7, #28]
  return result;
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800221c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002222:	2320      	movs	r3, #32
 8002224:	e003      	b.n	800222e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002228:	fab3 f383 	clz	r3, r3
 800222c:	b2db      	uxtb	r3, r3
 800222e:	3301      	adds	r3, #1
 8002230:	f003 031f 	and.w	r3, r3, #31
 8002234:	2101      	movs	r1, #1
 8002236:	fa01 f303 	lsl.w	r3, r1, r3
 800223a:	ea42 0103 	orr.w	r1, r2, r3
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10d      	bne.n	8002266 <HAL_ADC_ConfigChannel+0x66e>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	0e9b      	lsrs	r3, r3, #26
 8002250:	3301      	adds	r3, #1
 8002252:	f003 021f 	and.w	r2, r3, #31
 8002256:	4613      	mov	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	3b1e      	subs	r3, #30
 800225e:	051b      	lsls	r3, r3, #20
 8002260:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002264:	e01e      	b.n	80022a4 <HAL_ADC_ConfigChannel+0x6ac>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	fa93 f3a3 	rbit	r3, r3
 8002272:	613b      	str	r3, [r7, #16]
  return result;
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d104      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800227e:	2320      	movs	r3, #32
 8002280:	e006      	b.n	8002290 <HAL_ADC_ConfigChannel+0x698>
 8002282:	bf00      	nop
 8002284:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	fab3 f383 	clz	r3, r3
 800228e:	b2db      	uxtb	r3, r3
 8002290:	3301      	adds	r3, #1
 8002292:	f003 021f 	and.w	r2, r3, #31
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	3b1e      	subs	r3, #30
 800229e:	051b      	lsls	r3, r3, #20
 80022a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022aa:	4619      	mov	r1, r3
 80022ac:	f7ff f91b 	bl	80014e6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b3f      	ldr	r3, [pc, #252]	@ (80023b4 <HAL_ADC_ConfigChannel+0x7bc>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d071      	beq.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022bc:	483e      	ldr	r0, [pc, #248]	@ (80023b8 <HAL_ADC_ConfigChannel+0x7c0>)
 80022be:	f7ff f827 	bl	8001310 <LL_ADC_GetCommonPathInternalCh>
 80022c2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a3c      	ldr	r2, [pc, #240]	@ (80023bc <HAL_ADC_ConfigChannel+0x7c4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d004      	beq.n	80022da <HAL_ADC_ConfigChannel+0x6e2>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a3a      	ldr	r2, [pc, #232]	@ (80023c0 <HAL_ADC_ConfigChannel+0x7c8>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d127      	bne.n	800232a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d121      	bne.n	800232a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ee:	d157      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80022f8:	4619      	mov	r1, r3
 80022fa:	482f      	ldr	r0, [pc, #188]	@ (80023b8 <HAL_ADC_ConfigChannel+0x7c0>)
 80022fc:	f7fe fff5 	bl	80012ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002300:	4b30      	ldr	r3, [pc, #192]	@ (80023c4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	099b      	lsrs	r3, r3, #6
 8002306:	4a30      	ldr	r2, [pc, #192]	@ (80023c8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002308:	fba2 2303 	umull	r2, r3, r2, r3
 800230c:	099b      	lsrs	r3, r3, #6
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	4613      	mov	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800231a:	e002      	b.n	8002322 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	3b01      	subs	r3, #1
 8002320:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1f9      	bne.n	800231c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002328:	e03a      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a27      	ldr	r2, [pc, #156]	@ (80023cc <HAL_ADC_ConfigChannel+0x7d4>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d113      	bne.n	800235c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002334:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002338:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10d      	bne.n	800235c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a22      	ldr	r2, [pc, #136]	@ (80023d0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d02a      	beq.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800234a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800234e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002352:	4619      	mov	r1, r3
 8002354:	4818      	ldr	r0, [pc, #96]	@ (80023b8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002356:	f7fe ffc8 	bl	80012ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800235a:	e021      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a1c      	ldr	r2, [pc, #112]	@ (80023d4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d11c      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002366:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800236a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d116      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a16      	ldr	r2, [pc, #88]	@ (80023d0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d011      	beq.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800237c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002380:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002384:	4619      	mov	r1, r3
 8002386:	480c      	ldr	r0, [pc, #48]	@ (80023b8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002388:	f7fe ffaf 	bl	80012ea <LL_ADC_SetCommonPathInternalCh>
 800238c:	e008      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002392:	f043 0220 	orr.w	r2, r3, #32
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80023a8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	37d8      	adds	r7, #216	@ 0xd8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	80080000 	.word	0x80080000
 80023b8:	50000300 	.word	0x50000300
 80023bc:	c3210000 	.word	0xc3210000
 80023c0:	90c00010 	.word	0x90c00010
 80023c4:	20000078 	.word	0x20000078
 80023c8:	053e2d63 	.word	0x053e2d63
 80023cc:	c7520000 	.word	0xc7520000
 80023d0:	50000100 	.word	0x50000100
 80023d4:	cb840000 	.word	0xcb840000

080023d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff f94f 	bl	800168c <LL_ADC_IsEnabled>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d169      	bne.n	80024c8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	4b36      	ldr	r3, [pc, #216]	@ (80024d4 <ADC_Enable+0xfc>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00d      	beq.n	800241e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002406:	f043 0210 	orr.w	r2, r3, #16
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002412:	f043 0201 	orr.w	r2, r3, #1
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e055      	b.n	80024ca <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff f90a 	bl	800163c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002428:	482b      	ldr	r0, [pc, #172]	@ (80024d8 <ADC_Enable+0x100>)
 800242a:	f7fe ff71 	bl	8001310 <LL_ADC_GetCommonPathInternalCh>
 800242e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002430:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002434:	2b00      	cmp	r3, #0
 8002436:	d013      	beq.n	8002460 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002438:	4b28      	ldr	r3, [pc, #160]	@ (80024dc <ADC_Enable+0x104>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	099b      	lsrs	r3, r3, #6
 800243e:	4a28      	ldr	r2, [pc, #160]	@ (80024e0 <ADC_Enable+0x108>)
 8002440:	fba2 2303 	umull	r2, r3, r2, r3
 8002444:	099b      	lsrs	r3, r3, #6
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	4613      	mov	r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4413      	add	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002452:	e002      	b.n	800245a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	3b01      	subs	r3, #1
 8002458:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1f9      	bne.n	8002454 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002460:	f7fe ff02 	bl	8001268 <HAL_GetTick>
 8002464:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002466:	e028      	b.n	80024ba <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff f90d 	bl	800168c <LL_ADC_IsEnabled>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d104      	bne.n	8002482 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff f8dd 	bl	800163c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002482:	f7fe fef1 	bl	8001268 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d914      	bls.n	80024ba <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b01      	cmp	r3, #1
 800249c:	d00d      	beq.n	80024ba <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a2:	f043 0210 	orr.w	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e007      	b.n	80024ca <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d1cf      	bne.n	8002468 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	8000003f 	.word	0x8000003f
 80024d8:	50000300 	.word	0x50000300
 80024dc:	20000078 	.word	0x20000078
 80024e0:	053e2d63 	.word	0x053e2d63

080024e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff f8de 	bl	80016b2 <LL_ADC_IsDisableOngoing>
 80024f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff f8c5 	bl	800168c <LL_ADC_IsEnabled>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d047      	beq.n	8002598 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d144      	bne.n	8002598 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 030d 	and.w	r3, r3, #13
 8002518:	2b01      	cmp	r3, #1
 800251a:	d10c      	bne.n	8002536 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff f89f 	bl	8001664 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2203      	movs	r2, #3
 800252c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800252e:	f7fe fe9b 	bl	8001268 <HAL_GetTick>
 8002532:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002534:	e029      	b.n	800258a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253a:	f043 0210 	orr.w	r2, r3, #16
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002546:	f043 0201 	orr.w	r2, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e023      	b.n	800259a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002552:	f7fe fe89 	bl	8001268 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d914      	bls.n	800258a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00d      	beq.n	800258a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002572:	f043 0210 	orr.w	r2, r3, #16
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800257e:	f043 0201 	orr.w	r2, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e007      	b.n	800259a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1dc      	bne.n	8002552 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b084      	sub	sp, #16
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d14b      	bne.n	8002654 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d021      	beq.n	800261a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe ff44 	bl	8001468 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d032      	beq.n	800264c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d12b      	bne.n	800264c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002604:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d11f      	bne.n	800264c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002610:	f043 0201 	orr.w	r2, r3, #1
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002618:	e018      	b.n	800264c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d111      	bne.n	800264c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002638:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d105      	bne.n	800264c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002644:	f043 0201 	orr.w	r2, r3, #1
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f7ff fab5 	bl	8001bbc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002652:	e00e      	b.n	8002672 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002658:	f003 0310 	and.w	r3, r3, #16
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002660:	68f8      	ldr	r0, [r7, #12]
 8002662:	f7ff fabf 	bl	8001be4 <HAL_ADC_ErrorCallback>
}
 8002666:	e004      	b.n	8002672 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800266c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	4798      	blx	r3
}
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b084      	sub	sp, #16
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002686:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f7ff faa1 	bl	8001bd0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800268e:	bf00      	nop
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b084      	sub	sp, #16
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026b4:	f043 0204 	orr.w	r2, r3, #4
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f7ff fa91 	bl	8001be4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <LL_ADC_IsEnabled>:
{
 80026ca:	b480      	push	{r7}
 80026cc:	b083      	sub	sp, #12
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d101      	bne.n	80026e2 <LL_ADC_IsEnabled+0x18>
 80026de:	2301      	movs	r3, #1
 80026e0:	e000      	b.n	80026e4 <LL_ADC_IsEnabled+0x1a>
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <LL_ADC_StartCalibration>:
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002702:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800270c:	4313      	orrs	r3, r2
 800270e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	609a      	str	r2, [r3, #8]
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <LL_ADC_IsCalibrationOnGoing>:
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002732:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002736:	d101      	bne.n	800273c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002738:	2301      	movs	r3, #1
 800273a:	e000      	b.n	800273e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <LL_ADC_REG_IsConversionOngoing>:
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 0304 	and.w	r3, r3, #4
 800275a:	2b04      	cmp	r3, #4
 800275c:	d101      	bne.n	8002762 <LL_ADC_REG_IsConversionOngoing+0x18>
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800277a:	2300      	movs	r3, #0
 800277c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_ADCEx_Calibration_Start+0x1c>
 8002788:	2302      	movs	r3, #2
 800278a:	e04d      	b.n	8002828 <HAL_ADCEx_Calibration_Start+0xb8>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fea5 	bl	80024e4 <ADC_Disable>
 800279a:	4603      	mov	r3, r0
 800279c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800279e:	7bfb      	ldrb	r3, [r7, #15]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d136      	bne.n	8002812 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80027ac:	f023 0302 	bic.w	r3, r3, #2
 80027b0:	f043 0202 	orr.w	r2, r3, #2
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6839      	ldr	r1, [r7, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff ff96 	bl	80026f0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80027c4:	e014      	b.n	80027f0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	3301      	adds	r3, #1
 80027ca:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4a18      	ldr	r2, [pc, #96]	@ (8002830 <HAL_ADCEx_Calibration_Start+0xc0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d90d      	bls.n	80027f0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d8:	f023 0312 	bic.w	r3, r3, #18
 80027dc:	f043 0210 	orr.w	r2, r3, #16
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e01b      	b.n	8002828 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ff94 	bl	8002722 <LL_ADC_IsCalibrationOnGoing>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1e2      	bne.n	80027c6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002804:	f023 0303 	bic.w	r3, r3, #3
 8002808:	f043 0201 	orr.w	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002810:	e005      	b.n	800281e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002816:	f043 0210 	orr.w	r2, r3, #16
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002826:	7bfb      	ldrb	r3, [r7, #15]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	0004de01 	.word	0x0004de01

08002834 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002834:	b590      	push	{r4, r7, lr}
 8002836:	b0a1      	sub	sp, #132	@ 0x84
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800284e:	2302      	movs	r3, #2
 8002850:	e08b      	b.n	800296a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800285a:	2300      	movs	r3, #0
 800285c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800285e:	2300      	movs	r3, #0
 8002860:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800286a:	d102      	bne.n	8002872 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800286c:	4b41      	ldr	r3, [pc, #260]	@ (8002974 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	e001      	b.n	8002876 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002872:	2300      	movs	r3, #0
 8002874:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10b      	bne.n	8002894 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002880:	f043 0220 	orr.w	r2, r3, #32
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e06a      	b.n	800296a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff ff57 	bl	800274a <LL_ADC_REG_IsConversionOngoing>
 800289c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff ff51 	bl	800274a <LL_ADC_REG_IsConversionOngoing>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d14c      	bne.n	8002948 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80028ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d149      	bne.n	8002948 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80028b4:	4b30      	ldr	r3, [pc, #192]	@ (8002978 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80028b6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d028      	beq.n	8002912 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80028c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	6859      	ldr	r1, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028d2:	035b      	lsls	r3, r3, #13
 80028d4:	430b      	orrs	r3, r1
 80028d6:	431a      	orrs	r2, r3
 80028d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80028e0:	f7ff fef3 	bl	80026ca <LL_ADC_IsEnabled>
 80028e4:	4604      	mov	r4, r0
 80028e6:	4823      	ldr	r0, [pc, #140]	@ (8002974 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80028e8:	f7ff feef 	bl	80026ca <LL_ADC_IsEnabled>
 80028ec:	4603      	mov	r3, r0
 80028ee:	4323      	orrs	r3, r4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d133      	bne.n	800295c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80028f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80028fc:	f023 030f 	bic.w	r3, r3, #15
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	6811      	ldr	r1, [r2, #0]
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	6892      	ldr	r2, [r2, #8]
 8002908:	430a      	orrs	r2, r1
 800290a:	431a      	orrs	r2, r3
 800290c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800290e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002910:	e024      	b.n	800295c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002912:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800291a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800291c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800291e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002922:	f7ff fed2 	bl	80026ca <LL_ADC_IsEnabled>
 8002926:	4604      	mov	r4, r0
 8002928:	4812      	ldr	r0, [pc, #72]	@ (8002974 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800292a:	f7ff fece 	bl	80026ca <LL_ADC_IsEnabled>
 800292e:	4603      	mov	r3, r0
 8002930:	4323      	orrs	r3, r4
 8002932:	2b00      	cmp	r3, #0
 8002934:	d112      	bne.n	800295c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002936:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800293e:	f023 030f 	bic.w	r3, r3, #15
 8002942:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002944:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002946:	e009      	b.n	800295c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294c:	f043 0220 	orr.w	r2, r3, #32
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800295a:	e000      	b.n	800295e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800295c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002966:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800296a:	4618      	mov	r0, r3
 800296c:	3784      	adds	r7, #132	@ 0x84
 800296e:	46bd      	mov	sp, r7
 8002970:	bd90      	pop	{r4, r7, pc}
 8002972:	bf00      	nop
 8002974:	50000100 	.word	0x50000100
 8002978:	50000300 	.word	0x50000300

0800297c <__NVIC_SetPriorityGrouping>:
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <__NVIC_SetPriorityGrouping+0x44>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002998:	4013      	ands	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ae:	4a04      	ldr	r2, [pc, #16]	@ (80029c0 <__NVIC_SetPriorityGrouping+0x44>)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	60d3      	str	r3, [r2, #12]
}
 80029b4:	bf00      	nop
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	e000ed00 	.word	0xe000ed00

080029c4 <__NVIC_GetPriorityGrouping>:
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <__NVIC_GetPriorityGrouping+0x18>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	0a1b      	lsrs	r3, r3, #8
 80029ce:	f003 0307 	and.w	r3, r3, #7
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <__NVIC_EnableIRQ>:
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	db0b      	blt.n	8002a0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	f003 021f 	and.w	r2, r3, #31
 80029f8:	4907      	ldr	r1, [pc, #28]	@ (8002a18 <__NVIC_EnableIRQ+0x38>)
 80029fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	2001      	movs	r0, #1
 8002a02:	fa00 f202 	lsl.w	r2, r0, r2
 8002a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	e000e100 	.word	0xe000e100

08002a1c <__NVIC_SetPriority>:
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	6039      	str	r1, [r7, #0]
 8002a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	db0a      	blt.n	8002a46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	490c      	ldr	r1, [pc, #48]	@ (8002a68 <__NVIC_SetPriority+0x4c>)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	0112      	lsls	r2, r2, #4
 8002a3c:	b2d2      	uxtb	r2, r2
 8002a3e:	440b      	add	r3, r1
 8002a40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a44:	e00a      	b.n	8002a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	4908      	ldr	r1, [pc, #32]	@ (8002a6c <__NVIC_SetPriority+0x50>)
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	3b04      	subs	r3, #4
 8002a54:	0112      	lsls	r2, r2, #4
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	440b      	add	r3, r1
 8002a5a:	761a      	strb	r2, [r3, #24]
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	e000e100 	.word	0xe000e100
 8002a6c:	e000ed00 	.word	0xe000ed00

08002a70 <NVIC_EncodePriority>:
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f1c3 0307 	rsb	r3, r3, #7
 8002a8a:	2b04      	cmp	r3, #4
 8002a8c:	bf28      	it	cs
 8002a8e:	2304      	movcs	r3, #4
 8002a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	3304      	adds	r3, #4
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d902      	bls.n	8002aa0 <NVIC_EncodePriority+0x30>
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	3b03      	subs	r3, #3
 8002a9e:	e000      	b.n	8002aa2 <NVIC_EncodePriority+0x32>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43da      	mvns	r2, r3
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	401a      	ands	r2, r3
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ab8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac2:	43d9      	mvns	r1, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac8:	4313      	orrs	r3, r2
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3724      	adds	r7, #36	@ 0x24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <SysTick_Config>:
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ae8:	d301      	bcc.n	8002aee <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002aea:	2301      	movs	r3, #1
 8002aec:	e00f      	b.n	8002b0e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aee:	4a0a      	ldr	r2, [pc, #40]	@ (8002b18 <SysTick_Config+0x40>)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002af6:	210f      	movs	r1, #15
 8002af8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002afc:	f7ff ff8e 	bl	8002a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b00:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <SysTick_Config+0x40>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b06:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <SysTick_Config+0x40>)
 8002b08:	2207      	movs	r2, #7
 8002b0a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	e000e010 	.word	0xe000e010

08002b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff29 	bl	800297c <__NVIC_SetPriorityGrouping>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b40:	f7ff ff40 	bl	80029c4 <__NVIC_GetPriorityGrouping>
 8002b44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	68b9      	ldr	r1, [r7, #8]
 8002b4a:	6978      	ldr	r0, [r7, #20]
 8002b4c:	f7ff ff90 	bl	8002a70 <NVIC_EncodePriority>
 8002b50:	4602      	mov	r2, r0
 8002b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b56:	4611      	mov	r1, r2
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff ff5f 	bl	8002a1c <__NVIC_SetPriority>
}
 8002b5e:	bf00      	nop
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff ff33 	bl	80029e0 <__NVIC_EnableIRQ>
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff ffa4 	bl	8002ad8 <SysTick_Config>
 8002b90:	4603      	mov	r3, r0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b082      	sub	sp, #8
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d101      	bne.n	8002bac <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e014      	b.n	8002bd6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	791b      	ldrb	r3, [r3, #4]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d105      	bne.n	8002bc2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f7fe f85b 	bl	8000c78 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b088      	sub	sp, #32
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
 8002bec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d101      	bne.n	8002bf8 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e0b2      	b.n	8002d5e <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	795b      	ldrb	r3, [r3, #5]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d101      	bne.n	8002c04 <HAL_DAC_Start_DMA+0x24>
 8002c00:	2302      	movs	r3, #2
 8002c02:	e0ac      	b.n	8002d5e <HAL_DAC_Start_DMA+0x17e>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2201      	movs	r2, #1
 8002c08:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d129      	bne.n	8002c6a <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	4a53      	ldr	r2, [pc, #332]	@ (8002d68 <HAL_DAC_Start_DMA+0x188>)
 8002c1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	4a52      	ldr	r2, [pc, #328]	@ (8002d6c <HAL_DAC_Start_DMA+0x18c>)
 8002c24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	4a51      	ldr	r2, [pc, #324]	@ (8002d70 <HAL_DAC_Start_DMA+0x190>)
 8002c2c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002c3c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_DAC_Start_DMA+0x6c>
 8002c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d005      	beq.n	8002c56 <HAL_DAC_Start_DMA+0x76>
 8002c4a:	e009      	b.n	8002c60 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3308      	adds	r3, #8
 8002c52:	61bb      	str	r3, [r7, #24]
        break;
 8002c54:	e033      	b.n	8002cbe <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	330c      	adds	r3, #12
 8002c5c:	61bb      	str	r3, [r7, #24]
        break;
 8002c5e:	e02e      	b.n	8002cbe <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	3310      	adds	r3, #16
 8002c66:	61bb      	str	r3, [r7, #24]
        break;
 8002c68:	e029      	b.n	8002cbe <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	4a41      	ldr	r2, [pc, #260]	@ (8002d74 <HAL_DAC_Start_DMA+0x194>)
 8002c70:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	4a40      	ldr	r2, [pc, #256]	@ (8002d78 <HAL_DAC_Start_DMA+0x198>)
 8002c78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	4a3f      	ldr	r2, [pc, #252]	@ (8002d7c <HAL_DAC_Start_DMA+0x19c>)
 8002c80:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002c90:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_DAC_Start_DMA+0xc0>
 8002c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d005      	beq.n	8002caa <HAL_DAC_Start_DMA+0xca>
 8002c9e:	e009      	b.n	8002cb4 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3314      	adds	r3, #20
 8002ca6:	61bb      	str	r3, [r7, #24]
        break;
 8002ca8:	e009      	b.n	8002cbe <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	3318      	adds	r3, #24
 8002cb0:	61bb      	str	r3, [r7, #24]
        break;
 8002cb2:	e004      	b.n	8002cbe <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	331c      	adds	r3, #28
 8002cba:	61bb      	str	r3, [r7, #24]
        break;
 8002cbc:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d111      	bne.n	8002ce8 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cd2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6898      	ldr	r0, [r3, #8]
 8002cd8:	6879      	ldr	r1, [r7, #4]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	f000 fb5d 	bl	800339c <HAL_DMA_Start_IT>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	77fb      	strb	r3, [r7, #31]
 8002ce6:	e010      	b.n	8002d0a <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002cf6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	68d8      	ldr	r0, [r3, #12]
 8002cfc:	6879      	ldr	r1, [r7, #4]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	f000 fb4b 	bl	800339c <HAL_DMA_Start_IT>
 8002d06:	4603      	mov	r3, r0
 8002d08:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002d10:	7ffb      	ldrb	r3, [r7, #31]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d11c      	bne.n	8002d50 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6819      	ldr	r1, [r3, #0]
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f003 0310 	and.w	r3, r3, #16
 8002d22:	2201      	movs	r2, #1
 8002d24:	409a      	lsls	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d2e:	4b14      	ldr	r3, [pc, #80]	@ (8002d80 <HAL_DAC_Start_DMA+0x1a0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	099b      	lsrs	r3, r3, #6
 8002d34:	4a13      	ldr	r2, [pc, #76]	@ (8002d84 <HAL_DAC_Start_DMA+0x1a4>)
 8002d36:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3a:	099b      	lsrs	r3, r3, #6
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8002d40:	e002      	b.n	8002d48 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	3b01      	subs	r3, #1
 8002d46:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f9      	bne.n	8002d42 <HAL_DAC_Start_DMA+0x162>
 8002d4e:	e005      	b.n	8002d5c <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	f043 0204 	orr.w	r2, r3, #4
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002d5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3720      	adds	r7, #32
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	08003139 	.word	0x08003139
 8002d6c:	0800315b 	.word	0x0800315b
 8002d70:	08003177 	.word	0x08003177
 8002d74:	080031e1 	.word	0x080031e1
 8002d78:	08003203 	.word	0x08003203
 8002d7c:	0800321f 	.word	0x0800321f
 8002d80:	20000078 	.word	0x20000078
 8002d84:	053e2d63 	.word	0x053e2d63

08002d88 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08a      	sub	sp, #40	@ 0x28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <HAL_DAC_ConfigChannel+0x1c>
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e1a1      	b.n	8003128 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	795b      	ldrb	r3, [r3, #5]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_DAC_ConfigChannel+0x32>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e198      	b.n	8003128 <HAL_DAC_ConfigChannel+0x364>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2202      	movs	r2, #2
 8002e00:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d17a      	bne.n	8002f00 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002e0a:	f7fe fa2d 	bl	8001268 <HAL_GetTick>
 8002e0e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d13d      	bne.n	8002e92 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e16:	e018      	b.n	8002e4a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002e18:	f7fe fa26 	bl	8001268 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d911      	bls.n	8002e4a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00a      	beq.n	8002e4a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f043 0208 	orr.w	r2, r3, #8
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2203      	movs	r2, #3
 8002e44:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e16e      	b.n	8003128 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1df      	bne.n	8002e18 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e60:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e62:	e020      	b.n	8002ea6 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002e64:	f7fe fa00 	bl	8001268 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d90f      	bls.n	8002e92 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	da0a      	bge.n	8002e92 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	f043 0208 	orr.w	r2, r3, #8
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2203      	movs	r2, #3
 8002e8c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e14a      	b.n	8003128 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	dbe3      	blt.n	8002e64 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	ea02 0103 	and.w	r1, r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	409a      	lsls	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f003 0310 	and.w	r3, r3, #16
 8002ee0:	21ff      	movs	r1, #255	@ 0xff
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	ea02 0103 	and.w	r1, r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d11d      	bne.n	8002f44 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	221f      	movs	r2, #31
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f20:	4013      	ands	r3, r2
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f003 0310 	and.w	r3, r3, #16
 8002f30:	697a      	ldr	r2, [r7, #20]
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f42:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	2207      	movs	r2, #7
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d102      	bne.n	8002f6e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	623b      	str	r3, [r7, #32]
 8002f6c:	e00f      	b.n	8002f8e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d102      	bne.n	8002f7c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8002f76:	2301      	movs	r3, #1
 8002f78:	623b      	str	r3, [r7, #32]
 8002f7a:	e008      	b.n	8002f8e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d102      	bne.n	8002f8a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002f84:	2301      	movs	r3, #1
 8002f86:	623b      	str	r3, [r7, #32]
 8002f88:	e001      	b.n	8002f8e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	6a3a      	ldr	r2, [r7, #32]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f003 0310 	and.w	r3, r3, #16
 8002fa4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	791b      	ldrb	r3, [r3, #4]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d102      	bne.n	8002fc2 <HAL_DAC_ConfigChannel+0x1fe>
 8002fbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fc0:	e000      	b.n	8002fc4 <HAL_DAC_ConfigChannel+0x200>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f003 0310 	and.w	r3, r3, #16
 8002fd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fdc:	4013      	ands	r3, r2
 8002fde:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	795b      	ldrb	r3, [r3, #5]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d102      	bne.n	8002fee <HAL_DAC_ConfigChannel+0x22a>
 8002fe8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fec:	e000      	b.n	8002ff0 <HAL_DAC_ConfigChannel+0x22c>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d114      	bne.n	8003030 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003006:	f002 f88d 	bl	8005124 <HAL_RCC_GetHCLKFreq>
 800300a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	4a48      	ldr	r2, [pc, #288]	@ (8003130 <HAL_DAC_ConfigChannel+0x36c>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d904      	bls.n	800301e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800301a:	627b      	str	r3, [r7, #36]	@ 0x24
 800301c:	e00f      	b.n	800303e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	4a44      	ldr	r2, [pc, #272]	@ (8003134 <HAL_DAC_ConfigChannel+0x370>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d90a      	bls.n	800303c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003028:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800302c:	627b      	str	r3, [r7, #36]	@ 0x24
 800302e:	e006      	b.n	800303e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003036:	4313      	orrs	r3, r2
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
 800303a:	e000      	b.n	800303e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800303c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	697a      	ldr	r2, [r7, #20]
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800304c:	4313      	orrs	r3, r2
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003056:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6819      	ldr	r1, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f003 0310 	and.w	r3, r3, #16
 8003064:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43da      	mvns	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	400a      	ands	r2, r1
 8003074:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f003 0310 	and.w	r3, r3, #16
 8003084:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003090:	4013      	ands	r3, r2
 8003092:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f003 0310 	and.w	r3, r3, #16
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a8:	4313      	orrs	r3, r2
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6819      	ldr	r1, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	22c0      	movs	r2, #192	@ 0xc0
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43da      	mvns	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	400a      	ands	r2, r1
 80030ce:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	089b      	lsrs	r3, r3, #2
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	089b      	lsrs	r3, r3, #2
 80030e2:	021b      	lsls	r3, r3, #8
 80030e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f003 0310 	and.w	r3, r3, #16
 80030fa:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80030fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003102:	43db      	mvns	r3, r3
 8003104:	ea02 0103 	and.w	r1, r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f003 0310 	and.w	r3, r3, #16
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	409a      	lsls	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2201      	movs	r2, #1
 800311e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003126:	7ffb      	ldrb	r3, [r7, #31]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3728      	adds	r7, #40	@ 0x28
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	09896800 	.word	0x09896800
 8003134:	04c4b400 	.word	0x04c4b400

08003138 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003144:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f7ff fe1e 	bl	8002d88 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2201      	movs	r2, #1
 8003150:	711a      	strb	r2, [r3, #4]
}
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003166:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f7ff fe17 	bl	8002d9c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800316e:	bf00      	nop
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003182:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	f043 0204 	orr.w	r2, r3, #4
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff fe0d 	bl	8002db0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	711a      	strb	r2, [r3, #4]
}
 800319c:	bf00      	nop
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7ff ffd8 	bl	80031a4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2201      	movs	r2, #1
 80031f8:	711a      	strb	r2, [r3, #4]
}
 80031fa:	bf00      	nop
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b084      	sub	sp, #16
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f7ff ffd1 	bl	80031b8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003216:	bf00      	nop
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b084      	sub	sp, #16
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	f043 0204 	orr.w	r2, r3, #4
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7ff ffc7 	bl	80031cc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2201      	movs	r2, #1
 8003242:	711a      	strb	r2, [r3, #4]
}
 8003244:	bf00      	nop
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e08d      	b.n	800337a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	4b47      	ldr	r3, [pc, #284]	@ (8003384 <HAL_DMA_Init+0x138>)
 8003266:	429a      	cmp	r2, r3
 8003268:	d80f      	bhi.n	800328a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	461a      	mov	r2, r3
 8003270:	4b45      	ldr	r3, [pc, #276]	@ (8003388 <HAL_DMA_Init+0x13c>)
 8003272:	4413      	add	r3, r2
 8003274:	4a45      	ldr	r2, [pc, #276]	@ (800338c <HAL_DMA_Init+0x140>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	091b      	lsrs	r3, r3, #4
 800327c:	009a      	lsls	r2, r3, #2
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a42      	ldr	r2, [pc, #264]	@ (8003390 <HAL_DMA_Init+0x144>)
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40
 8003288:	e00e      	b.n	80032a8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	4b40      	ldr	r3, [pc, #256]	@ (8003394 <HAL_DMA_Init+0x148>)
 8003292:	4413      	add	r3, r2
 8003294:	4a3d      	ldr	r2, [pc, #244]	@ (800338c <HAL_DMA_Init+0x140>)
 8003296:	fba2 2303 	umull	r2, r3, r2, r3
 800329a:	091b      	lsrs	r3, r3, #4
 800329c:	009a      	lsls	r2, r3, #2
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a3c      	ldr	r2, [pc, #240]	@ (8003398 <HAL_DMA_Init+0x14c>)
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80032be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80032cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f9b6 	bl	800366c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003308:	d102      	bne.n	8003310 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003324:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d010      	beq.n	8003350 <HAL_DMA_Init+0x104>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b04      	cmp	r3, #4
 8003334:	d80c      	bhi.n	8003350 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f9d6 	bl	80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800334c:	605a      	str	r2, [r3, #4]
 800334e:	e008      	b.n	8003362 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40020407 	.word	0x40020407
 8003388:	bffdfff8 	.word	0xbffdfff8
 800338c:	cccccccd 	.word	0xcccccccd
 8003390:	40020000 	.word	0x40020000
 8003394:	bffdfbf8 	.word	0xbffdfbf8
 8003398:	40020400 	.word	0x40020400

0800339c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
 80033a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_DMA_Start_IT+0x20>
 80033b8:	2302      	movs	r3, #2
 80033ba:	e066      	b.n	800348a <HAL_DMA_Start_IT+0xee>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d155      	bne.n	800347c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2202      	movs	r2, #2
 80033d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	68b9      	ldr	r1, [r7, #8]
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f8fb 	bl	80035f0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f042 020e 	orr.w	r2, r2, #14
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	e00f      	b.n	8003434 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0204 	bic.w	r2, r2, #4
 8003422:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 020a 	orr.w	r2, r2, #10
 8003432:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d007      	beq.n	8003452 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003450:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003456:	2b00      	cmp	r3, #0
 8003458:	d007      	beq.n	800346a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003464:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003468:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f042 0201 	orr.w	r2, r2, #1
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	e005      	b.n	8003488 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003484:	2302      	movs	r3, #2
 8003486:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003488:	7dfb      	ldrb	r3, [r7, #23]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ae:	f003 031f 	and.w	r3, r3, #31
 80034b2:	2204      	movs	r2, #4
 80034b4:	409a      	lsls	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4013      	ands	r3, r2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d026      	beq.n	800350c <HAL_DMA_IRQHandler+0x7a>
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d021      	beq.n	800350c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d107      	bne.n	80034e6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0204 	bic.w	r2, r2, #4
 80034e4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ea:	f003 021f 	and.w	r2, r3, #31
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	2104      	movs	r1, #4
 80034f4:	fa01 f202 	lsl.w	r2, r1, r2
 80034f8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d071      	beq.n	80035e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800350a:	e06c      	b.n	80035e6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2202      	movs	r2, #2
 8003516:	409a      	lsls	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d02e      	beq.n	800357e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d029      	beq.n	800357e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0320 	and.w	r3, r3, #32
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10b      	bne.n	8003550 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 020a 	bic.w	r2, r2, #10
 8003546:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003554:	f003 021f 	and.w	r2, r3, #31
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	2102      	movs	r1, #2
 800355e:	fa01 f202 	lsl.w	r2, r1, r2
 8003562:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003570:	2b00      	cmp	r3, #0
 8003572:	d038      	beq.n	80035e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800357c:	e033      	b.n	80035e6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003582:	f003 031f 	and.w	r3, r3, #31
 8003586:	2208      	movs	r2, #8
 8003588:	409a      	lsls	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4013      	ands	r3, r2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d02a      	beq.n	80035e8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b00      	cmp	r3, #0
 800359a:	d025      	beq.n	80035e8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 020e 	bic.w	r2, r2, #14
 80035aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b0:	f003 021f 	and.w	r2, r3, #31
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b8:	2101      	movs	r1, #1
 80035ba:	fa01 f202 	lsl.w	r2, r1, r2
 80035be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d004      	beq.n	80035e8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80035e6:	bf00      	nop
 80035e8:	bf00      	nop
}
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
 80035fc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003606:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360c:	2b00      	cmp	r3, #0
 800360e:	d004      	beq.n	800361a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003618:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361e:	f003 021f 	and.w	r2, r3, #31
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	2101      	movs	r1, #1
 8003628:	fa01 f202 	lsl.w	r2, r1, r2
 800362c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b10      	cmp	r3, #16
 800363c:	d108      	bne.n	8003650 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800364e:	e007      	b.n	8003660 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	60da      	str	r2, [r3, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	4b16      	ldr	r3, [pc, #88]	@ (80036d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800367c:	429a      	cmp	r2, r3
 800367e:	d802      	bhi.n	8003686 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003680:	4b15      	ldr	r3, [pc, #84]	@ (80036d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003682:	617b      	str	r3, [r7, #20]
 8003684:	e001      	b.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003686:	4b15      	ldr	r3, [pc, #84]	@ (80036dc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003688:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	3b08      	subs	r3, #8
 8003696:	4a12      	ldr	r2, [pc, #72]	@ (80036e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	091b      	lsrs	r3, r3, #4
 800369e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a4:	089b      	lsrs	r3, r3, #2
 80036a6:	009a      	lsls	r2, r3, #2
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4413      	add	r3, r2
 80036ac:	461a      	mov	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a0b      	ldr	r2, [pc, #44]	@ (80036e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80036b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 031f 	and.w	r3, r3, #31
 80036be:	2201      	movs	r2, #1
 80036c0:	409a      	lsls	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80036c6:	bf00      	nop
 80036c8:	371c      	adds	r7, #28
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40020407 	.word	0x40020407
 80036d8:	40020800 	.word	0x40020800
 80036dc:	40020820 	.word	0x40020820
 80036e0:	cccccccd 	.word	0xcccccccd
 80036e4:	40020880 	.word	0x40020880

080036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	461a      	mov	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a08      	ldr	r2, [pc, #32]	@ (800372c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800370a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	3b01      	subs	r3, #1
 8003710:	f003 031f 	and.w	r3, r3, #31
 8003714:	2201      	movs	r2, #1
 8003716:	409a      	lsls	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800371c:	bf00      	nop
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	1000823f 	.word	0x1000823f
 800372c:	40020940 	.word	0x40020940

08003730 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e033      	b.n	80037aa <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d106      	bne.n	800375c <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7fd fafc 	bl	8000d54 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 f8f3 	bl	800394e <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 f8c1 	bl	80038f0 <FMAC_Reset>
 800376e:	4603      	mov	r3, r0
 8003770:	2b01      	cmp	r3, #1
 8003772:	d10c      	bne.n	800378e <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003778:	f043 0210 	orr.w	r2, r3, #16
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	22a0      	movs	r2, #160	@ 0xa0
 8003784:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	73fb      	strb	r3, [r7, #15]
 800378c:	e008      	b.n	80037a0 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_FMAC_FilterConfig>:
  * @param  pConfig pointer to a FMAC_FilterConfigTypeDef structure that
  *         contains the FMAC configuration information.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterConfig(FMAC_HandleTypeDef *hfmac, FMAC_FilterConfigTypeDef *pConfig)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b082      	sub	sp, #8
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
 80037ba:	6039      	str	r1, [r7, #0]
  return (FMAC_FilterConfig(hfmac, pConfig, PRELOAD_ACCESS_POLLING));
 80037bc:	2201      	movs	r2, #1
 80037be:	6839      	ldr	r1, [r7, #0]
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f901 	bl	80039c8 <FMAC_FilterConfig>
 80037c6:	4603      	mov	r3, r0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3708      	adds	r7, #8
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_FMAC_FilterStart>:
  *         an external IP to empty the output buffer.
  * @param  pOutputSize pointer to the size of the output buffer. The number of read data will be written here.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterStart(FMAC_HandleTypeDef *hfmac, int16_t *pOutput, uint16_t *pOutputSize)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  uint32_t tmpcr = 0U;
 80037dc:	2300      	movs	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	da01      	bge.n	80037ee <HAL_FMAC_FilterStart+0x1e>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e054      	b.n	8003898 <HAL_FMAC_FilterStart+0xc8>
  }

  /* Check that a valid configuration was done previously */
  if (hfmac->FilterParam == 0U)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_FMAC_FilterStart+0x2a>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e04e      	b.n	8003898 <HAL_FMAC_FilterStart+0xc8>
  }

  /* Check handle state is ready */
  if (hfmac->State == HAL_FMAC_STATE_READY)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b20      	cmp	r3, #32
 8003804:	d145      	bne.n	8003892 <HAL_FMAC_FilterStart+0xc2>
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_BUSY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2224      	movs	r2, #36	@ 0x24
 800380a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    /* CR: Configure the input access (error interruptions enabled only for IT or DMA) */
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	7a1b      	ldrb	r3, [r3, #8]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d104      	bne.n	8003820 <HAL_FMAC_FilterStart+0x50>
    {
      tmpcr |= FMAC_DMA_WEN;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	e007      	b.n	8003830 <HAL_FMAC_FilterStart+0x60>
    }
    else if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_IT)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	7a1b      	ldrb	r3, [r3, #8]
 8003824:	2b03      	cmp	r3, #3
 8003826:	d103      	bne.n	8003830 <HAL_FMAC_FilterStart+0x60>
    {
      tmpcr |= FMAC_IT_WIEN;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	f043 0302 	orr.w	r3, r3, #2
 800382e:	617b      	str	r3, [r7, #20]
    {
      /* nothing to do */
    }

    /* CR: Configure the output access (error interruptions enabled only for IT or DMA) */
    if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	7a5b      	ldrb	r3, [r3, #9]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d104      	bne.n	8003842 <HAL_FMAC_FilterStart+0x72>
    {
      tmpcr |= FMAC_DMA_REN;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800383e:	617b      	str	r3, [r7, #20]
 8003840:	e007      	b.n	8003852 <HAL_FMAC_FilterStart+0x82>
    }
    else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	7a5b      	ldrb	r3, [r3, #9]
 8003846:	2b03      	cmp	r3, #3
 8003848:	d103      	bne.n	8003852 <HAL_FMAC_FilterStart+0x82>
    {
      tmpcr |= FMAC_IT_RIEN;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f043 0301 	orr.w	r3, r3, #1
 8003850:	617b      	str	r3, [r7, #20]
    {
      /* nothing to do */
    }

    /* CR: Write the configuration */
    MODIFY_REG(hfmac->Instance->CR, \
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800385c:	f023 0303 	bic.w	r3, r3, #3
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	6979      	ldr	r1, [r7, #20]
 8003866:	430b      	orrs	r3, r1
 8003868:	6113      	str	r3, [r2, #16]
               FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \
               tmpcr);

    /* Register the new output buffer */
    status = FMAC_ConfigFilterOutputBufferUpdateState(hfmac, pOutput, pOutputSize);
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 fa2c 	bl	8003ccc <FMAC_ConfigFilterOutputBufferUpdateState>
 8003874:	4603      	mov	r3, r0
 8003876:	74fb      	strb	r3, [r7, #19]

    if (status == HAL_OK)
 8003878:	7cfb      	ldrb	r3, [r7, #19]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d104      	bne.n	8003888 <HAL_FMAC_FilterStart+0xb8>
    {
      /* PARAM: Start the filter ( this can generate interrupts before the end of the HAL_FMAC_FilterStart ) */
      WRITE_REG(hfmac->Instance->PARAM, (uint32_t)(hfmac->FilterParam));
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	6852      	ldr	r2, [r2, #4]
 8003886:	60da      	str	r2, [r3, #12]
    }

    /* Reset the busy flag (do not overwrite the possible write and read flag) */
    hfmac->State = HAL_FMAC_STATE_READY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8003890:	e001      	b.n	8003896 <HAL_FMAC_FilterStart+0xc6>
  }
  else
  {
    status = HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	74fb      	strb	r3, [r7, #19]
  }

  return status;
 8003896:	7cfb      	ldrb	r3, [r7, #19]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3718      	adds	r7, #24
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_FMAC_ErrorCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_ErrorCallback(FMAC_HandleTypeDef *hfmac)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_ErrorCallback can be implemented in the user file.
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_FMAC_HalfOutputDataReadyCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_HalfOutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_HalfOutputDataReadyCallback can be implemented in the user file.
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_FMAC_OutputDataReadyCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_OutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_OutputDataReadyCallback can be implemented in the user file.
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_FMAC_FilterConfigCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_FilterConfigCallback(FMAC_HandleTypeDef *hfmac)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_FilterConfigCallback can be implemented in the user file.
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038f8:	f7fd fcb6 	bl	8001268 <HAL_GetTick>
 80038fc:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	691a      	ldr	r2, [r3, #16]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800390c:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 800390e:	e00f      	b.n	8003930 <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8003910:	f7fd fcaa 	bl	8001268 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800391e:	d907      	bls.n	8003930 <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003924:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e00a      	b.n	8003946 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1e8      	bne.n	8003910 <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	635a      	str	r2, [r3, #52]	@ 0x34
  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f807 	bl	800396a <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 f81b 	bl	8003998 <FMAC_ResetOutputStateAndDataPointers>
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2220      	movs	r2, #32
 8003988:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2220      	movs	r2, #32
 80039b6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
	...

080039c8 <FMAC_FilterConfig>:
  * @param  PreloadAccess access mode used for the preload (polling or DMA).
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_FilterConfig(FMAC_HandleTypeDef *hfmac, FMAC_FilterConfigTypeDef *pConfig,
                                           uint8_t PreloadAccess)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	4613      	mov	r3, r2
 80039d4:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FMAC_PARAM_P(pConfig->Filter, pConfig->P));
  assert_param(IS_FMAC_PARAM_Q(pConfig->Filter, pConfig->Q));
  assert_param(IS_FMAC_PARAM_R(pConfig->Filter, pConfig->R));

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	da01      	bge.n	80039e4 <FMAC_FilterConfig+0x1c>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e124      	b.n	8003c2e <FMAC_FilterConfig+0x266>
  }

  /* Check handle state is ready */
  if (hfmac->State != HAL_FMAC_STATE_READY)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b20      	cmp	r3, #32
 80039ee:	d001      	beq.n	80039f4 <FMAC_FilterConfig+0x2c>
  {
    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e11c      	b.n	8003c2e <FMAC_FilterConfig+0x266>
  }

  /* Change the FMAC state */
  hfmac->State = HAL_FMAC_STATE_BUSY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2224      	movs	r2, #36	@ 0x24
 80039f8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Get tick */
  tickstart = HAL_GetTick();
 80039fc:	f7fd fc34 	bl	8001268 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

  /* Indicate that there is no valid configuration done */
  hfmac->FilterParam = 0U;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	605a      	str	r2, [r3, #4]

  /* FMAC_X1BUFCFG: Configure the input buffer within the internal memory if required */
  if (pConfig->InputBufferSize != 0U)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	785b      	ldrb	r3, [r3, #1]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <FMAC_FilterConfig+0x6a>
  {
    MODIFY_REG(hfmac->Instance->X1BUFCFG,                                                                   \
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	0c1b      	lsrs	r3, r3, #16
 8003a18:	041b      	lsls	r3, r3, #16
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	7812      	ldrb	r2, [r2, #0]
 8003a1e:	4611      	mov	r1, r2
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	7852      	ldrb	r2, [r2, #1]
 8003a24:	0212      	lsls	r2, r2, #8
 8003a26:	b292      	uxth	r2, r2
 8003a28:	4311      	orrs	r1, r2
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	6812      	ldr	r2, [r2, #0]
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	6013      	str	r3, [r2, #0]
                ((((uint32_t)(pConfig->InputBufferSize))  << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos) & \
                 FMAC_X1BUFCFG_X1_BUF_SIZE)));
  }

  /* FMAC_X1BUFCFG: Configure the input threshold if valid when compared to the configured X1 size */
  if (pConfig->InputThreshold != FMAC_THRESHOLD_NO_VALUE)
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a3a:	d00c      	beq.n	8003a56 <FMAC_FilterConfig+0x8e>
  {
    /* Check the parameter */
    assert_param(IS_FMAC_THRESHOLD_APPLICABLE(FMAC_GET_X1_SIZE(hfmac), pConfig->InputThreshold, pConfig->InputAccess));

    MODIFY_REG(hfmac->Instance->X1BUFCFG, \
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	601a      	str	r2, [r3, #0]
               FMAC_X1BUFCFG_FULL_WM,     \
               ((pConfig->InputThreshold) & FMAC_X1BUFCFG_FULL_WM));
  }

  /* FMAC_X2BUFCFG: Configure the coefficient buffer within the internal memory */
  if (pConfig->CoeffBufferSize != 0U)
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	7a5b      	ldrb	r3, [r3, #9]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d010      	beq.n	8003a80 <FMAC_FilterConfig+0xb8>
  {
    MODIFY_REG(hfmac->Instance->X2BUFCFG,                                                                   \
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	0c1b      	lsrs	r3, r3, #16
 8003a66:	041b      	lsls	r3, r3, #16
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	7a12      	ldrb	r2, [r2, #8]
 8003a6c:	4611      	mov	r1, r2
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	7a52      	ldrb	r2, [r2, #9]
 8003a72:	0212      	lsls	r2, r2, #8
 8003a74:	b292      	uxth	r2, r2
 8003a76:	4311      	orrs	r1, r2
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	6812      	ldr	r2, [r2, #0]
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	6053      	str	r3, [r2, #4]
                ((((uint32_t)(pConfig->CoeffBufferSize))  << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos) &\
                 FMAC_X2BUFCFG_X2_BUF_SIZE)));
  }

  /* FMAC_YBUFCFG: Configure the output buffer within the internal memory if required */
  if (pConfig->OutputBufferSize != 0U)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	7adb      	ldrb	r3, [r3, #11]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d010      	beq.n	8003aaa <FMAC_FilterConfig+0xe2>
  {
    MODIFY_REG(hfmac->Instance->YBUFCFG,                                                                    \
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	0c1b      	lsrs	r3, r3, #16
 8003a90:	041b      	lsls	r3, r3, #16
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	7a92      	ldrb	r2, [r2, #10]
 8003a96:	4611      	mov	r1, r2
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	7ad2      	ldrb	r2, [r2, #11]
 8003a9c:	0212      	lsls	r2, r2, #8
 8003a9e:	b292      	uxth	r2, r2
 8003aa0:	4311      	orrs	r1, r2
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	6812      	ldr	r2, [r2, #0]
 8003aa6:	430b      	orrs	r3, r1
 8003aa8:	6093      	str	r3, [r2, #8]
               (((((uint32_t)(pConfig->OutputBaseAddress)) << FMAC_YBUFCFG_Y_BASE_Pos)     & FMAC_YBUFCFG_Y_BASE) |    \
                ((((uint32_t)(pConfig->OutputBufferSize))  << FMAC_YBUFCFG_Y_BUF_SIZE_Pos) & FMAC_YBUFCFG_Y_BUF_SIZE)));
  }

  /* FMAC_YBUFCFG: Configure the output threshold if valid when compared to the configured Y size */
  if (pConfig->OutputThreshold != FMAC_THRESHOLD_NO_VALUE)
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ab2:	d00c      	beq.n	8003ace <FMAC_FilterConfig+0x106>
  {
    /* Check the parameter */
    assert_param(IS_FMAC_THRESHOLD_APPLICABLE(FMAC_GET_Y_SIZE(hfmac), pConfig->OutputThreshold, pConfig->OutputAccess));

    MODIFY_REG(hfmac->Instance->YBUFCFG, \
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	609a      	str	r2, [r3, #8]
               FMAC_YBUFCFG_EMPTY_WM,    \
               ((pConfig->OutputThreshold) & FMAC_YBUFCFG_EMPTY_WM));
  }

  /* FMAC_CR: Configure the clip feature */
  tmpcr = pConfig->Clip & FMAC_CR_CLIPEN;
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ad6:	617b      	str	r3, [r7, #20]

  /* FMAC_CR: If IT or DMA will be used, enable error interrupts.
    * Being more a debugging feature, FMAC_CR_SATIEN isn't enabled by default. */
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	7f5b      	ldrb	r3, [r3, #29]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d00b      	beq.n	8003af8 <FMAC_FilterConfig+0x130>
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	7f5b      	ldrb	r3, [r3, #29]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d007      	beq.n	8003af8 <FMAC_FilterConfig+0x130>
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	7f9b      	ldrb	r3, [r3, #30]
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d003      	beq.n	8003af8 <FMAC_FilterConfig+0x130>
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	7f9b      	ldrb	r3, [r3, #30]
 8003af4:	2b03      	cmp	r3, #3
 8003af6:	d103      	bne.n	8003b00 <FMAC_FilterConfig+0x138>
  {
    tmpcr |= FMAC_IT_UNFLIEN | FMAC_IT_OVFLIEN;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f043 030c 	orr.w	r3, r3, #12
 8003afe:	617b      	str	r3, [r7, #20]
  }

  /* FMAC_CR: write the value */
  WRITE_REG(hfmac->Instance->CR, tmpcr);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	611a      	str	r2, [r3, #16]

  /* Save the input/output accesses in order to configure RIEN, WIEN, DMAREN and DMAWEN during filter start */
  hfmac->InputAccess = pConfig->InputAccess;
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	7f5a      	ldrb	r2, [r3, #29]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	721a      	strb	r2, [r3, #8]
  hfmac->OutputAccess = pConfig->OutputAccess;
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	7f9a      	ldrb	r2, [r3, #30]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	725a      	strb	r2, [r3, #9]
  assert_param(((pConfig->Filter == FMAC_FUNC_CONVO_FIR) && (x2size >= pConfig->P)) || \
               ((pConfig->Filter == FMAC_FUNC_IIR_DIRECT_FORM_1) && \
                (x2size >= ((uint32_t)pConfig->P + (uint32_t)pConfig->Q))));

  /* Build the PARAM value that will be used when starting the filter */
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8003b22:	431a      	orrs	r2, r3
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	b29b      	uxth	r3, r3
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 8003b2e:	431a      	orrs	r2, r3
                        ((((uint32_t)(pConfig->R)) << FMAC_PARAM_R_Pos) & FMAC_PARAM_R));
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003b36:	041b      	lsls	r3, r3, #16
 8003b38:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	605a      	str	r2, [r3, #4]

  /* Initialize the coefficient buffer if required (pCoeffA for FIR only) */
  if ((pConfig->pCoeffB != NULL) && (pConfig->CoeffBSize != 0U))
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d06a      	beq.n	8003c24 <FMAC_FilterConfig+0x25c>
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	7f1b      	ldrb	r3, [r3, #28]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d066      	beq.n	8003c24 <FMAC_FilterConfig+0x25c>
                 ((pConfig->Filter == FMAC_FUNC_IIR_DIRECT_FORM_1) &&
                  (pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U) &&
                  (pConfig->CoeffASize >= pConfig->Q)));

    /* Write number of values to be loaded, the data load function and start the operation */
    WRITE_REG(hfmac->Instance->PARAM,                      \
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	7f1b      	ldrb	r3, [r3, #28]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	7d1b      	ldrb	r3, [r3, #20]
 8003b60:	021b      	lsls	r3, r3, #8
 8003b62:	431a      	orrs	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f042 4202 	orr.w	r2, r2, #2181038080	@ 0x82000000
 8003b6c:	60da      	str	r2, [r3, #12]
              (((uint32_t)(pConfig->CoeffBSize) << FMAC_PARAM_P_Pos) | \
               ((uint32_t)(pConfig->CoeffASize) << FMAC_PARAM_Q_Pos) | \
               FMAC_FUNC_LOAD_X2 | FMAC_PARAM_START));

    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d133      	bne.n	8003bdc <FMAC_FilterConfig+0x214>
    {
      /* Load the buffer into the internal memory */
      FMAC_WritePreloadDataIncrementPtr(hfmac, &(pConfig->pCoeffB), pConfig->CoeffBSize);
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f103 0118 	add.w	r1, r3, #24
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	7f1b      	ldrb	r3, [r3, #28]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 f85d 	bl	8003c40 <FMAC_WritePreloadDataIncrementPtr>

      /* Load pCoeffA if needed */
      if ((pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U))
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00c      	beq.n	8003ba8 <FMAC_FilterConfig+0x1e0>
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	7d1b      	ldrb	r3, [r3, #20]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d008      	beq.n	8003ba8 <FMAC_FilterConfig+0x1e0>
      {
        /* Load the buffer into the internal memory */
        FMAC_WritePreloadDataIncrementPtr(hfmac, &(pConfig->pCoeffA), pConfig->CoeffASize);
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	f103 0110 	add.w	r1, r3, #16
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	7d1b      	ldrb	r3, [r3, #20]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f84c 	bl	8003c40 <FMAC_WritePreloadDataIncrementPtr>
      }

      /* Wait for the end of the writing */
      if (FMAC_WaitOnStartUntilTimeout(hfmac, tickstart, HAL_FMAC_TIMEOUT_VALUE) != HAL_OK)
 8003ba8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003bac:	6939      	ldr	r1, [r7, #16]
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 f86b 	bl	8003c8a <FMAC_WaitOnStartUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00b      	beq.n	8003bd2 <FMAC_FilterConfig+0x20a>
      {
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	635a      	str	r2, [r3, #52]	@ 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	22a0      	movs	r2, #160	@ 0xa0
 8003bca:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e02d      	b.n	8003c2e <FMAC_FilterConfig+0x266>
      }

      /* Change the FMAC state */
      hfmac->State = HAL_FMAC_STATE_READY;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 8003bda:	e027      	b.n	8003c2c <FMAC_FilterConfig+0x264>
    }
    else
    {
      hfmac->pInput = pConfig->pCoeffA;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	691a      	ldr	r2, [r3, #16]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = pConfig->CoeffASize;
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	7d1b      	ldrb	r3, [r3, #20]
 8003be8:	461a      	mov	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	821a      	strh	r2, [r3, #16]

      /* Set the FMAC DMA transfer complete callback */
      hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	631a      	str	r2, [r3, #48]	@ 0x30
      hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterConfig;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfa:	4a0f      	ldr	r2, [pc, #60]	@ (8003c38 <FMAC_FilterConfig+0x270>)
 8003bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
      /* Set the DMA error callback */
      hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c02:	4a0e      	ldr	r2, [pc, #56]	@ (8003c3c <FMAC_FilterConfig+0x274>)
 8003c04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA stream managing FMAC preload data write */
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pConfig->pCoeffB, (uint32_t)&hfmac->Instance->WDATA,
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	4619      	mov	r1, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	3318      	adds	r3, #24
 8003c16:	461a      	mov	r2, r3
                               pConfig->CoeffBSize));
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	7f1b      	ldrb	r3, [r3, #28]
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pConfig->pCoeffB, (uint32_t)&hfmac->Instance->WDATA,
 8003c1c:	f7ff fbbe 	bl	800339c <HAL_DMA_Start_IT>
 8003c20:	4603      	mov	r3, r0
 8003c22:	e004      	b.n	8003c2e <FMAC_FilterConfig+0x266>
    }
  }
  else
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_READY;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2220      	movs	r2, #32
 8003c28:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  }

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	08003de1 	.word	0x08003de1
 8003c3c:	08003ead 	.word	0x08003ead

08003c40 <FMAC_WritePreloadDataIncrementPtr>:
  * @param  ppData pointer to pointer to the data buffer.
  * @param  Size size of the data buffer.
  * @retval None
  */
static void FMAC_WritePreloadDataIncrementPtr(FMAC_HandleTypeDef *hfmac, int16_t **ppData, uint8_t Size)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	71fb      	strb	r3, [r7, #7]
  uint8_t index;

  /* Load the buffer into the internal memory */
  for (index = Size; index > 0U; index--)
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	75fb      	strb	r3, [r7, #23]
 8003c52:	e010      	b.n	8003c76 <FMAC_WritePreloadDataIncrementPtr+0x36>
  {
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	b292      	uxth	r2, r2
 8003c64:	619a      	str	r2, [r3, #24]
    (*ppData)++;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	1c9a      	adds	r2, r3, #2
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	601a      	str	r2, [r3, #0]
  for (index = Size; index > 0U; index--)
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
 8003c72:	3b01      	subs	r3, #1
 8003c74:	75fb      	strb	r3, [r7, #23]
 8003c76:	7dfb      	ldrb	r3, [r7, #23]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1eb      	bne.n	8003c54 <FMAC_WritePreloadDataIncrementPtr+0x14>
  }
}
 8003c7c:	bf00      	nop
 8003c7e:	bf00      	nop
 8003c80:	371c      	adds	r7, #28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <FMAC_WaitOnStartUntilTimeout>:
  * @param  Tickstart Tick start value.
  * @param  Timeout Timeout duration.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_WaitOnStartUntilTimeout(FMAC_HandleTypeDef *hfmac, uint32_t Tickstart, uint32_t Timeout)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b084      	sub	sp, #16
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	60f8      	str	r0, [r7, #12]
 8003c92:	60b9      	str	r1, [r7, #8]
 8003c94:	607a      	str	r2, [r7, #4]
  /* Wait until flag changes */
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 8003c96:	e00f      	b.n	8003cb8 <FMAC_WaitOnStartUntilTimeout+0x2e>
  {
    if ((HAL_GetTick() - Tickstart) > Timeout)
 8003c98:	f7fd fae6 	bl	8001268 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d207      	bcs.n	8003cb8 <FMAC_WaitOnStartUntilTimeout+0x2e>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	635a      	str	r2, [r3, #52]	@ 0x34

      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e005      	b.n	8003cc4 <FMAC_WaitOnStartUntilTimeout+0x3a>
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	dbea      	blt.n	8003c98 <FMAC_WaitOnStartUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <FMAC_ConfigFilterOutputBufferUpdateState>:
  *         of data read from FMAC).
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_ConfigFilterOutputBufferUpdateState(FMAC_HandleTypeDef *hfmac, int16_t *pOutput,
                                                                  uint16_t *pOutputSize)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  /* Reset the current size */
  hfmac->OutputCurrentSize = 0U;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	839a      	strh	r2, [r3, #28]

  /* Check whether a valid pointer was provided */
  if ((pOutput == NULL) || (pOutputSize == NULL) || (*pOutputSize == 0U))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d006      	beq.n	8003cf2 <FMAC_ConfigFilterOutputBufferUpdateState+0x26>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <FMAC_ConfigFilterOutputBufferUpdateState+0x26>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10a      	bne.n	8003d08 <FMAC_ConfigFilterOutputBufferUpdateState+0x3c>
  {
    /* The user will have to provide a valid configuration later */
    hfmac->pOutput = NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8003d06:	e03f      	b.n	8003d88 <FMAC_ConfigFilterOutputBufferUpdateState+0xbc>
  }
  /* Handle the pointer depending on the input access */
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	7a5b      	ldrb	r3, [r3, #9]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d122      	bne.n	8003d56 <FMAC_ConfigFilterOutputBufferUpdateState+0x8a>
  {
    hfmac->pOutput = NULL;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2225      	movs	r2, #37	@ 0x25
 8003d20:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaOut->XferHalfCpltCallback = FMAC_DMAHalfOutputDataReady;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d28:	4a1a      	ldr	r2, [pc, #104]	@ (8003d94 <FMAC_ConfigFilterOutputBufferUpdateState+0xc8>)
 8003d2a:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmac->hdmaOut->XferCpltCallback = FMAC_DMAOutputDataReady;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	4a19      	ldr	r2, [pc, #100]	@ (8003d98 <FMAC_ConfigFilterOutputBufferUpdateState+0xcc>)
 8003d32:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaOut->XferErrorCallback = FMAC_DMAError;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d38:	4a18      	ldr	r2, [pc, #96]	@ (8003d9c <FMAC_ConfigFilterOutputBufferUpdateState+0xd0>)
 8003d3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA stream managing FMAC output data read */
    return (HAL_DMA_Start_IT(hfmac->hdmaOut, (uint32_t)&hfmac->Instance->RDATA, (uint32_t)pOutput, *pOutputSize));
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	331c      	adds	r3, #28
 8003d46:	4619      	mov	r1, r3
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	f7ff fb25 	bl	800339c <HAL_DMA_Start_IT>
 8003d52:	4603      	mov	r3, r0
 8003d54:	e019      	b.n	8003d8a <FMAC_ConfigFilterOutputBufferUpdateState+0xbe>
  }
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_NONE)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	7a5b      	ldrb	r3, [r3, #9]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10a      	bne.n	8003d74 <FMAC_ConfigFilterOutputBufferUpdateState+0xa8>
  {
    hfmac->pOutput = NULL;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8003d72:	e009      	b.n	8003d88 <FMAC_ConfigFilterOutputBufferUpdateState+0xbc>
  }
  else
  {
    /* Update the output data information (polling, IT) */
    hfmac->pOutput = pOutput;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = pOutputSize;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2225      	movs	r2, #37	@ 0x25
 8003d84:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  }

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	08003da1 	.word	0x08003da1
 8003d98:	08003dbd 	.word	0x08003dbd
 8003d9c:	08003ead 	.word	0x08003ead

08003da0 <FMAC_DMAHalfOutputDataReady>:
  * @brief  DMA FMAC Output Data process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAHalfOutputDataReady(DMA_HandleTypeDef *hdma)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dac:	60fb      	str	r3, [r7, #12]

  /* Call half output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->HalfOutputDataReadyCallback(hfmac);
#else
  HAL_FMAC_HalfOutputDataReadyCallback(hfmac);
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f7ff fd80 	bl	80038b4 <HAL_FMAC_HalfOutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8003db4:	bf00      	nop
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <FMAC_DMAOutputDataReady>:
  * @brief  DMA FMAC Output Data process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAOutputDataReady(DMA_HandleTypeDef *hdma)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the pointers to indicate new data will be needed */
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f7ff fde4 	bl	8003998 <FMAC_ResetOutputStateAndDataPointers>

  /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->OutputDataReadyCallback(hfmac);
#else
  HAL_FMAC_OutputDataReadyCallback(hfmac);
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f7ff fd79 	bl	80038c8 <HAL_FMAC_OutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8003dd6:	bf00      	nop
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <FMAC_DMAFilterConfig>:
  * @brief  DMA FMAC Filter Configuration process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAFilterConfig(DMA_HandleTypeDef *hdma)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint8_t index;

  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	60bb      	str	r3, [r7, #8]

  /* If needed, write CoeffA and exit */
  if (hfmac->pInput != NULL)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d027      	beq.n	8003e46 <FMAC_DMAFilterConfig+0x66>
  {
    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterConfig;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e02:	4a28      	ldr	r2, [pc, #160]	@ (8003ea4 <FMAC_DMAFilterConfig+0xc4>)
 8003e04:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0a:	4a27      	ldr	r2, [pc, #156]	@ (8003ea8 <FMAC_DMAFilterConfig+0xc8>)
 8003e0c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA stream managing FMAC preload data write */
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	4619      	mov	r1, r3
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	3318      	adds	r3, #24
 8003e1e:	461a      	mov	r2, r3
                         hfmac->InputCurrentSize) == HAL_OK)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	8a1b      	ldrh	r3, [r3, #16]
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 8003e24:	f7ff faba 	bl	800339c <HAL_DMA_Start_IT>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d106      	bne.n	8003e3c <FMAC_DMAFilterConfig+0x5c>
    {
      hfmac->pInput = NULL;
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2200      	movs	r2, #0
 8003e32:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = 0U;
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	2200      	movs	r2, #0
 8003e38:	821a      	strh	r2, [r3, #16]
      return;
 8003e3a:	e02f      	b.n	8003e9c <FMAC_DMAFilterConfig+0xbc>
    }

    /* If not exited, there was an error: set FMAC handle state to error */
    hfmac->State = HAL_FMAC_STATE_ERROR;
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	22e0      	movs	r2, #224	@ 0xe0
 8003e40:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8003e44:	e021      	b.n	8003e8a <FMAC_DMAFilterConfig+0xaa>
  }
  else
  {
    /* Wait for the end of the writing */
    for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 8003e46:	2300      	movs	r3, #0
 8003e48:	73fb      	strb	r3, [r7, #15]
 8003e4a:	e007      	b.n	8003e5c <FMAC_DMAFilterConfig+0x7c>
    {
      if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) == 0U)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	da06      	bge.n	8003e64 <FMAC_DMAFilterConfig+0x84>
    for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 8003e56:	7bfb      	ldrb	r3, [r7, #15]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	73fb      	strb	r3, [r7, #15]
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
 8003e5e:	2bff      	cmp	r3, #255	@ 0xff
 8003e60:	d1f4      	bne.n	8003e4c <FMAC_DMAFilterConfig+0x6c>
 8003e62:	e000      	b.n	8003e66 <FMAC_DMAFilterConfig+0x86>
      {
        break;
 8003e64:	bf00      	nop
      }
    }

    /* If 'START' is still set, there was a timeout: set FMAC handle state to timeout */
    if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	da04      	bge.n	8003e7a <FMAC_DMAFilterConfig+0x9a>
    {
      hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	22a0      	movs	r2, #160	@ 0xa0
 8003e74:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8003e78:	e007      	b.n	8003e8a <FMAC_DMAFilterConfig+0xaa>
    }
    else
    {
      /* Change the FMAC state */
      hfmac->State = HAL_FMAC_STATE_READY;
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	2220      	movs	r2, #32
 8003e7e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

      /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
      hfmac->FilterConfigCallback(hfmac);
#else
      HAL_FMAC_FilterConfigCallback(hfmac);
 8003e82:	68b8      	ldr	r0, [r7, #8]
 8003e84:	f7ff fd2a 	bl	80038dc <HAL_FMAC_FilterConfigCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
      return;
 8003e88:	e008      	b.n	8003e9c <FMAC_DMAFilterConfig+0xbc>
    }
  }

  /* If not exited, there was an error: set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e8e:	f043 0208 	orr.w	r2, r3, #8
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 8003e96:	68b8      	ldr	r0, [r7, #8]
 8003e98:	f7ff fd02 	bl	80038a0 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	08003de1 	.word	0x08003de1
 8003ea8:	08003ead 	.word	0x08003ead

08003eac <FMAC_DMAError>:
  * @brief  DMA FMAC communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb8:	60fb      	str	r3, [r7, #12]

  /* Set FMAC handle state to error */
  hfmac->State = HAL_FMAC_STATE_ERROR;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	22e0      	movs	r2, #224	@ 0xe0
 8003ebe:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec6:	f043 0208 	orr.w	r2, r3, #8
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f7ff fce6 	bl	80038a0 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003eea:	e15a      	b.n	80041a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef8:	4013      	ands	r3, r2
 8003efa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 814c 	beq.w	800419c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 0303 	and.w	r3, r3, #3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d005      	beq.n	8003f1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d130      	bne.n	8003f7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	2203      	movs	r2, #3
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	4013      	ands	r3, r2
 8003f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	68da      	ldr	r2, [r3, #12]
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f52:	2201      	movs	r2, #1
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5a:	43db      	mvns	r3, r3
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	091b      	lsrs	r3, r3, #4
 8003f68:	f003 0201 	and.w	r2, r3, #1
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f003 0303 	and.w	r3, r3, #3
 8003f86:	2b03      	cmp	r3, #3
 8003f88:	d017      	beq.n	8003fba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	2203      	movs	r2, #3
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f003 0303 	and.w	r3, r3, #3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d123      	bne.n	800400e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	08da      	lsrs	r2, r3, #3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3208      	adds	r2, #8
 8003fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	220f      	movs	r2, #15
 8003fde:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe2:	43db      	mvns	r3, r3
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	009b      	lsls	r3, r3, #2
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	08da      	lsrs	r2, r3, #3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3208      	adds	r2, #8
 8004008:	6939      	ldr	r1, [r7, #16]
 800400a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	2203      	movs	r2, #3
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	43db      	mvns	r3, r3
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4013      	ands	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f003 0203 	and.w	r2, r3, #3
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	4313      	orrs	r3, r2
 800403a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800404a:	2b00      	cmp	r3, #0
 800404c:	f000 80a6 	beq.w	800419c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004050:	4b5b      	ldr	r3, [pc, #364]	@ (80041c0 <HAL_GPIO_Init+0x2e4>)
 8004052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004054:	4a5a      	ldr	r2, [pc, #360]	@ (80041c0 <HAL_GPIO_Init+0x2e4>)
 8004056:	f043 0301 	orr.w	r3, r3, #1
 800405a:	6613      	str	r3, [r2, #96]	@ 0x60
 800405c:	4b58      	ldr	r3, [pc, #352]	@ (80041c0 <HAL_GPIO_Init+0x2e4>)
 800405e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004068:	4a56      	ldr	r2, [pc, #344]	@ (80041c4 <HAL_GPIO_Init+0x2e8>)
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	089b      	lsrs	r3, r3, #2
 800406e:	3302      	adds	r3, #2
 8004070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004074:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	220f      	movs	r2, #15
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4013      	ands	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004092:	d01f      	beq.n	80040d4 <HAL_GPIO_Init+0x1f8>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a4c      	ldr	r2, [pc, #304]	@ (80041c8 <HAL_GPIO_Init+0x2ec>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d019      	beq.n	80040d0 <HAL_GPIO_Init+0x1f4>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a4b      	ldr	r2, [pc, #300]	@ (80041cc <HAL_GPIO_Init+0x2f0>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d013      	beq.n	80040cc <HAL_GPIO_Init+0x1f0>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a4a      	ldr	r2, [pc, #296]	@ (80041d0 <HAL_GPIO_Init+0x2f4>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d00d      	beq.n	80040c8 <HAL_GPIO_Init+0x1ec>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a49      	ldr	r2, [pc, #292]	@ (80041d4 <HAL_GPIO_Init+0x2f8>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d007      	beq.n	80040c4 <HAL_GPIO_Init+0x1e8>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a48      	ldr	r2, [pc, #288]	@ (80041d8 <HAL_GPIO_Init+0x2fc>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d101      	bne.n	80040c0 <HAL_GPIO_Init+0x1e4>
 80040bc:	2305      	movs	r3, #5
 80040be:	e00a      	b.n	80040d6 <HAL_GPIO_Init+0x1fa>
 80040c0:	2306      	movs	r3, #6
 80040c2:	e008      	b.n	80040d6 <HAL_GPIO_Init+0x1fa>
 80040c4:	2304      	movs	r3, #4
 80040c6:	e006      	b.n	80040d6 <HAL_GPIO_Init+0x1fa>
 80040c8:	2303      	movs	r3, #3
 80040ca:	e004      	b.n	80040d6 <HAL_GPIO_Init+0x1fa>
 80040cc:	2302      	movs	r3, #2
 80040ce:	e002      	b.n	80040d6 <HAL_GPIO_Init+0x1fa>
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <HAL_GPIO_Init+0x1fa>
 80040d4:	2300      	movs	r3, #0
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	f002 0203 	and.w	r2, r2, #3
 80040dc:	0092      	lsls	r2, r2, #2
 80040de:	4093      	lsls	r3, r2
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040e6:	4937      	ldr	r1, [pc, #220]	@ (80041c4 <HAL_GPIO_Init+0x2e8>)
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	089b      	lsrs	r3, r3, #2
 80040ec:	3302      	adds	r3, #2
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040f4:	4b39      	ldr	r3, [pc, #228]	@ (80041dc <HAL_GPIO_Init+0x300>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	43db      	mvns	r3, r3
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4013      	ands	r3, r2
 8004102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	4313      	orrs	r3, r2
 8004116:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004118:	4a30      	ldr	r2, [pc, #192]	@ (80041dc <HAL_GPIO_Init+0x300>)
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800411e:	4b2f      	ldr	r3, [pc, #188]	@ (80041dc <HAL_GPIO_Init+0x300>)
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	43db      	mvns	r3, r3
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4013      	ands	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4313      	orrs	r3, r2
 8004140:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004142:	4a26      	ldr	r2, [pc, #152]	@ (80041dc <HAL_GPIO_Init+0x300>)
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004148:	4b24      	ldr	r3, [pc, #144]	@ (80041dc <HAL_GPIO_Init+0x300>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	43db      	mvns	r3, r3
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800416c:	4a1b      	ldr	r2, [pc, #108]	@ (80041dc <HAL_GPIO_Init+0x300>)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004172:	4b1a      	ldr	r3, [pc, #104]	@ (80041dc <HAL_GPIO_Init+0x300>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	43db      	mvns	r3, r3
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	4013      	ands	r3, r2
 8004180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004196:	4a11      	ldr	r2, [pc, #68]	@ (80041dc <HAL_GPIO_Init+0x300>)
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	3301      	adds	r3, #1
 80041a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	fa22 f303 	lsr.w	r3, r2, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f47f ae9d 	bne.w	8003eec <HAL_GPIO_Init+0x10>
  }
}
 80041b2:	bf00      	nop
 80041b4:	bf00      	nop
 80041b6:	371c      	adds	r7, #28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr
 80041c0:	40021000 	.word	0x40021000
 80041c4:	40010000 	.word	0x40010000
 80041c8:	48000400 	.word	0x48000400
 80041cc:	48000800 	.word	0x48000800
 80041d0:	48000c00 	.word	0x48000c00
 80041d4:	48001000 	.word	0x48001000
 80041d8:	48001400 	.word	0x48001400
 80041dc:	40010400 	.word	0x40010400

080041e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	807b      	strh	r3, [r7, #2]
 80041ec:	4613      	mov	r3, r2
 80041ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041f0:	787b      	ldrb	r3, [r7, #1]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041f6:	887a      	ldrh	r2, [r7, #2]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041fc:	e002      	b.n	8004204 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041fe:	887a      	ldrh	r2, [r7, #2]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004218:	2300      	movs	r3, #0
 800421a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e0bb      	b.n	800439e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b05      	cmp	r3, #5
 8004230:	d101      	bne.n	8004236 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e0b3      	b.n	800439e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d101      	bne.n	8004246 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e0ab      	b.n	800439e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004246:	4b58      	ldr	r3, [pc, #352]	@ (80043a8 <HAL_OPAMP_Init+0x198>)
 8004248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800424a:	4a57      	ldr	r2, [pc, #348]	@ (80043a8 <HAL_OPAMP_Init+0x198>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	6613      	str	r3, [r2, #96]	@ 0x60
 8004252:	4b55      	ldr	r3, [pc, #340]	@ (80043a8 <HAL_OPAMP_Init+0x198>)
 8004254:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	60bb      	str	r3, [r7, #8]
 800425c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d103      	bne.n	8004272 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fc fdba 	bl	8000dec <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b40      	cmp	r3, #64	@ 0x40
 800427e:	d003      	beq.n	8004288 <HAL_OPAMP_Init+0x78>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	2b60      	cmp	r3, #96	@ 0x60
 8004286:	d133      	bne.n	80042f0 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 0110 	bic.w	r1, r3, #16
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	4b41      	ldr	r3, [pc, #260]	@ (80043ac <HAL_OPAMP_Init+0x19c>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6851      	ldr	r1, [r2, #4]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	6892      	ldr	r2, [r2, #8]
 80042b0:	4311      	orrs	r1, r2
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6912      	ldr	r2, [r2, #16]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	7d09      	ldrb	r1, [r1, #20]
 80042bc:	2901      	cmp	r1, #1
 80042be:	d102      	bne.n	80042c6 <HAL_OPAMP_Init+0xb6>
 80042c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80042c4:	e000      	b.n	80042c8 <HAL_OPAMP_Init+0xb8>
 80042c6:	2100      	movs	r1, #0
 80042c8:	4311      	orrs	r1, r2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042ce:	4311      	orrs	r1, r2
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80042d4:	4311      	orrs	r1, r2
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80042da:	04d2      	lsls	r2, r2, #19
 80042dc:	4311      	orrs	r1, r2
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80042e2:	0612      	lsls	r2, r2, #24
 80042e4:	4311      	orrs	r1, r2
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	430b      	orrs	r3, r1
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e035      	b.n	800435c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f023 0110 	bic.w	r1, r3, #16
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b27      	ldr	r3, [pc, #156]	@ (80043ac <HAL_OPAMP_Init+0x19c>)
 800430e:	4013      	ands	r3, r2
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6851      	ldr	r1, [r2, #4]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	6892      	ldr	r2, [r2, #8]
 8004318:	4311      	orrs	r1, r2
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	68d2      	ldr	r2, [r2, #12]
 800431e:	4311      	orrs	r1, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6912      	ldr	r2, [r2, #16]
 8004324:	430a      	orrs	r2, r1
 8004326:	6879      	ldr	r1, [r7, #4]
 8004328:	7d09      	ldrb	r1, [r1, #20]
 800432a:	2901      	cmp	r1, #1
 800432c:	d102      	bne.n	8004334 <HAL_OPAMP_Init+0x124>
 800432e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004332:	e000      	b.n	8004336 <HAL_OPAMP_Init+0x126>
 8004334:	2100      	movs	r1, #0
 8004336:	4311      	orrs	r1, r2
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800433c:	4311      	orrs	r1, r2
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004342:	4311      	orrs	r1, r2
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004348:	04d2      	lsls	r2, r2, #19
 800434a:	4311      	orrs	r1, r2
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004350:	0612      	lsls	r2, r2, #24
 8004352:	4311      	orrs	r1, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6812      	ldr	r2, [r2, #0]
 8004358:	430b      	orrs	r3, r1
 800435a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	2b00      	cmp	r3, #0
 8004364:	db10      	blt.n	8004388 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699a      	ldr	r2, [r3, #24]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	69db      	ldr	r3, [r3, #28]
 8004378:	431a      	orrs	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	431a      	orrs	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	430a      	orrs	r2, r1
 8004386:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d103      	bne.n	800439c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800439c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	40021000 	.word	0x40021000
 80043ac:	e0003e11 	.word	0xe0003e11

080043b0 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d102      	bne.n	80043c8 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
 80043c6:	e01d      	b.n	8004404 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b05      	cmp	r3, #5
 80043d2:	d102      	bne.n	80043da <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
 80043d8:	e014      	b.n	8004404 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d10c      	bne.n	8004400 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f042 0201 	orr.w	r2, r2, #1
 80043f4:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2204      	movs	r2, #4
 80043fa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 80043fe:	e001      	b.n	8004404 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8004404:	7bfb      	ldrb	r3, [r7, #15]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status
  * @note   Calibration runs about 25 ms.
  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b086      	sub	sp, #24
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 800441a:	2300      	movs	r3, #0
 800441c:	75fb      	strb	r3, [r7, #23]
  uint32_t trimmingvaluep;
  uint32_t delta;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <HAL_OPAMP_SelfCalibrate+0x18>
  {
    status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	75fb      	strb	r3, [r7, #23]
 8004428:	e113      	b.n	8004652 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b05      	cmp	r3, #5
 8004434:	d102      	bne.n	800443c <HAL_OPAMP_SelfCalibrate+0x2a>
  {
    status = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	75fb      	strb	r3, [r7, #23]
 800443a:	e10a      	b.n	8004652 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else
  {

    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if (hopamp->State ==  HAL_OPAMP_STATE_READY)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b01      	cmp	r3, #1
 8004446:	f040 8102 	bne.w	800464e <HAL_OPAMP_SelfCalibrate+0x23c>
      /* Check the parameter */
      assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

      /* Set Calibration mode */
      /* Non-inverting input connected to calibration reference voltage. */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 0202 	orr.w	r2, r2, #2
 8004458:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0210 	orr.w	r2, r2, #16
 8004468:	601a      	str	r2, [r3, #0]

      /* Enable calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004478:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      /* Select 90% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 8004488:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0201 	orr.w	r2, r2, #1
 8004498:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16UL;
 800449a:	2310      	movs	r3, #16
 800449c:	613b      	str	r3, [r7, #16]
      delta = 8UL;
 800449e:	2308      	movs	r3, #8
 80044a0:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 80044a2:	e020      	b.n	80044e6 <HAL_OPAMP_SelfCalibrate+0xd4>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	061a      	lsls	r2, r3, #24
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 80044ba:	2002      	movs	r0, #2
 80044bc:	f7fc fee0 	bl	8001280 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d004      	beq.n	80044d8 <HAL_OPAMP_SelfCalibrate+0xc6>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluen += delta;
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	4413      	add	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	e003      	b.n	80044e0 <HAL_OPAMP_SelfCalibrate+0xce>
        }
        else
        {
          /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
          trimmingvaluen -= delta;
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	613b      	str	r3, [r7, #16]
        }

        delta >>= 1;
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	085b      	lsrs	r3, r3, #1
 80044e4:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1db      	bne.n	80044a4 <HAL_OPAMP_SelfCalibrate+0x92>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	061a      	lsls	r2, r3, #24
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8004502:	2002      	movs	r0, #2
 8004504:	f7fc febc 	bl	8001280 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00d      	beq.n	8004532 <HAL_OPAMP_SelfCalibrate+0x120>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluen++;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	3301      	adds	r3, #1
 800451a:	613b      	str	r3, [r7, #16]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	061a      	lsls	r2, r3, #24
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      /* Select 10% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004544:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16UL;
 8004546:	2310      	movs	r3, #16
 8004548:	60fb      	str	r3, [r7, #12]
      delta = 8UL;
 800454a:	2308      	movs	r3, #8
 800454c:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 800454e:	e020      	b.n	8004592 <HAL_OPAMP_SelfCalibrate+0x180>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	04da      	lsls	r2, r3, #19
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 8004566:	2002      	movs	r0, #2
 8004568:	f7fc fe8a 	bl	8001280 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d004      	beq.n	8004584 <HAL_OPAMP_SelfCalibrate+0x172>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluep += delta;
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4413      	add	r3, r2
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	e003      	b.n	800458c <HAL_OPAMP_SelfCalibrate+0x17a>
        }
        else
        {
          trimmingvaluep -= delta;
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	60fb      	str	r3, [r7, #12]
        }

        delta >>= 1;
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	085b      	lsrs	r3, r3, #1
 8004590:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1db      	bne.n	8004550 <HAL_OPAMP_SelfCalibrate+0x13e>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0U */
      /* Set candidate trimming */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	04da      	lsls	r2, r3, #19
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80045ae:	2002      	movs	r0, #2
 80045b0:	f7fc fe66 	bl	8001280 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00d      	beq.n	80045de <HAL_OPAMP_SelfCalibrate+0x1cc>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluep++;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	3301      	adds	r3, #1
 80045c6:	60fb      	str	r3, [r7, #12]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	04da      	lsls	r2, r3, #19
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]
      }

      /* Disable calibration */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045ec:	601a      	str	r2, [r3, #0]

      /* Disable the OPAMP */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 0201 	bic.w	r2, r2, #1
 80045fc:	601a      	str	r2, [r3, #0]

      /* Set operating mode  */
      /* Non-inverting input connected to calibration reference voltage. */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 0202 	bic.w	r2, r2, #2
 800460c:	601a      	str	r2, [r3, #0]

      /* Self calibration is successful  */
      /* Store calibration(user timing) results in init structure. */

      /* Write calibration result N */
      hopamp->Init.TrimmingValueN = trimmingvaluen;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Write calibration result P */
      hopamp->Init.TrimmingValueP = trimmingvaluep;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Select user timing mode */
      /* And updated with calibrated settings */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2210      	movs	r2, #16
 800461e:	62da      	str	r2, [r3, #44]	@ 0x2c
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	04da      	lsls	r2, r3, #19
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	061a      	lsls	r2, r3, #24
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	e001      	b.n	8004652 <HAL_OPAMP_SelfCalibrate+0x240>
    }

    else
    {
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8004652:	7dfb      	ldrb	r3, [r7, #23]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d141      	bne.n	80046ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800466a:	4b4b      	ldr	r3, [pc, #300]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004676:	d131      	bne.n	80046dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004678:	4b47      	ldr	r3, [pc, #284]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800467a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800467e:	4a46      	ldr	r2, [pc, #280]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004684:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004688:	4b43      	ldr	r3, [pc, #268]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004690:	4a41      	ldr	r2, [pc, #260]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004692:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004696:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004698:	4b40      	ldr	r3, [pc, #256]	@ (800479c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2232      	movs	r2, #50	@ 0x32
 800469e:	fb02 f303 	mul.w	r3, r2, r3
 80046a2:	4a3f      	ldr	r2, [pc, #252]	@ (80047a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046a4:	fba2 2303 	umull	r2, r3, r2, r3
 80046a8:	0c9b      	lsrs	r3, r3, #18
 80046aa:	3301      	adds	r3, #1
 80046ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046ae:	e002      	b.n	80046b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	3b01      	subs	r3, #1
 80046b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046b6:	4b38      	ldr	r3, [pc, #224]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c2:	d102      	bne.n	80046ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1f2      	bne.n	80046b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046ca:	4b33      	ldr	r3, [pc, #204]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d6:	d158      	bne.n	800478a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e057      	b.n	800478c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046e2:	4a2d      	ldr	r2, [pc, #180]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046ec:	e04d      	b.n	800478a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046f4:	d141      	bne.n	800477a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046f6:	4b28      	ldr	r3, [pc, #160]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004702:	d131      	bne.n	8004768 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004704:	4b24      	ldr	r3, [pc, #144]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800470a:	4a23      	ldr	r2, [pc, #140]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800470c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004710:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004714:	4b20      	ldr	r3, [pc, #128]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800471c:	4a1e      	ldr	r2, [pc, #120]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800471e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004722:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004724:	4b1d      	ldr	r3, [pc, #116]	@ (800479c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2232      	movs	r2, #50	@ 0x32
 800472a:	fb02 f303 	mul.w	r3, r2, r3
 800472e:	4a1c      	ldr	r2, [pc, #112]	@ (80047a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004730:	fba2 2303 	umull	r2, r3, r2, r3
 8004734:	0c9b      	lsrs	r3, r3, #18
 8004736:	3301      	adds	r3, #1
 8004738:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800473a:	e002      	b.n	8004742 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3b01      	subs	r3, #1
 8004740:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004742:	4b15      	ldr	r3, [pc, #84]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800474a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800474e:	d102      	bne.n	8004756 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f2      	bne.n	800473c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004756:	4b10      	ldr	r3, [pc, #64]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800475e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004762:	d112      	bne.n	800478a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e011      	b.n	800478c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004768:	4b0b      	ldr	r3, [pc, #44]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800476a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800476e:	4a0a      	ldr	r2, [pc, #40]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004774:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004778:	e007      	b.n	800478a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800477a:	4b07      	ldr	r3, [pc, #28]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004782:	4a05      	ldr	r2, [pc, #20]	@ (8004798 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004784:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004788:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	40007000 	.word	0x40007000
 800479c:	20000078 	.word	0x20000078
 80047a0:	431bde83 	.word	0x431bde83

080047a4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80047a8:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	4a04      	ldr	r2, [pc, #16]	@ (80047c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80047ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047b2:	6093      	str	r3, [r2, #8]
}
 80047b4:	bf00      	nop
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop
 80047c0:	40007000 	.word	0x40007000

080047c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b088      	sub	sp, #32
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e2fe      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d075      	beq.n	80048ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047e2:	4b97      	ldr	r3, [pc, #604]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047ec:	4b94      	ldr	r3, [pc, #592]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	f003 0303 	and.w	r3, r3, #3
 80047f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	2b0c      	cmp	r3, #12
 80047fa:	d102      	bne.n	8004802 <HAL_RCC_OscConfig+0x3e>
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2b03      	cmp	r3, #3
 8004800:	d002      	beq.n	8004808 <HAL_RCC_OscConfig+0x44>
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	2b08      	cmp	r3, #8
 8004806:	d10b      	bne.n	8004820 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004808:	4b8d      	ldr	r3, [pc, #564]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d05b      	beq.n	80048cc <HAL_RCC_OscConfig+0x108>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d157      	bne.n	80048cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e2d9      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004828:	d106      	bne.n	8004838 <HAL_RCC_OscConfig+0x74>
 800482a:	4b85      	ldr	r3, [pc, #532]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a84      	ldr	r2, [pc, #528]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	e01d      	b.n	8004874 <HAL_RCC_OscConfig+0xb0>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004840:	d10c      	bne.n	800485c <HAL_RCC_OscConfig+0x98>
 8004842:	4b7f      	ldr	r3, [pc, #508]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a7e      	ldr	r2, [pc, #504]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	4b7c      	ldr	r3, [pc, #496]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a7b      	ldr	r2, [pc, #492]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	e00b      	b.n	8004874 <HAL_RCC_OscConfig+0xb0>
 800485c:	4b78      	ldr	r3, [pc, #480]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a77      	ldr	r2, [pc, #476]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	4b75      	ldr	r3, [pc, #468]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a74      	ldr	r2, [pc, #464]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800486e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004872:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d013      	beq.n	80048a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487c:	f7fc fcf4 	bl	8001268 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004884:	f7fc fcf0 	bl	8001268 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b64      	cmp	r3, #100	@ 0x64
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e29e      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004896:	4b6a      	ldr	r3, [pc, #424]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d0f0      	beq.n	8004884 <HAL_RCC_OscConfig+0xc0>
 80048a2:	e014      	b.n	80048ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fc fce0 	bl	8001268 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048ac:	f7fc fcdc 	bl	8001268 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b64      	cmp	r3, #100	@ 0x64
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e28a      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048be:	4b60      	ldr	r3, [pc, #384]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0xe8>
 80048ca:	e000      	b.n	80048ce <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d075      	beq.n	80049c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048da:	4b59      	ldr	r3, [pc, #356]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f003 030c 	and.w	r3, r3, #12
 80048e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048e4:	4b56      	ldr	r3, [pc, #344]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f003 0303 	and.w	r3, r3, #3
 80048ec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	2b0c      	cmp	r3, #12
 80048f2:	d102      	bne.n	80048fa <HAL_RCC_OscConfig+0x136>
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d002      	beq.n	8004900 <HAL_RCC_OscConfig+0x13c>
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	2b04      	cmp	r3, #4
 80048fe:	d11f      	bne.n	8004940 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004900:	4b4f      	ldr	r3, [pc, #316]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_RCC_OscConfig+0x154>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d101      	bne.n	8004918 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e25d      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004918:	4b49      	ldr	r3, [pc, #292]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	061b      	lsls	r3, r3, #24
 8004926:	4946      	ldr	r1, [pc, #280]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004928:	4313      	orrs	r3, r2
 800492a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800492c:	4b45      	ldr	r3, [pc, #276]	@ (8004a44 <HAL_RCC_OscConfig+0x280>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4618      	mov	r0, r3
 8004932:	f7fc fc4d 	bl	80011d0 <HAL_InitTick>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d043      	beq.n	80049c4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e249      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d023      	beq.n	8004990 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004948:	4b3d      	ldr	r3, [pc, #244]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a3c      	ldr	r2, [pc, #240]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800494e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004954:	f7fc fc88 	bl	8001268 <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800495c:	f7fc fc84 	bl	8001268 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e232      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800496e:	4b34      	ldr	r3, [pc, #208]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0f0      	beq.n	800495c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497a:	4b31      	ldr	r3, [pc, #196]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	061b      	lsls	r3, r3, #24
 8004988:	492d      	ldr	r1, [pc, #180]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 800498a:	4313      	orrs	r3, r2
 800498c:	604b      	str	r3, [r1, #4]
 800498e:	e01a      	b.n	80049c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004990:	4b2b      	ldr	r3, [pc, #172]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a2a      	ldr	r2, [pc, #168]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004996:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800499a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499c:	f7fc fc64 	bl	8001268 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049a4:	f7fc fc60 	bl	8001268 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e20e      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049b6:	4b22      	ldr	r3, [pc, #136]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0x1e0>
 80049c2:	e000      	b.n	80049c6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d041      	beq.n	8004a56 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d01c      	beq.n	8004a14 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049da:	4b19      	ldr	r3, [pc, #100]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80049dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049e0:	4a17      	ldr	r2, [pc, #92]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 80049e2:	f043 0301 	orr.w	r3, r3, #1
 80049e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ea:	f7fc fc3d 	bl	8001268 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f2:	f7fc fc39 	bl	8001268 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e1e7      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a04:	4b0e      	ldr	r3, [pc, #56]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004a06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0ef      	beq.n	80049f2 <HAL_RCC_OscConfig+0x22e>
 8004a12:	e020      	b.n	8004a56 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a14:	4b0a      	ldr	r3, [pc, #40]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a1a:	4a09      	ldr	r2, [pc, #36]	@ (8004a40 <HAL_RCC_OscConfig+0x27c>)
 8004a1c:	f023 0301 	bic.w	r3, r3, #1
 8004a20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a24:	f7fc fc20 	bl	8001268 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a2a:	e00d      	b.n	8004a48 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a2c:	f7fc fc1c 	bl	8001268 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d906      	bls.n	8004a48 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e1ca      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
 8004a3e:	bf00      	nop
 8004a40:	40021000 	.word	0x40021000
 8004a44:	2000007c 	.word	0x2000007c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a48:	4b8c      	ldr	r3, [pc, #560]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1ea      	bne.n	8004a2c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 80a6 	beq.w	8004bb0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a64:	2300      	movs	r3, #0
 8004a66:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a68:	4b84      	ldr	r3, [pc, #528]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_RCC_OscConfig+0x2b4>
 8004a74:	2301      	movs	r3, #1
 8004a76:	e000      	b.n	8004a7a <HAL_RCC_OscConfig+0x2b6>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d00d      	beq.n	8004a9a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a82:	4a7e      	ldr	r2, [pc, #504]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a88:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a8a:	4b7c      	ldr	r3, [pc, #496]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a96:	2301      	movs	r3, #1
 8004a98:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a9a:	4b79      	ldr	r3, [pc, #484]	@ (8004c80 <HAL_RCC_OscConfig+0x4bc>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d118      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aa6:	4b76      	ldr	r3, [pc, #472]	@ (8004c80 <HAL_RCC_OscConfig+0x4bc>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a75      	ldr	r2, [pc, #468]	@ (8004c80 <HAL_RCC_OscConfig+0x4bc>)
 8004aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ab2:	f7fc fbd9 	bl	8001268 <HAL_GetTick>
 8004ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ab8:	e008      	b.n	8004acc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aba:	f7fc fbd5 	bl	8001268 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e183      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004acc:	4b6c      	ldr	r3, [pc, #432]	@ (8004c80 <HAL_RCC_OscConfig+0x4bc>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0f0      	beq.n	8004aba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d108      	bne.n	8004af2 <HAL_RCC_OscConfig+0x32e>
 8004ae0:	4b66      	ldr	r3, [pc, #408]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae6:	4a65      	ldr	r2, [pc, #404]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004ae8:	f043 0301 	orr.w	r3, r3, #1
 8004aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004af0:	e024      	b.n	8004b3c <HAL_RCC_OscConfig+0x378>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	2b05      	cmp	r3, #5
 8004af8:	d110      	bne.n	8004b1c <HAL_RCC_OscConfig+0x358>
 8004afa:	4b60      	ldr	r3, [pc, #384]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b00:	4a5e      	ldr	r2, [pc, #376]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b02:	f043 0304 	orr.w	r3, r3, #4
 8004b06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b0a:	4b5c      	ldr	r3, [pc, #368]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b10:	4a5a      	ldr	r2, [pc, #360]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b12:	f043 0301 	orr.w	r3, r3, #1
 8004b16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b1a:	e00f      	b.n	8004b3c <HAL_RCC_OscConfig+0x378>
 8004b1c:	4b57      	ldr	r3, [pc, #348]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b22:	4a56      	ldr	r2, [pc, #344]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b24:	f023 0301 	bic.w	r3, r3, #1
 8004b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b2c:	4b53      	ldr	r3, [pc, #332]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b32:	4a52      	ldr	r2, [pc, #328]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b34:	f023 0304 	bic.w	r3, r3, #4
 8004b38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d016      	beq.n	8004b72 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b44:	f7fc fb90 	bl	8001268 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b4a:	e00a      	b.n	8004b62 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b4c:	f7fc fb8c 	bl	8001268 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e138      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b62:	4b46      	ldr	r3, [pc, #280]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0ed      	beq.n	8004b4c <HAL_RCC_OscConfig+0x388>
 8004b70:	e015      	b.n	8004b9e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b72:	f7fc fb79 	bl	8001268 <HAL_GetTick>
 8004b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b78:	e00a      	b.n	8004b90 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b7a:	f7fc fb75 	bl	8001268 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d901      	bls.n	8004b90 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e121      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b90:	4b3a      	ldr	r3, [pc, #232]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1ed      	bne.n	8004b7a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b9e:	7ffb      	ldrb	r3, [r7, #31]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d105      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ba4:	4b35      	ldr	r3, [pc, #212]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba8:	4a34      	ldr	r2, [pc, #208]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004baa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0320 	and.w	r3, r3, #32
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d03c      	beq.n	8004c36 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d01c      	beq.n	8004bfe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bca:	4a2c      	ldr	r2, [pc, #176]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004bcc:	f043 0301 	orr.w	r3, r3, #1
 8004bd0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd4:	f7fc fb48 	bl	8001268 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bdc:	f7fc fb44 	bl	8001268 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e0f2      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bee:	4b23      	ldr	r3, [pc, #140]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004bf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0ef      	beq.n	8004bdc <HAL_RCC_OscConfig+0x418>
 8004bfc:	e01b      	b.n	8004c36 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004c00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c04:	4a1d      	ldr	r2, [pc, #116]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004c06:	f023 0301 	bic.w	r3, r3, #1
 8004c0a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c0e:	f7fc fb2b 	bl	8001268 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c14:	e008      	b.n	8004c28 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c16:	f7fc fb27 	bl	8001268 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d901      	bls.n	8004c28 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e0d5      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c28:	4b14      	ldr	r3, [pc, #80]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1ef      	bne.n	8004c16 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 80c9 	beq.w	8004dd2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c40:	4b0e      	ldr	r3, [pc, #56]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f003 030c 	and.w	r3, r3, #12
 8004c48:	2b0c      	cmp	r3, #12
 8004c4a:	f000 8083 	beq.w	8004d54 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d15e      	bne.n	8004d14 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c56:	4b09      	ldr	r3, [pc, #36]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a08      	ldr	r2, [pc, #32]	@ (8004c7c <HAL_RCC_OscConfig+0x4b8>)
 8004c5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c62:	f7fc fb01 	bl	8001268 <HAL_GetTick>
 8004c66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c68:	e00c      	b.n	8004c84 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c6a:	f7fc fafd 	bl	8001268 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d905      	bls.n	8004c84 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e0ab      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c84:	4b55      	ldr	r3, [pc, #340]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1ec      	bne.n	8004c6a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c90:	4b52      	ldr	r3, [pc, #328]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	4b52      	ldr	r3, [pc, #328]	@ (8004de0 <HAL_RCC_OscConfig+0x61c>)
 8004c96:	4013      	ands	r3, r2
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6a11      	ldr	r1, [r2, #32]
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ca0:	3a01      	subs	r2, #1
 8004ca2:	0112      	lsls	r2, r2, #4
 8004ca4:	4311      	orrs	r1, r2
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004caa:	0212      	lsls	r2, r2, #8
 8004cac:	4311      	orrs	r1, r2
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004cb2:	0852      	lsrs	r2, r2, #1
 8004cb4:	3a01      	subs	r2, #1
 8004cb6:	0552      	lsls	r2, r2, #21
 8004cb8:	4311      	orrs	r1, r2
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004cbe:	0852      	lsrs	r2, r2, #1
 8004cc0:	3a01      	subs	r2, #1
 8004cc2:	0652      	lsls	r2, r2, #25
 8004cc4:	4311      	orrs	r1, r2
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004cca:	06d2      	lsls	r2, r2, #27
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	4943      	ldr	r1, [pc, #268]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cd4:	4b41      	ldr	r3, [pc, #260]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a40      	ldr	r2, [pc, #256]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004cda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cde:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ce0:	4b3e      	ldr	r3, [pc, #248]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	4a3d      	ldr	r2, [pc, #244]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cec:	f7fc fabc 	bl	8001268 <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf4:	f7fc fab8 	bl	8001268 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e066      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d06:	4b35      	ldr	r3, [pc, #212]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0f0      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x530>
 8004d12:	e05e      	b.n	8004dd2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d14:	4b31      	ldr	r3, [pc, #196]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a30      	ldr	r2, [pc, #192]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d20:	f7fc faa2 	bl	8001268 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d26:	e008      	b.n	8004d3a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d28:	f7fc fa9e 	bl	8001268 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e04c      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d3a:	4b28      	ldr	r3, [pc, #160]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1f0      	bne.n	8004d28 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004d46:	4b25      	ldr	r3, [pc, #148]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	4924      	ldr	r1, [pc, #144]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d4c:	4b25      	ldr	r3, [pc, #148]	@ (8004de4 <HAL_RCC_OscConfig+0x620>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	60cb      	str	r3, [r1, #12]
 8004d52:	e03e      	b.n	8004dd2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e039      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004d60:	4b1e      	ldr	r3, [pc, #120]	@ (8004ddc <HAL_RCC_OscConfig+0x618>)
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f003 0203 	and.w	r2, r3, #3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d12c      	bne.n	8004dce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d123      	bne.n	8004dce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d90:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d11b      	bne.n	8004dce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d113      	bne.n	8004dce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db0:	085b      	lsrs	r3, r3, #1
 8004db2:	3b01      	subs	r3, #1
 8004db4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d109      	bne.n	8004dce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc4:	085b      	lsrs	r3, r3, #1
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d001      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3720      	adds	r7, #32
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	019f800c 	.word	0x019f800c
 8004de4:	feeefffc 	.word	0xfeeefffc

08004de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d101      	bne.n	8004e00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e11e      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e00:	4b91      	ldr	r3, [pc, #580]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 030f 	and.w	r3, r3, #15
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d910      	bls.n	8004e30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0e:	4b8e      	ldr	r3, [pc, #568]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f023 020f 	bic.w	r2, r3, #15
 8004e16:	498c      	ldr	r1, [pc, #560]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1e:	4b8a      	ldr	r3, [pc, #552]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 030f 	and.w	r3, r3, #15
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d001      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e106      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d073      	beq.n	8004f24 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	2b03      	cmp	r3, #3
 8004e42:	d129      	bne.n	8004e98 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e44:	4b81      	ldr	r3, [pc, #516]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e0f4      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004e54:	f000 f99e 	bl	8005194 <RCC_GetSysClockFreqFromPLLSource>
 8004e58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	4a7c      	ldr	r2, [pc, #496]	@ (8005050 <HAL_RCC_ClockConfig+0x268>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d93f      	bls.n	8004ee2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e62:	4b7a      	ldr	r3, [pc, #488]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d009      	beq.n	8004e82 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d033      	beq.n	8004ee2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d12f      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e82:	4b72      	ldr	r3, [pc, #456]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e8a:	4a70      	ldr	r2, [pc, #448]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004e8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e92:	2380      	movs	r3, #128	@ 0x80
 8004e94:	617b      	str	r3, [r7, #20]
 8004e96:	e024      	b.n	8004ee2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d107      	bne.n	8004eb0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ea0:	4b6a      	ldr	r3, [pc, #424]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d109      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e0c6      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004eb0:	4b66      	ldr	r3, [pc, #408]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e0be      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004ec0:	f000 f8ce 	bl	8005060 <HAL_RCC_GetSysClockFreq>
 8004ec4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	4a61      	ldr	r2, [pc, #388]	@ (8005050 <HAL_RCC_ClockConfig+0x268>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d909      	bls.n	8004ee2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ece:	4b5f      	ldr	r3, [pc, #380]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ed6:	4a5d      	ldr	r2, [pc, #372]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004ed8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004edc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004ede:	2380      	movs	r3, #128	@ 0x80
 8004ee0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ee2:	4b5a      	ldr	r3, [pc, #360]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f023 0203 	bic.w	r2, r3, #3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	4957      	ldr	r1, [pc, #348]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ef4:	f7fc f9b8 	bl	8001268 <HAL_GetTick>
 8004ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004efa:	e00a      	b.n	8004f12 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004efc:	f7fc f9b4 	bl	8001268 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e095      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f12:	4b4e      	ldr	r3, [pc, #312]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 020c 	and.w	r2, r3, #12
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d1eb      	bne.n	8004efc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d023      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f3c:	4b43      	ldr	r3, [pc, #268]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	4a42      	ldr	r2, [pc, #264]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f46:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0308 	and.w	r3, r3, #8
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d007      	beq.n	8004f64 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004f54:	4b3d      	ldr	r3, [pc, #244]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f5c:	4a3b      	ldr	r2, [pc, #236]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f64:	4b39      	ldr	r3, [pc, #228]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	4936      	ldr	r1, [pc, #216]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	608b      	str	r3, [r1, #8]
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	2b80      	cmp	r3, #128	@ 0x80
 8004f7c:	d105      	bne.n	8004f8a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f7e:	4b33      	ldr	r3, [pc, #204]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	4a32      	ldr	r2, [pc, #200]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004f84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f88:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d21d      	bcs.n	8004fd4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f98:	4b2b      	ldr	r3, [pc, #172]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f023 020f 	bic.w	r2, r3, #15
 8004fa0:	4929      	ldr	r1, [pc, #164]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004fa8:	f7fc f95e 	bl	8001268 <HAL_GetTick>
 8004fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fae:	e00a      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb0:	f7fc f95a 	bl	8001268 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e03b      	b.n	800503e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fc6:	4b20      	ldr	r3, [pc, #128]	@ (8005048 <HAL_RCC_ClockConfig+0x260>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	683a      	ldr	r2, [r7, #0]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1ed      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0304 	and.w	r3, r3, #4
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d008      	beq.n	8004ff2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4917      	ldr	r1, [pc, #92]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d009      	beq.n	8005012 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ffe:	4b13      	ldr	r3, [pc, #76]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	490f      	ldr	r1, [pc, #60]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 800500e:	4313      	orrs	r3, r2
 8005010:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005012:	f000 f825 	bl	8005060 <HAL_RCC_GetSysClockFreq>
 8005016:	4602      	mov	r2, r0
 8005018:	4b0c      	ldr	r3, [pc, #48]	@ (800504c <HAL_RCC_ClockConfig+0x264>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	091b      	lsrs	r3, r3, #4
 800501e:	f003 030f 	and.w	r3, r3, #15
 8005022:	490c      	ldr	r1, [pc, #48]	@ (8005054 <HAL_RCC_ClockConfig+0x26c>)
 8005024:	5ccb      	ldrb	r3, [r1, r3]
 8005026:	f003 031f 	and.w	r3, r3, #31
 800502a:	fa22 f303 	lsr.w	r3, r2, r3
 800502e:	4a0a      	ldr	r2, [pc, #40]	@ (8005058 <HAL_RCC_ClockConfig+0x270>)
 8005030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005032:	4b0a      	ldr	r3, [pc, #40]	@ (800505c <HAL_RCC_ClockConfig+0x274>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4618      	mov	r0, r3
 8005038:	f7fc f8ca 	bl	80011d0 <HAL_InitTick>
 800503c:	4603      	mov	r3, r0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	40022000 	.word	0x40022000
 800504c:	40021000 	.word	0x40021000
 8005050:	04c4b400 	.word	0x04c4b400
 8005054:	08006fa8 	.word	0x08006fa8
 8005058:	20000078 	.word	0x20000078
 800505c:	2000007c 	.word	0x2000007c

08005060 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005066:	4b2c      	ldr	r3, [pc, #176]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 030c 	and.w	r3, r3, #12
 800506e:	2b04      	cmp	r3, #4
 8005070:	d102      	bne.n	8005078 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005072:	4b2a      	ldr	r3, [pc, #168]	@ (800511c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005074:	613b      	str	r3, [r7, #16]
 8005076:	e047      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005078:	4b27      	ldr	r3, [pc, #156]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f003 030c 	and.w	r3, r3, #12
 8005080:	2b08      	cmp	r3, #8
 8005082:	d102      	bne.n	800508a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005084:	4b26      	ldr	r3, [pc, #152]	@ (8005120 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	e03e      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800508a:	4b23      	ldr	r3, [pc, #140]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 030c 	and.w	r3, r3, #12
 8005092:	2b0c      	cmp	r3, #12
 8005094:	d136      	bne.n	8005104 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005096:	4b20      	ldr	r3, [pc, #128]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	091b      	lsrs	r3, r3, #4
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	3301      	adds	r3, #1
 80050ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2b03      	cmp	r3, #3
 80050b2:	d10c      	bne.n	80050ce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005120 <HAL_RCC_GetSysClockFreq+0xc0>)
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050bc:	4a16      	ldr	r2, [pc, #88]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050be:	68d2      	ldr	r2, [r2, #12]
 80050c0:	0a12      	lsrs	r2, r2, #8
 80050c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050c6:	fb02 f303 	mul.w	r3, r2, r3
 80050ca:	617b      	str	r3, [r7, #20]
      break;
 80050cc:	e00c      	b.n	80050e8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050ce:	4a13      	ldr	r2, [pc, #76]	@ (800511c <HAL_RCC_GetSysClockFreq+0xbc>)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d6:	4a10      	ldr	r2, [pc, #64]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050d8:	68d2      	ldr	r2, [r2, #12]
 80050da:	0a12      	lsrs	r2, r2, #8
 80050dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050e0:	fb02 f303 	mul.w	r3, r2, r3
 80050e4:	617b      	str	r3, [r7, #20]
      break;
 80050e6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005118 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	0e5b      	lsrs	r3, r3, #25
 80050ee:	f003 0303 	and.w	r3, r3, #3
 80050f2:	3301      	adds	r3, #1
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005100:	613b      	str	r3, [r7, #16]
 8005102:	e001      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005104:	2300      	movs	r3, #0
 8005106:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005108:	693b      	ldr	r3, [r7, #16]
}
 800510a:	4618      	mov	r0, r3
 800510c:	371c      	adds	r7, #28
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40021000 	.word	0x40021000
 800511c:	00f42400 	.word	0x00f42400
 8005120:	007a1200 	.word	0x007a1200

08005124 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005128:	4b03      	ldr	r3, [pc, #12]	@ (8005138 <HAL_RCC_GetHCLKFreq+0x14>)
 800512a:	681b      	ldr	r3, [r3, #0]
}
 800512c:	4618      	mov	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	20000078 	.word	0x20000078

0800513c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005140:	f7ff fff0 	bl	8005124 <HAL_RCC_GetHCLKFreq>
 8005144:	4602      	mov	r2, r0
 8005146:	4b06      	ldr	r3, [pc, #24]	@ (8005160 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	f003 0307 	and.w	r3, r3, #7
 8005150:	4904      	ldr	r1, [pc, #16]	@ (8005164 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005152:	5ccb      	ldrb	r3, [r1, r3]
 8005154:	f003 031f 	and.w	r3, r3, #31
 8005158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800515c:	4618      	mov	r0, r3
 800515e:	bd80      	pop	{r7, pc}
 8005160:	40021000 	.word	0x40021000
 8005164:	08006fb8 	.word	0x08006fb8

08005168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800516c:	f7ff ffda 	bl	8005124 <HAL_RCC_GetHCLKFreq>
 8005170:	4602      	mov	r2, r0
 8005172:	4b06      	ldr	r3, [pc, #24]	@ (800518c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	0adb      	lsrs	r3, r3, #11
 8005178:	f003 0307 	and.w	r3, r3, #7
 800517c:	4904      	ldr	r1, [pc, #16]	@ (8005190 <HAL_RCC_GetPCLK2Freq+0x28>)
 800517e:	5ccb      	ldrb	r3, [r1, r3]
 8005180:	f003 031f 	and.w	r3, r3, #31
 8005184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005188:	4618      	mov	r0, r3
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40021000 	.word	0x40021000
 8005190:	08006fb8 	.word	0x08006fb8

08005194 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005194:	b480      	push	{r7}
 8005196:	b087      	sub	sp, #28
 8005198:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800519a:	4b1e      	ldr	r3, [pc, #120]	@ (8005214 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f003 0303 	and.w	r3, r3, #3
 80051a2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005214 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	091b      	lsrs	r3, r3, #4
 80051aa:	f003 030f 	and.w	r3, r3, #15
 80051ae:	3301      	adds	r3, #1
 80051b0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	2b03      	cmp	r3, #3
 80051b6:	d10c      	bne.n	80051d2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051b8:	4a17      	ldr	r2, [pc, #92]	@ (8005218 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c0:	4a14      	ldr	r2, [pc, #80]	@ (8005214 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051c2:	68d2      	ldr	r2, [r2, #12]
 80051c4:	0a12      	lsrs	r2, r2, #8
 80051c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051ca:	fb02 f303 	mul.w	r3, r2, r3
 80051ce:	617b      	str	r3, [r7, #20]
    break;
 80051d0:	e00c      	b.n	80051ec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051d2:	4a12      	ldr	r2, [pc, #72]	@ (800521c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051da:	4a0e      	ldr	r2, [pc, #56]	@ (8005214 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051dc:	68d2      	ldr	r2, [r2, #12]
 80051de:	0a12      	lsrs	r2, r2, #8
 80051e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051e4:	fb02 f303 	mul.w	r3, r2, r3
 80051e8:	617b      	str	r3, [r7, #20]
    break;
 80051ea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051ec:	4b09      	ldr	r3, [pc, #36]	@ (8005214 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	0e5b      	lsrs	r3, r3, #25
 80051f2:	f003 0303 	and.w	r3, r3, #3
 80051f6:	3301      	adds	r3, #1
 80051f8:	005b      	lsls	r3, r3, #1
 80051fa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80051fc:	697a      	ldr	r2, [r7, #20]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	fbb2 f3f3 	udiv	r3, r2, r3
 8005204:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005206:	687b      	ldr	r3, [r7, #4]
}
 8005208:	4618      	mov	r0, r3
 800520a:	371c      	adds	r7, #28
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40021000 	.word	0x40021000
 8005218:	007a1200 	.word	0x007a1200
 800521c:	00f42400 	.word	0x00f42400

08005220 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005228:	2300      	movs	r3, #0
 800522a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800522c:	2300      	movs	r3, #0
 800522e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 8098 	beq.w	800536e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800523e:	2300      	movs	r3, #0
 8005240:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005242:	4b43      	ldr	r3, [pc, #268]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10d      	bne.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800524e:	4b40      	ldr	r3, [pc, #256]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005252:	4a3f      	ldr	r2, [pc, #252]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005258:	6593      	str	r3, [r2, #88]	@ 0x58
 800525a:	4b3d      	ldr	r3, [pc, #244]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800525c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800525e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005262:	60bb      	str	r3, [r7, #8]
 8005264:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005266:	2301      	movs	r3, #1
 8005268:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800526a:	4b3a      	ldr	r3, [pc, #232]	@ (8005354 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a39      	ldr	r2, [pc, #228]	@ (8005354 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005274:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005276:	f7fb fff7 	bl	8001268 <HAL_GetTick>
 800527a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800527c:	e009      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800527e:	f7fb fff3 	bl	8001268 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d902      	bls.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	74fb      	strb	r3, [r7, #19]
        break;
 8005290:	e005      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005292:	4b30      	ldr	r3, [pc, #192]	@ (8005354 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529a:	2b00      	cmp	r3, #0
 800529c:	d0ef      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800529e:	7cfb      	ldrb	r3, [r7, #19]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d159      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052a4:	4b2a      	ldr	r3, [pc, #168]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d01e      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d019      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052c0:	4b23      	ldr	r3, [pc, #140]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052cc:	4b20      	ldr	r3, [pc, #128]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052ec:	4a18      	ldr	r2, [pc, #96]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d016      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052fe:	f7fb ffb3 	bl	8001268 <HAL_GetTick>
 8005302:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005304:	e00b      	b.n	800531e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005306:	f7fb ffaf 	bl	8001268 <HAL_GetTick>
 800530a:	4602      	mov	r2, r0
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005314:	4293      	cmp	r3, r2
 8005316:	d902      	bls.n	800531e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	74fb      	strb	r3, [r7, #19]
            break;
 800531c:	e006      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800531e:	4b0c      	ldr	r3, [pc, #48]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d0ec      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800532c:	7cfb      	ldrb	r3, [r7, #19]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10b      	bne.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005332:	4b07      	ldr	r3, [pc, #28]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005338:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005340:	4903      	ldr	r1, [pc, #12]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005342:	4313      	orrs	r3, r2
 8005344:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005348:	e008      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800534a:	7cfb      	ldrb	r3, [r7, #19]
 800534c:	74bb      	strb	r3, [r7, #18]
 800534e:	e005      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005350:	40021000 	.word	0x40021000
 8005354:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005358:	7cfb      	ldrb	r3, [r7, #19]
 800535a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800535c:	7c7b      	ldrb	r3, [r7, #17]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d105      	bne.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005362:	4ba6      	ldr	r3, [pc, #664]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005366:	4aa5      	ldr	r2, [pc, #660]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005368:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800536c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800537a:	4ba0      	ldr	r3, [pc, #640]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800537c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005380:	f023 0203 	bic.w	r2, r3, #3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	499c      	ldr	r1, [pc, #624]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00a      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800539c:	4b97      	ldr	r3, [pc, #604]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800539e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a2:	f023 020c 	bic.w	r2, r3, #12
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	4994      	ldr	r1, [pc, #592]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00a      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053be:	4b8f      	ldr	r3, [pc, #572]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	498b      	ldr	r1, [pc, #556]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0308 	and.w	r3, r3, #8
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00a      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053e0:	4b86      	ldr	r3, [pc, #536]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	4983      	ldr	r1, [pc, #524]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00a      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005402:	4b7e      	ldr	r3, [pc, #504]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005408:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	497a      	ldr	r1, [pc, #488]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005412:	4313      	orrs	r3, r2
 8005414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00a      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005424:	4b75      	ldr	r3, [pc, #468]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	4972      	ldr	r1, [pc, #456]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005434:	4313      	orrs	r3, r2
 8005436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005446:	4b6d      	ldr	r3, [pc, #436]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	69db      	ldr	r3, [r3, #28]
 8005454:	4969      	ldr	r1, [pc, #420]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005456:	4313      	orrs	r3, r2
 8005458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00a      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005468:	4b64      	ldr	r3, [pc, #400]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800546a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800546e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	4961      	ldr	r1, [pc, #388]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800548a:	4b5c      	ldr	r3, [pc, #368]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800548c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005490:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	4958      	ldr	r1, [pc, #352]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800549a:	4313      	orrs	r3, r2
 800549c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d015      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054ac:	4b53      	ldr	r3, [pc, #332]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ba:	4950      	ldr	r1, [pc, #320]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054ca:	d105      	bne.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054cc:	4b4b      	ldr	r3, [pc, #300]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	4a4a      	ldr	r2, [pc, #296]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054d6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d015      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054e4:	4b45      	ldr	r3, [pc, #276]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f2:	4942      	ldr	r1, [pc, #264]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005502:	d105      	bne.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005504:	4b3d      	ldr	r3, [pc, #244]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	4a3c      	ldr	r2, [pc, #240]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800550a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800550e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d015      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800551c:	4b37      	ldr	r3, [pc, #220]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800551e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005522:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800552a:	4934      	ldr	r1, [pc, #208]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800552c:	4313      	orrs	r3, r2
 800552e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800553a:	d105      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800553c:	4b2f      	ldr	r3, [pc, #188]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	4a2e      	ldr	r2, [pc, #184]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005542:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005546:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d015      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005554:	4b29      	ldr	r3, [pc, #164]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800555a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005562:	4926      	ldr	r1, [pc, #152]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005572:	d105      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005574:	4b21      	ldr	r3, [pc, #132]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	4a20      	ldr	r2, [pc, #128]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800557a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800557e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d015      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800558c:	4b1b      	ldr	r3, [pc, #108]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005592:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559a:	4918      	ldr	r1, [pc, #96]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055aa:	d105      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055ac:	4b13      	ldr	r3, [pc, #76]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	4a12      	ldr	r2, [pc, #72]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055b6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d015      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80055c4:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d2:	490a      	ldr	r1, [pc, #40]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055e2:	d105      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055e4:	4b05      	ldr	r3, [pc, #20]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	4a04      	ldr	r2, [pc, #16]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80055f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3718      	adds	r7, #24
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	40021000 	.word	0x40021000

08005600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e049      	b.n	80056a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d106      	bne.n	800562c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fb fc12 	bl	8000e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3304      	adds	r3, #4
 800563c:	4619      	mov	r1, r3
 800563e:	4610      	mov	r0, r2
 8005640:	f000 f898 	bl	8005774 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3708      	adds	r7, #8
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d001      	beq.n	80056c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e042      	b.n	800574e <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a21      	ldr	r2, [pc, #132]	@ (800575c <HAL_TIM_Base_Start+0xac>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d018      	beq.n	800570c <HAL_TIM_Base_Start+0x5c>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e2:	d013      	beq.n	800570c <HAL_TIM_Base_Start+0x5c>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005760 <HAL_TIM_Base_Start+0xb0>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00e      	beq.n	800570c <HAL_TIM_Base_Start+0x5c>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005764 <HAL_TIM_Base_Start+0xb4>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d009      	beq.n	800570c <HAL_TIM_Base_Start+0x5c>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a1a      	ldr	r2, [pc, #104]	@ (8005768 <HAL_TIM_Base_Start+0xb8>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d004      	beq.n	800570c <HAL_TIM_Base_Start+0x5c>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a19      	ldr	r2, [pc, #100]	@ (800576c <HAL_TIM_Base_Start+0xbc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d115      	bne.n	8005738 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689a      	ldr	r2, [r3, #8]
 8005712:	4b17      	ldr	r3, [pc, #92]	@ (8005770 <HAL_TIM_Base_Start+0xc0>)
 8005714:	4013      	ands	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2b06      	cmp	r3, #6
 800571c:	d015      	beq.n	800574a <HAL_TIM_Base_Start+0x9a>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005724:	d011      	beq.n	800574a <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f042 0201 	orr.w	r2, r2, #1
 8005734:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005736:	e008      	b.n	800574a <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 0201 	orr.w	r2, r2, #1
 8005746:	601a      	str	r2, [r3, #0]
 8005748:	e000      	b.n	800574c <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	40012c00 	.word	0x40012c00
 8005760:	40000400 	.word	0x40000400
 8005764:	40000800 	.word	0x40000800
 8005768:	40013400 	.word	0x40013400
 800576c:	40014000 	.word	0x40014000
 8005770:	00010007 	.word	0x00010007

08005774 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a42      	ldr	r2, [pc, #264]	@ (8005890 <TIM_Base_SetConfig+0x11c>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d00f      	beq.n	80057ac <TIM_Base_SetConfig+0x38>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005792:	d00b      	beq.n	80057ac <TIM_Base_SetConfig+0x38>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a3f      	ldr	r2, [pc, #252]	@ (8005894 <TIM_Base_SetConfig+0x120>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d007      	beq.n	80057ac <TIM_Base_SetConfig+0x38>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4a3e      	ldr	r2, [pc, #248]	@ (8005898 <TIM_Base_SetConfig+0x124>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d003      	beq.n	80057ac <TIM_Base_SetConfig+0x38>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a3d      	ldr	r2, [pc, #244]	@ (800589c <TIM_Base_SetConfig+0x128>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d108      	bne.n	80057be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a33      	ldr	r2, [pc, #204]	@ (8005890 <TIM_Base_SetConfig+0x11c>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d01b      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057cc:	d017      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a30      	ldr	r2, [pc, #192]	@ (8005894 <TIM_Base_SetConfig+0x120>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d013      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a2f      	ldr	r2, [pc, #188]	@ (8005898 <TIM_Base_SetConfig+0x124>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d00f      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a2e      	ldr	r2, [pc, #184]	@ (800589c <TIM_Base_SetConfig+0x128>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d00b      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a2d      	ldr	r2, [pc, #180]	@ (80058a0 <TIM_Base_SetConfig+0x12c>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d007      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a2c      	ldr	r2, [pc, #176]	@ (80058a4 <TIM_Base_SetConfig+0x130>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d003      	beq.n	80057fe <TIM_Base_SetConfig+0x8a>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a2b      	ldr	r2, [pc, #172]	@ (80058a8 <TIM_Base_SetConfig+0x134>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d108      	bne.n	8005810 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	4313      	orrs	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a16      	ldr	r2, [pc, #88]	@ (8005890 <TIM_Base_SetConfig+0x11c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d00f      	beq.n	800585c <TIM_Base_SetConfig+0xe8>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a17      	ldr	r2, [pc, #92]	@ (800589c <TIM_Base_SetConfig+0x128>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00b      	beq.n	800585c <TIM_Base_SetConfig+0xe8>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a16      	ldr	r2, [pc, #88]	@ (80058a0 <TIM_Base_SetConfig+0x12c>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d007      	beq.n	800585c <TIM_Base_SetConfig+0xe8>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a15      	ldr	r2, [pc, #84]	@ (80058a4 <TIM_Base_SetConfig+0x130>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d003      	beq.n	800585c <TIM_Base_SetConfig+0xe8>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a14      	ldr	r2, [pc, #80]	@ (80058a8 <TIM_Base_SetConfig+0x134>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d103      	bne.n	8005864 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	691a      	ldr	r2, [r3, #16]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b01      	cmp	r3, #1
 8005874:	d105      	bne.n	8005882 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f023 0201 	bic.w	r2, r3, #1
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	611a      	str	r2, [r3, #16]
  }
}
 8005882:	bf00      	nop
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	40012c00 	.word	0x40012c00
 8005894:	40000400 	.word	0x40000400
 8005898:	40000800 	.word	0x40000800
 800589c:	40013400 	.word	0x40013400
 80058a0:	40014000 	.word	0x40014000
 80058a4:	40014400 	.word	0x40014400
 80058a8:	40014800 	.word	0x40014800

080058ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d101      	bne.n	80058c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058c0:	2302      	movs	r3, #2
 80058c2:	e065      	b.n	8005990 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a2c      	ldr	r2, [pc, #176]	@ (800599c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d004      	beq.n	80058f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a2b      	ldr	r2, [pc, #172]	@ (80059a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d108      	bne.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80058fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	4313      	orrs	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005914:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	4313      	orrs	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a1b      	ldr	r2, [pc, #108]	@ (800599c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d018      	beq.n	8005964 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800593a:	d013      	beq.n	8005964 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a18      	ldr	r2, [pc, #96]	@ (80059a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d00e      	beq.n	8005964 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a17      	ldr	r2, [pc, #92]	@ (80059a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d009      	beq.n	8005964 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a12      	ldr	r2, [pc, #72]	@ (80059a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d004      	beq.n	8005964 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a13      	ldr	r2, [pc, #76]	@ (80059ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d10c      	bne.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800596a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	68ba      	ldr	r2, [r7, #8]
 8005972:	4313      	orrs	r3, r2
 8005974:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68ba      	ldr	r2, [r7, #8]
 800597c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	40012c00 	.word	0x40012c00
 80059a0:	40013400 	.word	0x40013400
 80059a4:	40000400 	.word	0x40000400
 80059a8:	40000800 	.word	0x40000800
 80059ac:	40014000 	.word	0x40014000

080059b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e042      	b.n	8005a48 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d106      	bne.n	80059da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7fb fa5b 	bl	8000e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2224      	movs	r2, #36	@ 0x24
 80059de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0201 	bic.w	r2, r2, #1
 80059f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 faf4 	bl	8005fe8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f000 f825 	bl	8005a50 <UART_SetConfig>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d101      	bne.n	8005a10 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e01b      	b.n	8005a48 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	689a      	ldr	r2, [r3, #8]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f042 0201 	orr.w	r2, r2, #1
 8005a3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 fb73 	bl	800612c <UART_CheckIdleState>
 8005a46:	4603      	mov	r3, r0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a54:	b08c      	sub	sp, #48	@ 0x30
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	4bab      	ldr	r3, [pc, #684]	@ (8005d2c <UART_SetConfig+0x2dc>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	6812      	ldr	r2, [r2, #0]
 8005a86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	68da      	ldr	r2, [r3, #12]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4aa0      	ldr	r2, [pc, #640]	@ (8005d30 <UART_SetConfig+0x2e0>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d004      	beq.n	8005abc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005ac6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	6812      	ldr	r2, [r2, #0]
 8005ace:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ad0:	430b      	orrs	r3, r1
 8005ad2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ada:	f023 010f 	bic.w	r1, r3, #15
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a91      	ldr	r2, [pc, #580]	@ (8005d34 <UART_SetConfig+0x2e4>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d125      	bne.n	8005b40 <UART_SetConfig+0xf0>
 8005af4:	4b90      	ldr	r3, [pc, #576]	@ (8005d38 <UART_SetConfig+0x2e8>)
 8005af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005afa:	f003 0303 	and.w	r3, r3, #3
 8005afe:	2b03      	cmp	r3, #3
 8005b00:	d81a      	bhi.n	8005b38 <UART_SetConfig+0xe8>
 8005b02:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <UART_SetConfig+0xb8>)
 8005b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b08:	08005b19 	.word	0x08005b19
 8005b0c:	08005b29 	.word	0x08005b29
 8005b10:	08005b21 	.word	0x08005b21
 8005b14:	08005b31 	.word	0x08005b31
 8005b18:	2301      	movs	r3, #1
 8005b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b1e:	e0d6      	b.n	8005cce <UART_SetConfig+0x27e>
 8005b20:	2302      	movs	r3, #2
 8005b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b26:	e0d2      	b.n	8005cce <UART_SetConfig+0x27e>
 8005b28:	2304      	movs	r3, #4
 8005b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b2e:	e0ce      	b.n	8005cce <UART_SetConfig+0x27e>
 8005b30:	2308      	movs	r3, #8
 8005b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b36:	e0ca      	b.n	8005cce <UART_SetConfig+0x27e>
 8005b38:	2310      	movs	r3, #16
 8005b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b3e:	e0c6      	b.n	8005cce <UART_SetConfig+0x27e>
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a7d      	ldr	r2, [pc, #500]	@ (8005d3c <UART_SetConfig+0x2ec>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d138      	bne.n	8005bbc <UART_SetConfig+0x16c>
 8005b4a:	4b7b      	ldr	r3, [pc, #492]	@ (8005d38 <UART_SetConfig+0x2e8>)
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b50:	f003 030c 	and.w	r3, r3, #12
 8005b54:	2b0c      	cmp	r3, #12
 8005b56:	d82d      	bhi.n	8005bb4 <UART_SetConfig+0x164>
 8005b58:	a201      	add	r2, pc, #4	@ (adr r2, 8005b60 <UART_SetConfig+0x110>)
 8005b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5e:	bf00      	nop
 8005b60:	08005b95 	.word	0x08005b95
 8005b64:	08005bb5 	.word	0x08005bb5
 8005b68:	08005bb5 	.word	0x08005bb5
 8005b6c:	08005bb5 	.word	0x08005bb5
 8005b70:	08005ba5 	.word	0x08005ba5
 8005b74:	08005bb5 	.word	0x08005bb5
 8005b78:	08005bb5 	.word	0x08005bb5
 8005b7c:	08005bb5 	.word	0x08005bb5
 8005b80:	08005b9d 	.word	0x08005b9d
 8005b84:	08005bb5 	.word	0x08005bb5
 8005b88:	08005bb5 	.word	0x08005bb5
 8005b8c:	08005bb5 	.word	0x08005bb5
 8005b90:	08005bad 	.word	0x08005bad
 8005b94:	2300      	movs	r3, #0
 8005b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b9a:	e098      	b.n	8005cce <UART_SetConfig+0x27e>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ba2:	e094      	b.n	8005cce <UART_SetConfig+0x27e>
 8005ba4:	2304      	movs	r3, #4
 8005ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005baa:	e090      	b.n	8005cce <UART_SetConfig+0x27e>
 8005bac:	2308      	movs	r3, #8
 8005bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bb2:	e08c      	b.n	8005cce <UART_SetConfig+0x27e>
 8005bb4:	2310      	movs	r3, #16
 8005bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bba:	e088      	b.n	8005cce <UART_SetConfig+0x27e>
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a5f      	ldr	r2, [pc, #380]	@ (8005d40 <UART_SetConfig+0x2f0>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d125      	bne.n	8005c12 <UART_SetConfig+0x1c2>
 8005bc6:	4b5c      	ldr	r3, [pc, #368]	@ (8005d38 <UART_SetConfig+0x2e8>)
 8005bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bcc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005bd0:	2b30      	cmp	r3, #48	@ 0x30
 8005bd2:	d016      	beq.n	8005c02 <UART_SetConfig+0x1b2>
 8005bd4:	2b30      	cmp	r3, #48	@ 0x30
 8005bd6:	d818      	bhi.n	8005c0a <UART_SetConfig+0x1ba>
 8005bd8:	2b20      	cmp	r3, #32
 8005bda:	d00a      	beq.n	8005bf2 <UART_SetConfig+0x1a2>
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	d814      	bhi.n	8005c0a <UART_SetConfig+0x1ba>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <UART_SetConfig+0x19a>
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d008      	beq.n	8005bfa <UART_SetConfig+0x1aa>
 8005be8:	e00f      	b.n	8005c0a <UART_SetConfig+0x1ba>
 8005bea:	2300      	movs	r3, #0
 8005bec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bf0:	e06d      	b.n	8005cce <UART_SetConfig+0x27e>
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bf8:	e069      	b.n	8005cce <UART_SetConfig+0x27e>
 8005bfa:	2304      	movs	r3, #4
 8005bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c00:	e065      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c02:	2308      	movs	r3, #8
 8005c04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c08:	e061      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c0a:	2310      	movs	r3, #16
 8005c0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c10:	e05d      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a4b      	ldr	r2, [pc, #300]	@ (8005d44 <UART_SetConfig+0x2f4>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d125      	bne.n	8005c68 <UART_SetConfig+0x218>
 8005c1c:	4b46      	ldr	r3, [pc, #280]	@ (8005d38 <UART_SetConfig+0x2e8>)
 8005c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c26:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c28:	d016      	beq.n	8005c58 <UART_SetConfig+0x208>
 8005c2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c2c:	d818      	bhi.n	8005c60 <UART_SetConfig+0x210>
 8005c2e:	2b80      	cmp	r3, #128	@ 0x80
 8005c30:	d00a      	beq.n	8005c48 <UART_SetConfig+0x1f8>
 8005c32:	2b80      	cmp	r3, #128	@ 0x80
 8005c34:	d814      	bhi.n	8005c60 <UART_SetConfig+0x210>
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d002      	beq.n	8005c40 <UART_SetConfig+0x1f0>
 8005c3a:	2b40      	cmp	r3, #64	@ 0x40
 8005c3c:	d008      	beq.n	8005c50 <UART_SetConfig+0x200>
 8005c3e:	e00f      	b.n	8005c60 <UART_SetConfig+0x210>
 8005c40:	2300      	movs	r3, #0
 8005c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c46:	e042      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c4e:	e03e      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c50:	2304      	movs	r3, #4
 8005c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c56:	e03a      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c58:	2308      	movs	r3, #8
 8005c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c5e:	e036      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c60:	2310      	movs	r3, #16
 8005c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c66:	e032      	b.n	8005cce <UART_SetConfig+0x27e>
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a30      	ldr	r2, [pc, #192]	@ (8005d30 <UART_SetConfig+0x2e0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d12a      	bne.n	8005cc8 <UART_SetConfig+0x278>
 8005c72:	4b31      	ldr	r3, [pc, #196]	@ (8005d38 <UART_SetConfig+0x2e8>)
 8005c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c80:	d01a      	beq.n	8005cb8 <UART_SetConfig+0x268>
 8005c82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c86:	d81b      	bhi.n	8005cc0 <UART_SetConfig+0x270>
 8005c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c8c:	d00c      	beq.n	8005ca8 <UART_SetConfig+0x258>
 8005c8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c92:	d815      	bhi.n	8005cc0 <UART_SetConfig+0x270>
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <UART_SetConfig+0x250>
 8005c98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c9c:	d008      	beq.n	8005cb0 <UART_SetConfig+0x260>
 8005c9e:	e00f      	b.n	8005cc0 <UART_SetConfig+0x270>
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca6:	e012      	b.n	8005cce <UART_SetConfig+0x27e>
 8005ca8:	2302      	movs	r3, #2
 8005caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cae:	e00e      	b.n	8005cce <UART_SetConfig+0x27e>
 8005cb0:	2304      	movs	r3, #4
 8005cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb6:	e00a      	b.n	8005cce <UART_SetConfig+0x27e>
 8005cb8:	2308      	movs	r3, #8
 8005cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cbe:	e006      	b.n	8005cce <UART_SetConfig+0x27e>
 8005cc0:	2310      	movs	r3, #16
 8005cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc6:	e002      	b.n	8005cce <UART_SetConfig+0x27e>
 8005cc8:	2310      	movs	r3, #16
 8005cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a17      	ldr	r2, [pc, #92]	@ (8005d30 <UART_SetConfig+0x2e0>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	f040 80a8 	bne.w	8005e2a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005cda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005cde:	2b08      	cmp	r3, #8
 8005ce0:	d834      	bhi.n	8005d4c <UART_SetConfig+0x2fc>
 8005ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce8 <UART_SetConfig+0x298>)
 8005ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce8:	08005d0d 	.word	0x08005d0d
 8005cec:	08005d4d 	.word	0x08005d4d
 8005cf0:	08005d15 	.word	0x08005d15
 8005cf4:	08005d4d 	.word	0x08005d4d
 8005cf8:	08005d1b 	.word	0x08005d1b
 8005cfc:	08005d4d 	.word	0x08005d4d
 8005d00:	08005d4d 	.word	0x08005d4d
 8005d04:	08005d4d 	.word	0x08005d4d
 8005d08:	08005d23 	.word	0x08005d23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d0c:	f7ff fa16 	bl	800513c <HAL_RCC_GetPCLK1Freq>
 8005d10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005d12:	e021      	b.n	8005d58 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d14:	4b0c      	ldr	r3, [pc, #48]	@ (8005d48 <UART_SetConfig+0x2f8>)
 8005d16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005d18:	e01e      	b.n	8005d58 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d1a:	f7ff f9a1 	bl	8005060 <HAL_RCC_GetSysClockFreq>
 8005d1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005d20:	e01a      	b.n	8005d58 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005d28:	e016      	b.n	8005d58 <UART_SetConfig+0x308>
 8005d2a:	bf00      	nop
 8005d2c:	cfff69f3 	.word	0xcfff69f3
 8005d30:	40008000 	.word	0x40008000
 8005d34:	40013800 	.word	0x40013800
 8005d38:	40021000 	.word	0x40021000
 8005d3c:	40004400 	.word	0x40004400
 8005d40:	40004800 	.word	0x40004800
 8005d44:	40004c00 	.word	0x40004c00
 8005d48:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005d56:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 812a 	beq.w	8005fb4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d64:	4a9e      	ldr	r2, [pc, #632]	@ (8005fe0 <UART_SetConfig+0x590>)
 8005d66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d72:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	685a      	ldr	r2, [r3, #4]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	005b      	lsls	r3, r3, #1
 8005d7c:	4413      	add	r3, r2
 8005d7e:	69ba      	ldr	r2, [r7, #24]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d305      	bcc.n	8005d90 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d8a:	69ba      	ldr	r2, [r7, #24]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d903      	bls.n	8005d98 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005d96:	e10d      	b.n	8005fb4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	60fa      	str	r2, [r7, #12]
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	4a8e      	ldr	r2, [pc, #568]	@ (8005fe0 <UART_SetConfig+0x590>)
 8005da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	2200      	movs	r2, #0
 8005dae:	603b      	str	r3, [r7, #0]
 8005db0:	607a      	str	r2, [r7, #4]
 8005db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005dba:	f7fa fa2d 	bl	8000218 <__aeabi_uldivmod>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	f04f 0200 	mov.w	r2, #0
 8005dca:	f04f 0300 	mov.w	r3, #0
 8005dce:	020b      	lsls	r3, r1, #8
 8005dd0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005dd4:	0202      	lsls	r2, r0, #8
 8005dd6:	6979      	ldr	r1, [r7, #20]
 8005dd8:	6849      	ldr	r1, [r1, #4]
 8005dda:	0849      	lsrs	r1, r1, #1
 8005ddc:	2000      	movs	r0, #0
 8005dde:	460c      	mov	r4, r1
 8005de0:	4605      	mov	r5, r0
 8005de2:	eb12 0804 	adds.w	r8, r2, r4
 8005de6:	eb43 0905 	adc.w	r9, r3, r5
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	469a      	mov	sl, r3
 8005df2:	4693      	mov	fp, r2
 8005df4:	4652      	mov	r2, sl
 8005df6:	465b      	mov	r3, fp
 8005df8:	4640      	mov	r0, r8
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	f7fa fa0c 	bl	8000218 <__aeabi_uldivmod>
 8005e00:	4602      	mov	r2, r0
 8005e02:	460b      	mov	r3, r1
 8005e04:	4613      	mov	r3, r2
 8005e06:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e08:	6a3b      	ldr	r3, [r7, #32]
 8005e0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e0e:	d308      	bcc.n	8005e22 <UART_SetConfig+0x3d2>
 8005e10:	6a3b      	ldr	r3, [r7, #32]
 8005e12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e16:	d204      	bcs.n	8005e22 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6a3a      	ldr	r2, [r7, #32]
 8005e1e:	60da      	str	r2, [r3, #12]
 8005e20:	e0c8      	b.n	8005fb4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e28:	e0c4      	b.n	8005fb4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e32:	d167      	bne.n	8005f04 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005e34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e38:	2b08      	cmp	r3, #8
 8005e3a:	d828      	bhi.n	8005e8e <UART_SetConfig+0x43e>
 8005e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e44 <UART_SetConfig+0x3f4>)
 8005e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e42:	bf00      	nop
 8005e44:	08005e69 	.word	0x08005e69
 8005e48:	08005e71 	.word	0x08005e71
 8005e4c:	08005e79 	.word	0x08005e79
 8005e50:	08005e8f 	.word	0x08005e8f
 8005e54:	08005e7f 	.word	0x08005e7f
 8005e58:	08005e8f 	.word	0x08005e8f
 8005e5c:	08005e8f 	.word	0x08005e8f
 8005e60:	08005e8f 	.word	0x08005e8f
 8005e64:	08005e87 	.word	0x08005e87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e68:	f7ff f968 	bl	800513c <HAL_RCC_GetPCLK1Freq>
 8005e6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e6e:	e014      	b.n	8005e9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e70:	f7ff f97a 	bl	8005168 <HAL_RCC_GetPCLK2Freq>
 8005e74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e76:	e010      	b.n	8005e9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e78:	4b5a      	ldr	r3, [pc, #360]	@ (8005fe4 <UART_SetConfig+0x594>)
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e7c:	e00d      	b.n	8005e9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e7e:	f7ff f8ef 	bl	8005060 <HAL_RCC_GetSysClockFreq>
 8005e82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e84:	e009      	b.n	8005e9a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e8c:	e005      	b.n	8005e9a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f000 8089 	beq.w	8005fb4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	4a4e      	ldr	r2, [pc, #312]	@ (8005fe0 <UART_SetConfig+0x590>)
 8005ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eac:	461a      	mov	r2, r3
 8005eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005eb4:	005a      	lsls	r2, r3, #1
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	085b      	lsrs	r3, r3, #1
 8005ebc:	441a      	add	r2, r3
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ec8:	6a3b      	ldr	r3, [r7, #32]
 8005eca:	2b0f      	cmp	r3, #15
 8005ecc:	d916      	bls.n	8005efc <UART_SetConfig+0x4ac>
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ed4:	d212      	bcs.n	8005efc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	f023 030f 	bic.w	r3, r3, #15
 8005ede:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ee0:	6a3b      	ldr	r3, [r7, #32]
 8005ee2:	085b      	lsrs	r3, r3, #1
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	f003 0307 	and.w	r3, r3, #7
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	8bfb      	ldrh	r3, [r7, #30]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	8bfa      	ldrh	r2, [r7, #30]
 8005ef8:	60da      	str	r2, [r3, #12]
 8005efa:	e05b      	b.n	8005fb4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f02:	e057      	b.n	8005fb4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	d828      	bhi.n	8005f5e <UART_SetConfig+0x50e>
 8005f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f14 <UART_SetConfig+0x4c4>)
 8005f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f12:	bf00      	nop
 8005f14:	08005f39 	.word	0x08005f39
 8005f18:	08005f41 	.word	0x08005f41
 8005f1c:	08005f49 	.word	0x08005f49
 8005f20:	08005f5f 	.word	0x08005f5f
 8005f24:	08005f4f 	.word	0x08005f4f
 8005f28:	08005f5f 	.word	0x08005f5f
 8005f2c:	08005f5f 	.word	0x08005f5f
 8005f30:	08005f5f 	.word	0x08005f5f
 8005f34:	08005f57 	.word	0x08005f57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f38:	f7ff f900 	bl	800513c <HAL_RCC_GetPCLK1Freq>
 8005f3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f3e:	e014      	b.n	8005f6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f40:	f7ff f912 	bl	8005168 <HAL_RCC_GetPCLK2Freq>
 8005f44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f46:	e010      	b.n	8005f6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f48:	4b26      	ldr	r3, [pc, #152]	@ (8005fe4 <UART_SetConfig+0x594>)
 8005f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f4c:	e00d      	b.n	8005f6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f4e:	f7ff f887 	bl	8005060 <HAL_RCC_GetSysClockFreq>
 8005f52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f54:	e009      	b.n	8005f6a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f5c:	e005      	b.n	8005f6a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f68:	bf00      	nop
    }

    if (pclk != 0U)
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d021      	beq.n	8005fb4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f74:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe0 <UART_SetConfig+0x590>)
 8005f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	085b      	lsrs	r3, r3, #1
 8005f88:	441a      	add	r2, r3
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	2b0f      	cmp	r3, #15
 8005f98:	d909      	bls.n	8005fae <UART_SetConfig+0x55e>
 8005f9a:	6a3b      	ldr	r3, [r7, #32]
 8005f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fa0:	d205      	bcs.n	8005fae <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	60da      	str	r2, [r3, #12]
 8005fac:	e002      	b.n	8005fb4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005fd0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3730      	adds	r7, #48	@ 0x30
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fde:	bf00      	nop
 8005fe0:	08006fc0 	.word	0x08006fc0
 8005fe4:	00f42400 	.word	0x00f42400

08005fe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff4:	f003 0308 	and.w	r3, r3, #8
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006038:	f003 0302 	and.w	r3, r3, #2
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605a:	f003 0304 	and.w	r3, r3, #4
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	430a      	orrs	r2, r1
 8006076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607c:	f003 0310 	and.w	r3, r3, #16
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	430a      	orrs	r2, r1
 80060ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01a      	beq.n	80060fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	430a      	orrs	r2, r1
 80060dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060e6:	d10a      	bne.n	80060fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00a      	beq.n	8006120 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	430a      	orrs	r2, r1
 800611e:	605a      	str	r2, [r3, #4]
  }
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b098      	sub	sp, #96	@ 0x60
 8006130:	af02      	add	r7, sp, #8
 8006132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800613c:	f7fb f894 	bl	8001268 <HAL_GetTick>
 8006140:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0308 	and.w	r3, r3, #8
 800614c:	2b08      	cmp	r3, #8
 800614e:	d12f      	bne.n	80061b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006150:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006158:	2200      	movs	r2, #0
 800615a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f88e 	bl	8006280 <UART_WaitOnFlagUntilTimeout>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d022      	beq.n	80061b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006172:	e853 3f00 	ldrex	r3, [r3]
 8006176:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800617a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800617e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	461a      	mov	r2, r3
 8006186:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006188:	647b      	str	r3, [r7, #68]	@ 0x44
 800618a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800618e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006190:	e841 2300 	strex	r3, r2, [r1]
 8006194:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1e6      	bne.n	800616a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2220      	movs	r2, #32
 80061a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e063      	b.n	8006278 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0304 	and.w	r3, r3, #4
 80061ba:	2b04      	cmp	r3, #4
 80061bc:	d149      	bne.n	8006252 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061c6:	2200      	movs	r2, #0
 80061c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 f857 	bl	8006280 <UART_WaitOnFlagUntilTimeout>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d03c      	beq.n	8006252 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e0:	e853 3f00 	ldrex	r3, [r3]
 80061e4:	623b      	str	r3, [r7, #32]
   return(result);
 80061e6:	6a3b      	ldr	r3, [r7, #32]
 80061e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	461a      	mov	r2, r3
 80061f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80061f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061fe:	e841 2300 	strex	r3, r2, [r1]
 8006202:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1e6      	bne.n	80061d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3308      	adds	r3, #8
 8006210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	e853 3f00 	ldrex	r3, [r3]
 8006218:	60fb      	str	r3, [r7, #12]
   return(result);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f023 0301 	bic.w	r3, r3, #1
 8006220:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	3308      	adds	r3, #8
 8006228:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800622a:	61fa      	str	r2, [r7, #28]
 800622c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622e:	69b9      	ldr	r1, [r7, #24]
 8006230:	69fa      	ldr	r2, [r7, #28]
 8006232:	e841 2300 	strex	r3, r2, [r1]
 8006236:	617b      	str	r3, [r7, #20]
   return(result);
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1e5      	bne.n	800620a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2220      	movs	r2, #32
 8006242:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	e012      	b.n	8006278 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2220      	movs	r2, #32
 8006256:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3758      	adds	r7, #88	@ 0x58
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	603b      	str	r3, [r7, #0]
 800628c:	4613      	mov	r3, r2
 800628e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006290:	e04f      	b.n	8006332 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006298:	d04b      	beq.n	8006332 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800629a:	f7fa ffe5 	bl	8001268 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	69ba      	ldr	r2, [r7, #24]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d302      	bcc.n	80062b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e04e      	b.n	8006352 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d037      	beq.n	8006332 <UART_WaitOnFlagUntilTimeout+0xb2>
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2b80      	cmp	r3, #128	@ 0x80
 80062c6:	d034      	beq.n	8006332 <UART_WaitOnFlagUntilTimeout+0xb2>
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b40      	cmp	r3, #64	@ 0x40
 80062cc:	d031      	beq.n	8006332 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	f003 0308 	and.w	r3, r3, #8
 80062d8:	2b08      	cmp	r3, #8
 80062da:	d110      	bne.n	80062fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2208      	movs	r2, #8
 80062e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f000 f838 	bl	800635a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2208      	movs	r2, #8
 80062ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e029      	b.n	8006352 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	69db      	ldr	r3, [r3, #28]
 8006304:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006308:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800630c:	d111      	bne.n	8006332 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006316:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f000 f81e 	bl	800635a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2220      	movs	r2, #32
 8006322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e00f      	b.n	8006352 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	4013      	ands	r3, r2
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	429a      	cmp	r2, r3
 8006340:	bf0c      	ite	eq
 8006342:	2301      	moveq	r3, #1
 8006344:	2300      	movne	r3, #0
 8006346:	b2db      	uxtb	r3, r3
 8006348:	461a      	mov	r2, r3
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	429a      	cmp	r2, r3
 800634e:	d0a0      	beq.n	8006292 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800635a:	b480      	push	{r7}
 800635c:	b095      	sub	sp, #84	@ 0x54
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800636a:	e853 3f00 	ldrex	r3, [r3]
 800636e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	461a      	mov	r2, r3
 800637e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006380:	643b      	str	r3, [r7, #64]	@ 0x40
 8006382:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006384:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006386:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006388:	e841 2300 	strex	r3, r2, [r1]
 800638c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800638e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1e6      	bne.n	8006362 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3308      	adds	r3, #8
 800639a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	6a3b      	ldr	r3, [r7, #32]
 800639e:	e853 3f00 	ldrex	r3, [r3]
 80063a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063aa:	f023 0301 	bic.w	r3, r3, #1
 80063ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3308      	adds	r3, #8
 80063b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e3      	bne.n	8006394 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d118      	bne.n	8006406 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	e853 3f00 	ldrex	r3, [r3]
 80063e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f023 0310 	bic.w	r3, r3, #16
 80063e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	461a      	mov	r2, r3
 80063f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063f2:	61bb      	str	r3, [r7, #24]
 80063f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f6:	6979      	ldr	r1, [r7, #20]
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	e841 2300 	strex	r3, r2, [r1]
 80063fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1e6      	bne.n	80063d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2220      	movs	r2, #32
 800640a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800641a:	bf00      	nop
 800641c:	3754      	adds	r7, #84	@ 0x54
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006426:	b480      	push	{r7}
 8006428:	b085      	sub	sp, #20
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006434:	2b01      	cmp	r3, #1
 8006436:	d101      	bne.n	800643c <HAL_UARTEx_DisableFifoMode+0x16>
 8006438:	2302      	movs	r3, #2
 800643a:	e027      	b.n	800648c <HAL_UARTEx_DisableFifoMode+0x66>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2224      	movs	r2, #36	@ 0x24
 8006448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f022 0201 	bic.w	r2, r2, #1
 8006462:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800646a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2220      	movs	r2, #32
 800647e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d101      	bne.n	80064b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064ac:	2302      	movs	r3, #2
 80064ae:	e02d      	b.n	800650c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2224      	movs	r2, #36	@ 0x24
 80064bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0201 	bic.w	r2, r2, #1
 80064d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	683a      	ldr	r2, [r7, #0]
 80064e8:	430a      	orrs	r2, r1
 80064ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f84f 	bl	8006590 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006524:	2b01      	cmp	r3, #1
 8006526:	d101      	bne.n	800652c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006528:	2302      	movs	r3, #2
 800652a:	e02d      	b.n	8006588 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2224      	movs	r2, #36	@ 0x24
 8006538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f022 0201 	bic.w	r2, r2, #1
 8006552:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	683a      	ldr	r2, [r7, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 f811 	bl	8006590 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3710      	adds	r7, #16
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800659c:	2b00      	cmp	r3, #0
 800659e:	d108      	bne.n	80065b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80065b0:	e031      	b.n	8006616 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80065b2:	2308      	movs	r3, #8
 80065b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80065b6:	2308      	movs	r3, #8
 80065b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	0e5b      	lsrs	r3, r3, #25
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	f003 0307 	and.w	r3, r3, #7
 80065c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	0f5b      	lsrs	r3, r3, #29
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	f003 0307 	and.w	r3, r3, #7
 80065d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065da:	7bbb      	ldrb	r3, [r7, #14]
 80065dc:	7b3a      	ldrb	r2, [r7, #12]
 80065de:	4911      	ldr	r1, [pc, #68]	@ (8006624 <UARTEx_SetNbDataToProcess+0x94>)
 80065e0:	5c8a      	ldrb	r2, [r1, r2]
 80065e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80065e6:	7b3a      	ldrb	r2, [r7, #12]
 80065e8:	490f      	ldr	r1, [pc, #60]	@ (8006628 <UARTEx_SetNbDataToProcess+0x98>)
 80065ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
 80065fa:	7b7a      	ldrb	r2, [r7, #13]
 80065fc:	4909      	ldr	r1, [pc, #36]	@ (8006624 <UARTEx_SetNbDataToProcess+0x94>)
 80065fe:	5c8a      	ldrb	r2, [r1, r2]
 8006600:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006604:	7b7a      	ldrb	r2, [r7, #13]
 8006606:	4908      	ldr	r1, [pc, #32]	@ (8006628 <UARTEx_SetNbDataToProcess+0x98>)
 8006608:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800660a:	fb93 f3f2 	sdiv	r3, r3, r2
 800660e:	b29a      	uxth	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006616:	bf00      	nop
 8006618:	3714      	adds	r7, #20
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	08006fd8 	.word	0x08006fd8
 8006628:	08006fe0 	.word	0x08006fe0

0800662c <std>:
 800662c:	2300      	movs	r3, #0
 800662e:	b510      	push	{r4, lr}
 8006630:	4604      	mov	r4, r0
 8006632:	e9c0 3300 	strd	r3, r3, [r0]
 8006636:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800663a:	6083      	str	r3, [r0, #8]
 800663c:	8181      	strh	r1, [r0, #12]
 800663e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006640:	81c2      	strh	r2, [r0, #14]
 8006642:	6183      	str	r3, [r0, #24]
 8006644:	4619      	mov	r1, r3
 8006646:	2208      	movs	r2, #8
 8006648:	305c      	adds	r0, #92	@ 0x5c
 800664a:	f000 f9e7 	bl	8006a1c <memset>
 800664e:	4b0d      	ldr	r3, [pc, #52]	@ (8006684 <std+0x58>)
 8006650:	6263      	str	r3, [r4, #36]	@ 0x24
 8006652:	4b0d      	ldr	r3, [pc, #52]	@ (8006688 <std+0x5c>)
 8006654:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006656:	4b0d      	ldr	r3, [pc, #52]	@ (800668c <std+0x60>)
 8006658:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800665a:	4b0d      	ldr	r3, [pc, #52]	@ (8006690 <std+0x64>)
 800665c:	6323      	str	r3, [r4, #48]	@ 0x30
 800665e:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <std+0x68>)
 8006660:	6224      	str	r4, [r4, #32]
 8006662:	429c      	cmp	r4, r3
 8006664:	d006      	beq.n	8006674 <std+0x48>
 8006666:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800666a:	4294      	cmp	r4, r2
 800666c:	d002      	beq.n	8006674 <std+0x48>
 800666e:	33d0      	adds	r3, #208	@ 0xd0
 8006670:	429c      	cmp	r4, r3
 8006672:	d105      	bne.n	8006680 <std+0x54>
 8006674:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800667c:	f000 ba46 	b.w	8006b0c <__retarget_lock_init_recursive>
 8006680:	bd10      	pop	{r4, pc}
 8006682:	bf00      	nop
 8006684:	0800686d 	.word	0x0800686d
 8006688:	0800688f 	.word	0x0800688f
 800668c:	080068c7 	.word	0x080068c7
 8006690:	080068eb 	.word	0x080068eb
 8006694:	200003fc 	.word	0x200003fc

08006698 <stdio_exit_handler>:
 8006698:	4a02      	ldr	r2, [pc, #8]	@ (80066a4 <stdio_exit_handler+0xc>)
 800669a:	4903      	ldr	r1, [pc, #12]	@ (80066a8 <stdio_exit_handler+0x10>)
 800669c:	4803      	ldr	r0, [pc, #12]	@ (80066ac <stdio_exit_handler+0x14>)
 800669e:	f000 b869 	b.w	8006774 <_fwalk_sglue>
 80066a2:	bf00      	nop
 80066a4:	20000084 	.word	0x20000084
 80066a8:	08006e0d 	.word	0x08006e0d
 80066ac:	20000094 	.word	0x20000094

080066b0 <cleanup_stdio>:
 80066b0:	6841      	ldr	r1, [r0, #4]
 80066b2:	4b0c      	ldr	r3, [pc, #48]	@ (80066e4 <cleanup_stdio+0x34>)
 80066b4:	4299      	cmp	r1, r3
 80066b6:	b510      	push	{r4, lr}
 80066b8:	4604      	mov	r4, r0
 80066ba:	d001      	beq.n	80066c0 <cleanup_stdio+0x10>
 80066bc:	f000 fba6 	bl	8006e0c <_fflush_r>
 80066c0:	68a1      	ldr	r1, [r4, #8]
 80066c2:	4b09      	ldr	r3, [pc, #36]	@ (80066e8 <cleanup_stdio+0x38>)
 80066c4:	4299      	cmp	r1, r3
 80066c6:	d002      	beq.n	80066ce <cleanup_stdio+0x1e>
 80066c8:	4620      	mov	r0, r4
 80066ca:	f000 fb9f 	bl	8006e0c <_fflush_r>
 80066ce:	68e1      	ldr	r1, [r4, #12]
 80066d0:	4b06      	ldr	r3, [pc, #24]	@ (80066ec <cleanup_stdio+0x3c>)
 80066d2:	4299      	cmp	r1, r3
 80066d4:	d004      	beq.n	80066e0 <cleanup_stdio+0x30>
 80066d6:	4620      	mov	r0, r4
 80066d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066dc:	f000 bb96 	b.w	8006e0c <_fflush_r>
 80066e0:	bd10      	pop	{r4, pc}
 80066e2:	bf00      	nop
 80066e4:	200003fc 	.word	0x200003fc
 80066e8:	20000464 	.word	0x20000464
 80066ec:	200004cc 	.word	0x200004cc

080066f0 <global_stdio_init.part.0>:
 80066f0:	b510      	push	{r4, lr}
 80066f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006720 <global_stdio_init.part.0+0x30>)
 80066f4:	4c0b      	ldr	r4, [pc, #44]	@ (8006724 <global_stdio_init.part.0+0x34>)
 80066f6:	4a0c      	ldr	r2, [pc, #48]	@ (8006728 <global_stdio_init.part.0+0x38>)
 80066f8:	601a      	str	r2, [r3, #0]
 80066fa:	4620      	mov	r0, r4
 80066fc:	2200      	movs	r2, #0
 80066fe:	2104      	movs	r1, #4
 8006700:	f7ff ff94 	bl	800662c <std>
 8006704:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006708:	2201      	movs	r2, #1
 800670a:	2109      	movs	r1, #9
 800670c:	f7ff ff8e 	bl	800662c <std>
 8006710:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006714:	2202      	movs	r2, #2
 8006716:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671a:	2112      	movs	r1, #18
 800671c:	f7ff bf86 	b.w	800662c <std>
 8006720:	20000534 	.word	0x20000534
 8006724:	200003fc 	.word	0x200003fc
 8006728:	08006699 	.word	0x08006699

0800672c <__sfp_lock_acquire>:
 800672c:	4801      	ldr	r0, [pc, #4]	@ (8006734 <__sfp_lock_acquire+0x8>)
 800672e:	f000 b9ee 	b.w	8006b0e <__retarget_lock_acquire_recursive>
 8006732:	bf00      	nop
 8006734:	2000053d 	.word	0x2000053d

08006738 <__sfp_lock_release>:
 8006738:	4801      	ldr	r0, [pc, #4]	@ (8006740 <__sfp_lock_release+0x8>)
 800673a:	f000 b9e9 	b.w	8006b10 <__retarget_lock_release_recursive>
 800673e:	bf00      	nop
 8006740:	2000053d 	.word	0x2000053d

08006744 <__sinit>:
 8006744:	b510      	push	{r4, lr}
 8006746:	4604      	mov	r4, r0
 8006748:	f7ff fff0 	bl	800672c <__sfp_lock_acquire>
 800674c:	6a23      	ldr	r3, [r4, #32]
 800674e:	b11b      	cbz	r3, 8006758 <__sinit+0x14>
 8006750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006754:	f7ff bff0 	b.w	8006738 <__sfp_lock_release>
 8006758:	4b04      	ldr	r3, [pc, #16]	@ (800676c <__sinit+0x28>)
 800675a:	6223      	str	r3, [r4, #32]
 800675c:	4b04      	ldr	r3, [pc, #16]	@ (8006770 <__sinit+0x2c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1f5      	bne.n	8006750 <__sinit+0xc>
 8006764:	f7ff ffc4 	bl	80066f0 <global_stdio_init.part.0>
 8006768:	e7f2      	b.n	8006750 <__sinit+0xc>
 800676a:	bf00      	nop
 800676c:	080066b1 	.word	0x080066b1
 8006770:	20000534 	.word	0x20000534

08006774 <_fwalk_sglue>:
 8006774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006778:	4607      	mov	r7, r0
 800677a:	4688      	mov	r8, r1
 800677c:	4614      	mov	r4, r2
 800677e:	2600      	movs	r6, #0
 8006780:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006784:	f1b9 0901 	subs.w	r9, r9, #1
 8006788:	d505      	bpl.n	8006796 <_fwalk_sglue+0x22>
 800678a:	6824      	ldr	r4, [r4, #0]
 800678c:	2c00      	cmp	r4, #0
 800678e:	d1f7      	bne.n	8006780 <_fwalk_sglue+0xc>
 8006790:	4630      	mov	r0, r6
 8006792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006796:	89ab      	ldrh	r3, [r5, #12]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d907      	bls.n	80067ac <_fwalk_sglue+0x38>
 800679c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a0:	3301      	adds	r3, #1
 80067a2:	d003      	beq.n	80067ac <_fwalk_sglue+0x38>
 80067a4:	4629      	mov	r1, r5
 80067a6:	4638      	mov	r0, r7
 80067a8:	47c0      	blx	r8
 80067aa:	4306      	orrs	r6, r0
 80067ac:	3568      	adds	r5, #104	@ 0x68
 80067ae:	e7e9      	b.n	8006784 <_fwalk_sglue+0x10>

080067b0 <_puts_r>:
 80067b0:	6a03      	ldr	r3, [r0, #32]
 80067b2:	b570      	push	{r4, r5, r6, lr}
 80067b4:	6884      	ldr	r4, [r0, #8]
 80067b6:	4605      	mov	r5, r0
 80067b8:	460e      	mov	r6, r1
 80067ba:	b90b      	cbnz	r3, 80067c0 <_puts_r+0x10>
 80067bc:	f7ff ffc2 	bl	8006744 <__sinit>
 80067c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067c2:	07db      	lsls	r3, r3, #31
 80067c4:	d405      	bmi.n	80067d2 <_puts_r+0x22>
 80067c6:	89a3      	ldrh	r3, [r4, #12]
 80067c8:	0598      	lsls	r0, r3, #22
 80067ca:	d402      	bmi.n	80067d2 <_puts_r+0x22>
 80067cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067ce:	f000 f99e 	bl	8006b0e <__retarget_lock_acquire_recursive>
 80067d2:	89a3      	ldrh	r3, [r4, #12]
 80067d4:	0719      	lsls	r1, r3, #28
 80067d6:	d502      	bpl.n	80067de <_puts_r+0x2e>
 80067d8:	6923      	ldr	r3, [r4, #16]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d135      	bne.n	800684a <_puts_r+0x9a>
 80067de:	4621      	mov	r1, r4
 80067e0:	4628      	mov	r0, r5
 80067e2:	f000 f8c5 	bl	8006970 <__swsetup_r>
 80067e6:	b380      	cbz	r0, 800684a <_puts_r+0x9a>
 80067e8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80067ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067ee:	07da      	lsls	r2, r3, #31
 80067f0:	d405      	bmi.n	80067fe <_puts_r+0x4e>
 80067f2:	89a3      	ldrh	r3, [r4, #12]
 80067f4:	059b      	lsls	r3, r3, #22
 80067f6:	d402      	bmi.n	80067fe <_puts_r+0x4e>
 80067f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067fa:	f000 f989 	bl	8006b10 <__retarget_lock_release_recursive>
 80067fe:	4628      	mov	r0, r5
 8006800:	bd70      	pop	{r4, r5, r6, pc}
 8006802:	2b00      	cmp	r3, #0
 8006804:	da04      	bge.n	8006810 <_puts_r+0x60>
 8006806:	69a2      	ldr	r2, [r4, #24]
 8006808:	429a      	cmp	r2, r3
 800680a:	dc17      	bgt.n	800683c <_puts_r+0x8c>
 800680c:	290a      	cmp	r1, #10
 800680e:	d015      	beq.n	800683c <_puts_r+0x8c>
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	1c5a      	adds	r2, r3, #1
 8006814:	6022      	str	r2, [r4, #0]
 8006816:	7019      	strb	r1, [r3, #0]
 8006818:	68a3      	ldr	r3, [r4, #8]
 800681a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800681e:	3b01      	subs	r3, #1
 8006820:	60a3      	str	r3, [r4, #8]
 8006822:	2900      	cmp	r1, #0
 8006824:	d1ed      	bne.n	8006802 <_puts_r+0x52>
 8006826:	2b00      	cmp	r3, #0
 8006828:	da11      	bge.n	800684e <_puts_r+0x9e>
 800682a:	4622      	mov	r2, r4
 800682c:	210a      	movs	r1, #10
 800682e:	4628      	mov	r0, r5
 8006830:	f000 f85f 	bl	80068f2 <__swbuf_r>
 8006834:	3001      	adds	r0, #1
 8006836:	d0d7      	beq.n	80067e8 <_puts_r+0x38>
 8006838:	250a      	movs	r5, #10
 800683a:	e7d7      	b.n	80067ec <_puts_r+0x3c>
 800683c:	4622      	mov	r2, r4
 800683e:	4628      	mov	r0, r5
 8006840:	f000 f857 	bl	80068f2 <__swbuf_r>
 8006844:	3001      	adds	r0, #1
 8006846:	d1e7      	bne.n	8006818 <_puts_r+0x68>
 8006848:	e7ce      	b.n	80067e8 <_puts_r+0x38>
 800684a:	3e01      	subs	r6, #1
 800684c:	e7e4      	b.n	8006818 <_puts_r+0x68>
 800684e:	6823      	ldr	r3, [r4, #0]
 8006850:	1c5a      	adds	r2, r3, #1
 8006852:	6022      	str	r2, [r4, #0]
 8006854:	220a      	movs	r2, #10
 8006856:	701a      	strb	r2, [r3, #0]
 8006858:	e7ee      	b.n	8006838 <_puts_r+0x88>
	...

0800685c <puts>:
 800685c:	4b02      	ldr	r3, [pc, #8]	@ (8006868 <puts+0xc>)
 800685e:	4601      	mov	r1, r0
 8006860:	6818      	ldr	r0, [r3, #0]
 8006862:	f7ff bfa5 	b.w	80067b0 <_puts_r>
 8006866:	bf00      	nop
 8006868:	20000090 	.word	0x20000090

0800686c <__sread>:
 800686c:	b510      	push	{r4, lr}
 800686e:	460c      	mov	r4, r1
 8006870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006874:	f000 f8fc 	bl	8006a70 <_read_r>
 8006878:	2800      	cmp	r0, #0
 800687a:	bfab      	itete	ge
 800687c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800687e:	89a3      	ldrhlt	r3, [r4, #12]
 8006880:	181b      	addge	r3, r3, r0
 8006882:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006886:	bfac      	ite	ge
 8006888:	6563      	strge	r3, [r4, #84]	@ 0x54
 800688a:	81a3      	strhlt	r3, [r4, #12]
 800688c:	bd10      	pop	{r4, pc}

0800688e <__swrite>:
 800688e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006892:	461f      	mov	r7, r3
 8006894:	898b      	ldrh	r3, [r1, #12]
 8006896:	05db      	lsls	r3, r3, #23
 8006898:	4605      	mov	r5, r0
 800689a:	460c      	mov	r4, r1
 800689c:	4616      	mov	r6, r2
 800689e:	d505      	bpl.n	80068ac <__swrite+0x1e>
 80068a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a4:	2302      	movs	r3, #2
 80068a6:	2200      	movs	r2, #0
 80068a8:	f000 f8d0 	bl	8006a4c <_lseek_r>
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068b6:	81a3      	strh	r3, [r4, #12]
 80068b8:	4632      	mov	r2, r6
 80068ba:	463b      	mov	r3, r7
 80068bc:	4628      	mov	r0, r5
 80068be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068c2:	f000 b8e7 	b.w	8006a94 <_write_r>

080068c6 <__sseek>:
 80068c6:	b510      	push	{r4, lr}
 80068c8:	460c      	mov	r4, r1
 80068ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ce:	f000 f8bd 	bl	8006a4c <_lseek_r>
 80068d2:	1c43      	adds	r3, r0, #1
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	bf15      	itete	ne
 80068d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80068da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80068de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80068e2:	81a3      	strheq	r3, [r4, #12]
 80068e4:	bf18      	it	ne
 80068e6:	81a3      	strhne	r3, [r4, #12]
 80068e8:	bd10      	pop	{r4, pc}

080068ea <__sclose>:
 80068ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ee:	f000 b89d 	b.w	8006a2c <_close_r>

080068f2 <__swbuf_r>:
 80068f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f4:	460e      	mov	r6, r1
 80068f6:	4614      	mov	r4, r2
 80068f8:	4605      	mov	r5, r0
 80068fa:	b118      	cbz	r0, 8006904 <__swbuf_r+0x12>
 80068fc:	6a03      	ldr	r3, [r0, #32]
 80068fe:	b90b      	cbnz	r3, 8006904 <__swbuf_r+0x12>
 8006900:	f7ff ff20 	bl	8006744 <__sinit>
 8006904:	69a3      	ldr	r3, [r4, #24]
 8006906:	60a3      	str	r3, [r4, #8]
 8006908:	89a3      	ldrh	r3, [r4, #12]
 800690a:	071a      	lsls	r2, r3, #28
 800690c:	d501      	bpl.n	8006912 <__swbuf_r+0x20>
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	b943      	cbnz	r3, 8006924 <__swbuf_r+0x32>
 8006912:	4621      	mov	r1, r4
 8006914:	4628      	mov	r0, r5
 8006916:	f000 f82b 	bl	8006970 <__swsetup_r>
 800691a:	b118      	cbz	r0, 8006924 <__swbuf_r+0x32>
 800691c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006920:	4638      	mov	r0, r7
 8006922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	6922      	ldr	r2, [r4, #16]
 8006928:	1a98      	subs	r0, r3, r2
 800692a:	6963      	ldr	r3, [r4, #20]
 800692c:	b2f6      	uxtb	r6, r6
 800692e:	4283      	cmp	r3, r0
 8006930:	4637      	mov	r7, r6
 8006932:	dc05      	bgt.n	8006940 <__swbuf_r+0x4e>
 8006934:	4621      	mov	r1, r4
 8006936:	4628      	mov	r0, r5
 8006938:	f000 fa68 	bl	8006e0c <_fflush_r>
 800693c:	2800      	cmp	r0, #0
 800693e:	d1ed      	bne.n	800691c <__swbuf_r+0x2a>
 8006940:	68a3      	ldr	r3, [r4, #8]
 8006942:	3b01      	subs	r3, #1
 8006944:	60a3      	str	r3, [r4, #8]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	6022      	str	r2, [r4, #0]
 800694c:	701e      	strb	r6, [r3, #0]
 800694e:	6962      	ldr	r2, [r4, #20]
 8006950:	1c43      	adds	r3, r0, #1
 8006952:	429a      	cmp	r2, r3
 8006954:	d004      	beq.n	8006960 <__swbuf_r+0x6e>
 8006956:	89a3      	ldrh	r3, [r4, #12]
 8006958:	07db      	lsls	r3, r3, #31
 800695a:	d5e1      	bpl.n	8006920 <__swbuf_r+0x2e>
 800695c:	2e0a      	cmp	r6, #10
 800695e:	d1df      	bne.n	8006920 <__swbuf_r+0x2e>
 8006960:	4621      	mov	r1, r4
 8006962:	4628      	mov	r0, r5
 8006964:	f000 fa52 	bl	8006e0c <_fflush_r>
 8006968:	2800      	cmp	r0, #0
 800696a:	d0d9      	beq.n	8006920 <__swbuf_r+0x2e>
 800696c:	e7d6      	b.n	800691c <__swbuf_r+0x2a>
	...

08006970 <__swsetup_r>:
 8006970:	b538      	push	{r3, r4, r5, lr}
 8006972:	4b29      	ldr	r3, [pc, #164]	@ (8006a18 <__swsetup_r+0xa8>)
 8006974:	4605      	mov	r5, r0
 8006976:	6818      	ldr	r0, [r3, #0]
 8006978:	460c      	mov	r4, r1
 800697a:	b118      	cbz	r0, 8006984 <__swsetup_r+0x14>
 800697c:	6a03      	ldr	r3, [r0, #32]
 800697e:	b90b      	cbnz	r3, 8006984 <__swsetup_r+0x14>
 8006980:	f7ff fee0 	bl	8006744 <__sinit>
 8006984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006988:	0719      	lsls	r1, r3, #28
 800698a:	d422      	bmi.n	80069d2 <__swsetup_r+0x62>
 800698c:	06da      	lsls	r2, r3, #27
 800698e:	d407      	bmi.n	80069a0 <__swsetup_r+0x30>
 8006990:	2209      	movs	r2, #9
 8006992:	602a      	str	r2, [r5, #0]
 8006994:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006998:	81a3      	strh	r3, [r4, #12]
 800699a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800699e:	e033      	b.n	8006a08 <__swsetup_r+0x98>
 80069a0:	0758      	lsls	r0, r3, #29
 80069a2:	d512      	bpl.n	80069ca <__swsetup_r+0x5a>
 80069a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069a6:	b141      	cbz	r1, 80069ba <__swsetup_r+0x4a>
 80069a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069ac:	4299      	cmp	r1, r3
 80069ae:	d002      	beq.n	80069b6 <__swsetup_r+0x46>
 80069b0:	4628      	mov	r0, r5
 80069b2:	f000 f8af 	bl	8006b14 <_free_r>
 80069b6:	2300      	movs	r3, #0
 80069b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80069ba:	89a3      	ldrh	r3, [r4, #12]
 80069bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80069c0:	81a3      	strh	r3, [r4, #12]
 80069c2:	2300      	movs	r3, #0
 80069c4:	6063      	str	r3, [r4, #4]
 80069c6:	6923      	ldr	r3, [r4, #16]
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	89a3      	ldrh	r3, [r4, #12]
 80069cc:	f043 0308 	orr.w	r3, r3, #8
 80069d0:	81a3      	strh	r3, [r4, #12]
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	b94b      	cbnz	r3, 80069ea <__swsetup_r+0x7a>
 80069d6:	89a3      	ldrh	r3, [r4, #12]
 80069d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80069dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e0:	d003      	beq.n	80069ea <__swsetup_r+0x7a>
 80069e2:	4621      	mov	r1, r4
 80069e4:	4628      	mov	r0, r5
 80069e6:	f000 fa5f 	bl	8006ea8 <__smakebuf_r>
 80069ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ee:	f013 0201 	ands.w	r2, r3, #1
 80069f2:	d00a      	beq.n	8006a0a <__swsetup_r+0x9a>
 80069f4:	2200      	movs	r2, #0
 80069f6:	60a2      	str	r2, [r4, #8]
 80069f8:	6962      	ldr	r2, [r4, #20]
 80069fa:	4252      	negs	r2, r2
 80069fc:	61a2      	str	r2, [r4, #24]
 80069fe:	6922      	ldr	r2, [r4, #16]
 8006a00:	b942      	cbnz	r2, 8006a14 <__swsetup_r+0xa4>
 8006a02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006a06:	d1c5      	bne.n	8006994 <__swsetup_r+0x24>
 8006a08:	bd38      	pop	{r3, r4, r5, pc}
 8006a0a:	0799      	lsls	r1, r3, #30
 8006a0c:	bf58      	it	pl
 8006a0e:	6962      	ldrpl	r2, [r4, #20]
 8006a10:	60a2      	str	r2, [r4, #8]
 8006a12:	e7f4      	b.n	80069fe <__swsetup_r+0x8e>
 8006a14:	2000      	movs	r0, #0
 8006a16:	e7f7      	b.n	8006a08 <__swsetup_r+0x98>
 8006a18:	20000090 	.word	0x20000090

08006a1c <memset>:
 8006a1c:	4402      	add	r2, r0
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d100      	bne.n	8006a26 <memset+0xa>
 8006a24:	4770      	bx	lr
 8006a26:	f803 1b01 	strb.w	r1, [r3], #1
 8006a2a:	e7f9      	b.n	8006a20 <memset+0x4>

08006a2c <_close_r>:
 8006a2c:	b538      	push	{r3, r4, r5, lr}
 8006a2e:	4d06      	ldr	r5, [pc, #24]	@ (8006a48 <_close_r+0x1c>)
 8006a30:	2300      	movs	r3, #0
 8006a32:	4604      	mov	r4, r0
 8006a34:	4608      	mov	r0, r1
 8006a36:	602b      	str	r3, [r5, #0]
 8006a38:	f7fa fb0b 	bl	8001052 <_close>
 8006a3c:	1c43      	adds	r3, r0, #1
 8006a3e:	d102      	bne.n	8006a46 <_close_r+0x1a>
 8006a40:	682b      	ldr	r3, [r5, #0]
 8006a42:	b103      	cbz	r3, 8006a46 <_close_r+0x1a>
 8006a44:	6023      	str	r3, [r4, #0]
 8006a46:	bd38      	pop	{r3, r4, r5, pc}
 8006a48:	20000538 	.word	0x20000538

08006a4c <_lseek_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	4d07      	ldr	r5, [pc, #28]	@ (8006a6c <_lseek_r+0x20>)
 8006a50:	4604      	mov	r4, r0
 8006a52:	4608      	mov	r0, r1
 8006a54:	4611      	mov	r1, r2
 8006a56:	2200      	movs	r2, #0
 8006a58:	602a      	str	r2, [r5, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f7fa fb20 	bl	80010a0 <_lseek>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_lseek_r+0x1e>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_lseek_r+0x1e>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	20000538 	.word	0x20000538

08006a70 <_read_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4d07      	ldr	r5, [pc, #28]	@ (8006a90 <_read_r+0x20>)
 8006a74:	4604      	mov	r4, r0
 8006a76:	4608      	mov	r0, r1
 8006a78:	4611      	mov	r1, r2
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	602a      	str	r2, [r5, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f7fa faca 	bl	8001018 <_read>
 8006a84:	1c43      	adds	r3, r0, #1
 8006a86:	d102      	bne.n	8006a8e <_read_r+0x1e>
 8006a88:	682b      	ldr	r3, [r5, #0]
 8006a8a:	b103      	cbz	r3, 8006a8e <_read_r+0x1e>
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	bd38      	pop	{r3, r4, r5, pc}
 8006a90:	20000538 	.word	0x20000538

08006a94 <_write_r>:
 8006a94:	b538      	push	{r3, r4, r5, lr}
 8006a96:	4d07      	ldr	r5, [pc, #28]	@ (8006ab4 <_write_r+0x20>)
 8006a98:	4604      	mov	r4, r0
 8006a9a:	4608      	mov	r0, r1
 8006a9c:	4611      	mov	r1, r2
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	602a      	str	r2, [r5, #0]
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	f7f9 fd57 	bl	8000556 <_write>
 8006aa8:	1c43      	adds	r3, r0, #1
 8006aaa:	d102      	bne.n	8006ab2 <_write_r+0x1e>
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b103      	cbz	r3, 8006ab2 <_write_r+0x1e>
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	20000538 	.word	0x20000538

08006ab8 <__errno>:
 8006ab8:	4b01      	ldr	r3, [pc, #4]	@ (8006ac0 <__errno+0x8>)
 8006aba:	6818      	ldr	r0, [r3, #0]
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	20000090 	.word	0x20000090

08006ac4 <__libc_init_array>:
 8006ac4:	b570      	push	{r4, r5, r6, lr}
 8006ac6:	4d0d      	ldr	r5, [pc, #52]	@ (8006afc <__libc_init_array+0x38>)
 8006ac8:	4c0d      	ldr	r4, [pc, #52]	@ (8006b00 <__libc_init_array+0x3c>)
 8006aca:	1b64      	subs	r4, r4, r5
 8006acc:	10a4      	asrs	r4, r4, #2
 8006ace:	2600      	movs	r6, #0
 8006ad0:	42a6      	cmp	r6, r4
 8006ad2:	d109      	bne.n	8006ae8 <__libc_init_array+0x24>
 8006ad4:	4d0b      	ldr	r5, [pc, #44]	@ (8006b04 <__libc_init_array+0x40>)
 8006ad6:	4c0c      	ldr	r4, [pc, #48]	@ (8006b08 <__libc_init_array+0x44>)
 8006ad8:	f000 fa54 	bl	8006f84 <_init>
 8006adc:	1b64      	subs	r4, r4, r5
 8006ade:	10a4      	asrs	r4, r4, #2
 8006ae0:	2600      	movs	r6, #0
 8006ae2:	42a6      	cmp	r6, r4
 8006ae4:	d105      	bne.n	8006af2 <__libc_init_array+0x2e>
 8006ae6:	bd70      	pop	{r4, r5, r6, pc}
 8006ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aec:	4798      	blx	r3
 8006aee:	3601      	adds	r6, #1
 8006af0:	e7ee      	b.n	8006ad0 <__libc_init_array+0xc>
 8006af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af6:	4798      	blx	r3
 8006af8:	3601      	adds	r6, #1
 8006afa:	e7f2      	b.n	8006ae2 <__libc_init_array+0x1e>
 8006afc:	08006ff0 	.word	0x08006ff0
 8006b00:	08006ff0 	.word	0x08006ff0
 8006b04:	08006ff0 	.word	0x08006ff0
 8006b08:	08006ff4 	.word	0x08006ff4

08006b0c <__retarget_lock_init_recursive>:
 8006b0c:	4770      	bx	lr

08006b0e <__retarget_lock_acquire_recursive>:
 8006b0e:	4770      	bx	lr

08006b10 <__retarget_lock_release_recursive>:
 8006b10:	4770      	bx	lr
	...

08006b14 <_free_r>:
 8006b14:	b538      	push	{r3, r4, r5, lr}
 8006b16:	4605      	mov	r5, r0
 8006b18:	2900      	cmp	r1, #0
 8006b1a:	d041      	beq.n	8006ba0 <_free_r+0x8c>
 8006b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b20:	1f0c      	subs	r4, r1, #4
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	bfb8      	it	lt
 8006b26:	18e4      	addlt	r4, r4, r3
 8006b28:	f000 f8e0 	bl	8006cec <__malloc_lock>
 8006b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba4 <_free_r+0x90>)
 8006b2e:	6813      	ldr	r3, [r2, #0]
 8006b30:	b933      	cbnz	r3, 8006b40 <_free_r+0x2c>
 8006b32:	6063      	str	r3, [r4, #4]
 8006b34:	6014      	str	r4, [r2, #0]
 8006b36:	4628      	mov	r0, r5
 8006b38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b3c:	f000 b8dc 	b.w	8006cf8 <__malloc_unlock>
 8006b40:	42a3      	cmp	r3, r4
 8006b42:	d908      	bls.n	8006b56 <_free_r+0x42>
 8006b44:	6820      	ldr	r0, [r4, #0]
 8006b46:	1821      	adds	r1, r4, r0
 8006b48:	428b      	cmp	r3, r1
 8006b4a:	bf01      	itttt	eq
 8006b4c:	6819      	ldreq	r1, [r3, #0]
 8006b4e:	685b      	ldreq	r3, [r3, #4]
 8006b50:	1809      	addeq	r1, r1, r0
 8006b52:	6021      	streq	r1, [r4, #0]
 8006b54:	e7ed      	b.n	8006b32 <_free_r+0x1e>
 8006b56:	461a      	mov	r2, r3
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	b10b      	cbz	r3, 8006b60 <_free_r+0x4c>
 8006b5c:	42a3      	cmp	r3, r4
 8006b5e:	d9fa      	bls.n	8006b56 <_free_r+0x42>
 8006b60:	6811      	ldr	r1, [r2, #0]
 8006b62:	1850      	adds	r0, r2, r1
 8006b64:	42a0      	cmp	r0, r4
 8006b66:	d10b      	bne.n	8006b80 <_free_r+0x6c>
 8006b68:	6820      	ldr	r0, [r4, #0]
 8006b6a:	4401      	add	r1, r0
 8006b6c:	1850      	adds	r0, r2, r1
 8006b6e:	4283      	cmp	r3, r0
 8006b70:	6011      	str	r1, [r2, #0]
 8006b72:	d1e0      	bne.n	8006b36 <_free_r+0x22>
 8006b74:	6818      	ldr	r0, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	6053      	str	r3, [r2, #4]
 8006b7a:	4408      	add	r0, r1
 8006b7c:	6010      	str	r0, [r2, #0]
 8006b7e:	e7da      	b.n	8006b36 <_free_r+0x22>
 8006b80:	d902      	bls.n	8006b88 <_free_r+0x74>
 8006b82:	230c      	movs	r3, #12
 8006b84:	602b      	str	r3, [r5, #0]
 8006b86:	e7d6      	b.n	8006b36 <_free_r+0x22>
 8006b88:	6820      	ldr	r0, [r4, #0]
 8006b8a:	1821      	adds	r1, r4, r0
 8006b8c:	428b      	cmp	r3, r1
 8006b8e:	bf04      	itt	eq
 8006b90:	6819      	ldreq	r1, [r3, #0]
 8006b92:	685b      	ldreq	r3, [r3, #4]
 8006b94:	6063      	str	r3, [r4, #4]
 8006b96:	bf04      	itt	eq
 8006b98:	1809      	addeq	r1, r1, r0
 8006b9a:	6021      	streq	r1, [r4, #0]
 8006b9c:	6054      	str	r4, [r2, #4]
 8006b9e:	e7ca      	b.n	8006b36 <_free_r+0x22>
 8006ba0:	bd38      	pop	{r3, r4, r5, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000544 	.word	0x20000544

08006ba8 <sbrk_aligned>:
 8006ba8:	b570      	push	{r4, r5, r6, lr}
 8006baa:	4e0f      	ldr	r6, [pc, #60]	@ (8006be8 <sbrk_aligned+0x40>)
 8006bac:	460c      	mov	r4, r1
 8006bae:	6831      	ldr	r1, [r6, #0]
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	b911      	cbnz	r1, 8006bba <sbrk_aligned+0x12>
 8006bb4:	f000 f9d6 	bl	8006f64 <_sbrk_r>
 8006bb8:	6030      	str	r0, [r6, #0]
 8006bba:	4621      	mov	r1, r4
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	f000 f9d1 	bl	8006f64 <_sbrk_r>
 8006bc2:	1c43      	adds	r3, r0, #1
 8006bc4:	d103      	bne.n	8006bce <sbrk_aligned+0x26>
 8006bc6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006bca:	4620      	mov	r0, r4
 8006bcc:	bd70      	pop	{r4, r5, r6, pc}
 8006bce:	1cc4      	adds	r4, r0, #3
 8006bd0:	f024 0403 	bic.w	r4, r4, #3
 8006bd4:	42a0      	cmp	r0, r4
 8006bd6:	d0f8      	beq.n	8006bca <sbrk_aligned+0x22>
 8006bd8:	1a21      	subs	r1, r4, r0
 8006bda:	4628      	mov	r0, r5
 8006bdc:	f000 f9c2 	bl	8006f64 <_sbrk_r>
 8006be0:	3001      	adds	r0, #1
 8006be2:	d1f2      	bne.n	8006bca <sbrk_aligned+0x22>
 8006be4:	e7ef      	b.n	8006bc6 <sbrk_aligned+0x1e>
 8006be6:	bf00      	nop
 8006be8:	20000540 	.word	0x20000540

08006bec <_malloc_r>:
 8006bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bf0:	1ccd      	adds	r5, r1, #3
 8006bf2:	f025 0503 	bic.w	r5, r5, #3
 8006bf6:	3508      	adds	r5, #8
 8006bf8:	2d0c      	cmp	r5, #12
 8006bfa:	bf38      	it	cc
 8006bfc:	250c      	movcc	r5, #12
 8006bfe:	2d00      	cmp	r5, #0
 8006c00:	4606      	mov	r6, r0
 8006c02:	db01      	blt.n	8006c08 <_malloc_r+0x1c>
 8006c04:	42a9      	cmp	r1, r5
 8006c06:	d904      	bls.n	8006c12 <_malloc_r+0x26>
 8006c08:	230c      	movs	r3, #12
 8006c0a:	6033      	str	r3, [r6, #0]
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ce8 <_malloc_r+0xfc>
 8006c16:	f000 f869 	bl	8006cec <__malloc_lock>
 8006c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8006c1e:	461c      	mov	r4, r3
 8006c20:	bb44      	cbnz	r4, 8006c74 <_malloc_r+0x88>
 8006c22:	4629      	mov	r1, r5
 8006c24:	4630      	mov	r0, r6
 8006c26:	f7ff ffbf 	bl	8006ba8 <sbrk_aligned>
 8006c2a:	1c43      	adds	r3, r0, #1
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	d158      	bne.n	8006ce2 <_malloc_r+0xf6>
 8006c30:	f8d8 4000 	ldr.w	r4, [r8]
 8006c34:	4627      	mov	r7, r4
 8006c36:	2f00      	cmp	r7, #0
 8006c38:	d143      	bne.n	8006cc2 <_malloc_r+0xd6>
 8006c3a:	2c00      	cmp	r4, #0
 8006c3c:	d04b      	beq.n	8006cd6 <_malloc_r+0xea>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	4639      	mov	r1, r7
 8006c42:	4630      	mov	r0, r6
 8006c44:	eb04 0903 	add.w	r9, r4, r3
 8006c48:	f000 f98c 	bl	8006f64 <_sbrk_r>
 8006c4c:	4581      	cmp	r9, r0
 8006c4e:	d142      	bne.n	8006cd6 <_malloc_r+0xea>
 8006c50:	6821      	ldr	r1, [r4, #0]
 8006c52:	1a6d      	subs	r5, r5, r1
 8006c54:	4629      	mov	r1, r5
 8006c56:	4630      	mov	r0, r6
 8006c58:	f7ff ffa6 	bl	8006ba8 <sbrk_aligned>
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	d03a      	beq.n	8006cd6 <_malloc_r+0xea>
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	442b      	add	r3, r5
 8006c64:	6023      	str	r3, [r4, #0]
 8006c66:	f8d8 3000 	ldr.w	r3, [r8]
 8006c6a:	685a      	ldr	r2, [r3, #4]
 8006c6c:	bb62      	cbnz	r2, 8006cc8 <_malloc_r+0xdc>
 8006c6e:	f8c8 7000 	str.w	r7, [r8]
 8006c72:	e00f      	b.n	8006c94 <_malloc_r+0xa8>
 8006c74:	6822      	ldr	r2, [r4, #0]
 8006c76:	1b52      	subs	r2, r2, r5
 8006c78:	d420      	bmi.n	8006cbc <_malloc_r+0xd0>
 8006c7a:	2a0b      	cmp	r2, #11
 8006c7c:	d917      	bls.n	8006cae <_malloc_r+0xc2>
 8006c7e:	1961      	adds	r1, r4, r5
 8006c80:	42a3      	cmp	r3, r4
 8006c82:	6025      	str	r5, [r4, #0]
 8006c84:	bf18      	it	ne
 8006c86:	6059      	strne	r1, [r3, #4]
 8006c88:	6863      	ldr	r3, [r4, #4]
 8006c8a:	bf08      	it	eq
 8006c8c:	f8c8 1000 	streq.w	r1, [r8]
 8006c90:	5162      	str	r2, [r4, r5]
 8006c92:	604b      	str	r3, [r1, #4]
 8006c94:	4630      	mov	r0, r6
 8006c96:	f000 f82f 	bl	8006cf8 <__malloc_unlock>
 8006c9a:	f104 000b 	add.w	r0, r4, #11
 8006c9e:	1d23      	adds	r3, r4, #4
 8006ca0:	f020 0007 	bic.w	r0, r0, #7
 8006ca4:	1ac2      	subs	r2, r0, r3
 8006ca6:	bf1c      	itt	ne
 8006ca8:	1a1b      	subne	r3, r3, r0
 8006caa:	50a3      	strne	r3, [r4, r2]
 8006cac:	e7af      	b.n	8006c0e <_malloc_r+0x22>
 8006cae:	6862      	ldr	r2, [r4, #4]
 8006cb0:	42a3      	cmp	r3, r4
 8006cb2:	bf0c      	ite	eq
 8006cb4:	f8c8 2000 	streq.w	r2, [r8]
 8006cb8:	605a      	strne	r2, [r3, #4]
 8006cba:	e7eb      	b.n	8006c94 <_malloc_r+0xa8>
 8006cbc:	4623      	mov	r3, r4
 8006cbe:	6864      	ldr	r4, [r4, #4]
 8006cc0:	e7ae      	b.n	8006c20 <_malloc_r+0x34>
 8006cc2:	463c      	mov	r4, r7
 8006cc4:	687f      	ldr	r7, [r7, #4]
 8006cc6:	e7b6      	b.n	8006c36 <_malloc_r+0x4a>
 8006cc8:	461a      	mov	r2, r3
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	42a3      	cmp	r3, r4
 8006cce:	d1fb      	bne.n	8006cc8 <_malloc_r+0xdc>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	6053      	str	r3, [r2, #4]
 8006cd4:	e7de      	b.n	8006c94 <_malloc_r+0xa8>
 8006cd6:	230c      	movs	r3, #12
 8006cd8:	6033      	str	r3, [r6, #0]
 8006cda:	4630      	mov	r0, r6
 8006cdc:	f000 f80c 	bl	8006cf8 <__malloc_unlock>
 8006ce0:	e794      	b.n	8006c0c <_malloc_r+0x20>
 8006ce2:	6005      	str	r5, [r0, #0]
 8006ce4:	e7d6      	b.n	8006c94 <_malloc_r+0xa8>
 8006ce6:	bf00      	nop
 8006ce8:	20000544 	.word	0x20000544

08006cec <__malloc_lock>:
 8006cec:	4801      	ldr	r0, [pc, #4]	@ (8006cf4 <__malloc_lock+0x8>)
 8006cee:	f7ff bf0e 	b.w	8006b0e <__retarget_lock_acquire_recursive>
 8006cf2:	bf00      	nop
 8006cf4:	2000053c 	.word	0x2000053c

08006cf8 <__malloc_unlock>:
 8006cf8:	4801      	ldr	r0, [pc, #4]	@ (8006d00 <__malloc_unlock+0x8>)
 8006cfa:	f7ff bf09 	b.w	8006b10 <__retarget_lock_release_recursive>
 8006cfe:	bf00      	nop
 8006d00:	2000053c 	.word	0x2000053c

08006d04 <__sflush_r>:
 8006d04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0c:	0716      	lsls	r6, r2, #28
 8006d0e:	4605      	mov	r5, r0
 8006d10:	460c      	mov	r4, r1
 8006d12:	d454      	bmi.n	8006dbe <__sflush_r+0xba>
 8006d14:	684b      	ldr	r3, [r1, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	dc02      	bgt.n	8006d20 <__sflush_r+0x1c>
 8006d1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	dd48      	ble.n	8006db2 <__sflush_r+0xae>
 8006d20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d22:	2e00      	cmp	r6, #0
 8006d24:	d045      	beq.n	8006db2 <__sflush_r+0xae>
 8006d26:	2300      	movs	r3, #0
 8006d28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d2c:	682f      	ldr	r7, [r5, #0]
 8006d2e:	6a21      	ldr	r1, [r4, #32]
 8006d30:	602b      	str	r3, [r5, #0]
 8006d32:	d030      	beq.n	8006d96 <__sflush_r+0x92>
 8006d34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d36:	89a3      	ldrh	r3, [r4, #12]
 8006d38:	0759      	lsls	r1, r3, #29
 8006d3a:	d505      	bpl.n	8006d48 <__sflush_r+0x44>
 8006d3c:	6863      	ldr	r3, [r4, #4]
 8006d3e:	1ad2      	subs	r2, r2, r3
 8006d40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d42:	b10b      	cbz	r3, 8006d48 <__sflush_r+0x44>
 8006d44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d46:	1ad2      	subs	r2, r2, r3
 8006d48:	2300      	movs	r3, #0
 8006d4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d4c:	6a21      	ldr	r1, [r4, #32]
 8006d4e:	4628      	mov	r0, r5
 8006d50:	47b0      	blx	r6
 8006d52:	1c43      	adds	r3, r0, #1
 8006d54:	89a3      	ldrh	r3, [r4, #12]
 8006d56:	d106      	bne.n	8006d66 <__sflush_r+0x62>
 8006d58:	6829      	ldr	r1, [r5, #0]
 8006d5a:	291d      	cmp	r1, #29
 8006d5c:	d82b      	bhi.n	8006db6 <__sflush_r+0xb2>
 8006d5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006e08 <__sflush_r+0x104>)
 8006d60:	410a      	asrs	r2, r1
 8006d62:	07d6      	lsls	r6, r2, #31
 8006d64:	d427      	bmi.n	8006db6 <__sflush_r+0xb2>
 8006d66:	2200      	movs	r2, #0
 8006d68:	6062      	str	r2, [r4, #4]
 8006d6a:	04d9      	lsls	r1, r3, #19
 8006d6c:	6922      	ldr	r2, [r4, #16]
 8006d6e:	6022      	str	r2, [r4, #0]
 8006d70:	d504      	bpl.n	8006d7c <__sflush_r+0x78>
 8006d72:	1c42      	adds	r2, r0, #1
 8006d74:	d101      	bne.n	8006d7a <__sflush_r+0x76>
 8006d76:	682b      	ldr	r3, [r5, #0]
 8006d78:	b903      	cbnz	r3, 8006d7c <__sflush_r+0x78>
 8006d7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d7e:	602f      	str	r7, [r5, #0]
 8006d80:	b1b9      	cbz	r1, 8006db2 <__sflush_r+0xae>
 8006d82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d86:	4299      	cmp	r1, r3
 8006d88:	d002      	beq.n	8006d90 <__sflush_r+0x8c>
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	f7ff fec2 	bl	8006b14 <_free_r>
 8006d90:	2300      	movs	r3, #0
 8006d92:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d94:	e00d      	b.n	8006db2 <__sflush_r+0xae>
 8006d96:	2301      	movs	r3, #1
 8006d98:	4628      	mov	r0, r5
 8006d9a:	47b0      	blx	r6
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	1c50      	adds	r0, r2, #1
 8006da0:	d1c9      	bne.n	8006d36 <__sflush_r+0x32>
 8006da2:	682b      	ldr	r3, [r5, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d0c6      	beq.n	8006d36 <__sflush_r+0x32>
 8006da8:	2b1d      	cmp	r3, #29
 8006daa:	d001      	beq.n	8006db0 <__sflush_r+0xac>
 8006dac:	2b16      	cmp	r3, #22
 8006dae:	d11e      	bne.n	8006dee <__sflush_r+0xea>
 8006db0:	602f      	str	r7, [r5, #0]
 8006db2:	2000      	movs	r0, #0
 8006db4:	e022      	b.n	8006dfc <__sflush_r+0xf8>
 8006db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dba:	b21b      	sxth	r3, r3
 8006dbc:	e01b      	b.n	8006df6 <__sflush_r+0xf2>
 8006dbe:	690f      	ldr	r7, [r1, #16]
 8006dc0:	2f00      	cmp	r7, #0
 8006dc2:	d0f6      	beq.n	8006db2 <__sflush_r+0xae>
 8006dc4:	0793      	lsls	r3, r2, #30
 8006dc6:	680e      	ldr	r6, [r1, #0]
 8006dc8:	bf08      	it	eq
 8006dca:	694b      	ldreq	r3, [r1, #20]
 8006dcc:	600f      	str	r7, [r1, #0]
 8006dce:	bf18      	it	ne
 8006dd0:	2300      	movne	r3, #0
 8006dd2:	eba6 0807 	sub.w	r8, r6, r7
 8006dd6:	608b      	str	r3, [r1, #8]
 8006dd8:	f1b8 0f00 	cmp.w	r8, #0
 8006ddc:	dde9      	ble.n	8006db2 <__sflush_r+0xae>
 8006dde:	6a21      	ldr	r1, [r4, #32]
 8006de0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006de2:	4643      	mov	r3, r8
 8006de4:	463a      	mov	r2, r7
 8006de6:	4628      	mov	r0, r5
 8006de8:	47b0      	blx	r6
 8006dea:	2800      	cmp	r0, #0
 8006dec:	dc08      	bgt.n	8006e00 <__sflush_r+0xfc>
 8006dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006df6:	81a3      	strh	r3, [r4, #12]
 8006df8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e00:	4407      	add	r7, r0
 8006e02:	eba8 0800 	sub.w	r8, r8, r0
 8006e06:	e7e7      	b.n	8006dd8 <__sflush_r+0xd4>
 8006e08:	dfbffffe 	.word	0xdfbffffe

08006e0c <_fflush_r>:
 8006e0c:	b538      	push	{r3, r4, r5, lr}
 8006e0e:	690b      	ldr	r3, [r1, #16]
 8006e10:	4605      	mov	r5, r0
 8006e12:	460c      	mov	r4, r1
 8006e14:	b913      	cbnz	r3, 8006e1c <_fflush_r+0x10>
 8006e16:	2500      	movs	r5, #0
 8006e18:	4628      	mov	r0, r5
 8006e1a:	bd38      	pop	{r3, r4, r5, pc}
 8006e1c:	b118      	cbz	r0, 8006e26 <_fflush_r+0x1a>
 8006e1e:	6a03      	ldr	r3, [r0, #32]
 8006e20:	b90b      	cbnz	r3, 8006e26 <_fflush_r+0x1a>
 8006e22:	f7ff fc8f 	bl	8006744 <__sinit>
 8006e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d0f3      	beq.n	8006e16 <_fflush_r+0xa>
 8006e2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e30:	07d0      	lsls	r0, r2, #31
 8006e32:	d404      	bmi.n	8006e3e <_fflush_r+0x32>
 8006e34:	0599      	lsls	r1, r3, #22
 8006e36:	d402      	bmi.n	8006e3e <_fflush_r+0x32>
 8006e38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e3a:	f7ff fe68 	bl	8006b0e <__retarget_lock_acquire_recursive>
 8006e3e:	4628      	mov	r0, r5
 8006e40:	4621      	mov	r1, r4
 8006e42:	f7ff ff5f 	bl	8006d04 <__sflush_r>
 8006e46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e48:	07da      	lsls	r2, r3, #31
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	d4e4      	bmi.n	8006e18 <_fflush_r+0xc>
 8006e4e:	89a3      	ldrh	r3, [r4, #12]
 8006e50:	059b      	lsls	r3, r3, #22
 8006e52:	d4e1      	bmi.n	8006e18 <_fflush_r+0xc>
 8006e54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e56:	f7ff fe5b 	bl	8006b10 <__retarget_lock_release_recursive>
 8006e5a:	e7dd      	b.n	8006e18 <_fflush_r+0xc>

08006e5c <__swhatbuf_r>:
 8006e5c:	b570      	push	{r4, r5, r6, lr}
 8006e5e:	460c      	mov	r4, r1
 8006e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e64:	2900      	cmp	r1, #0
 8006e66:	b096      	sub	sp, #88	@ 0x58
 8006e68:	4615      	mov	r5, r2
 8006e6a:	461e      	mov	r6, r3
 8006e6c:	da0d      	bge.n	8006e8a <__swhatbuf_r+0x2e>
 8006e6e:	89a3      	ldrh	r3, [r4, #12]
 8006e70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e74:	f04f 0100 	mov.w	r1, #0
 8006e78:	bf14      	ite	ne
 8006e7a:	2340      	movne	r3, #64	@ 0x40
 8006e7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e80:	2000      	movs	r0, #0
 8006e82:	6031      	str	r1, [r6, #0]
 8006e84:	602b      	str	r3, [r5, #0]
 8006e86:	b016      	add	sp, #88	@ 0x58
 8006e88:	bd70      	pop	{r4, r5, r6, pc}
 8006e8a:	466a      	mov	r2, sp
 8006e8c:	f000 f848 	bl	8006f20 <_fstat_r>
 8006e90:	2800      	cmp	r0, #0
 8006e92:	dbec      	blt.n	8006e6e <__swhatbuf_r+0x12>
 8006e94:	9901      	ldr	r1, [sp, #4]
 8006e96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e9e:	4259      	negs	r1, r3
 8006ea0:	4159      	adcs	r1, r3
 8006ea2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ea6:	e7eb      	b.n	8006e80 <__swhatbuf_r+0x24>

08006ea8 <__smakebuf_r>:
 8006ea8:	898b      	ldrh	r3, [r1, #12]
 8006eaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eac:	079d      	lsls	r5, r3, #30
 8006eae:	4606      	mov	r6, r0
 8006eb0:	460c      	mov	r4, r1
 8006eb2:	d507      	bpl.n	8006ec4 <__smakebuf_r+0x1c>
 8006eb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	6123      	str	r3, [r4, #16]
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	6163      	str	r3, [r4, #20]
 8006ec0:	b003      	add	sp, #12
 8006ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ec4:	ab01      	add	r3, sp, #4
 8006ec6:	466a      	mov	r2, sp
 8006ec8:	f7ff ffc8 	bl	8006e5c <__swhatbuf_r>
 8006ecc:	9f00      	ldr	r7, [sp, #0]
 8006ece:	4605      	mov	r5, r0
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	f7ff fe8a 	bl	8006bec <_malloc_r>
 8006ed8:	b948      	cbnz	r0, 8006eee <__smakebuf_r+0x46>
 8006eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ede:	059a      	lsls	r2, r3, #22
 8006ee0:	d4ee      	bmi.n	8006ec0 <__smakebuf_r+0x18>
 8006ee2:	f023 0303 	bic.w	r3, r3, #3
 8006ee6:	f043 0302 	orr.w	r3, r3, #2
 8006eea:	81a3      	strh	r3, [r4, #12]
 8006eec:	e7e2      	b.n	8006eb4 <__smakebuf_r+0xc>
 8006eee:	89a3      	ldrh	r3, [r4, #12]
 8006ef0:	6020      	str	r0, [r4, #0]
 8006ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ef6:	81a3      	strh	r3, [r4, #12]
 8006ef8:	9b01      	ldr	r3, [sp, #4]
 8006efa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006efe:	b15b      	cbz	r3, 8006f18 <__smakebuf_r+0x70>
 8006f00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f04:	4630      	mov	r0, r6
 8006f06:	f000 f81d 	bl	8006f44 <_isatty_r>
 8006f0a:	b128      	cbz	r0, 8006f18 <__smakebuf_r+0x70>
 8006f0c:	89a3      	ldrh	r3, [r4, #12]
 8006f0e:	f023 0303 	bic.w	r3, r3, #3
 8006f12:	f043 0301 	orr.w	r3, r3, #1
 8006f16:	81a3      	strh	r3, [r4, #12]
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	431d      	orrs	r5, r3
 8006f1c:	81a5      	strh	r5, [r4, #12]
 8006f1e:	e7cf      	b.n	8006ec0 <__smakebuf_r+0x18>

08006f20 <_fstat_r>:
 8006f20:	b538      	push	{r3, r4, r5, lr}
 8006f22:	4d07      	ldr	r5, [pc, #28]	@ (8006f40 <_fstat_r+0x20>)
 8006f24:	2300      	movs	r3, #0
 8006f26:	4604      	mov	r4, r0
 8006f28:	4608      	mov	r0, r1
 8006f2a:	4611      	mov	r1, r2
 8006f2c:	602b      	str	r3, [r5, #0]
 8006f2e:	f7fa f89c 	bl	800106a <_fstat>
 8006f32:	1c43      	adds	r3, r0, #1
 8006f34:	d102      	bne.n	8006f3c <_fstat_r+0x1c>
 8006f36:	682b      	ldr	r3, [r5, #0]
 8006f38:	b103      	cbz	r3, 8006f3c <_fstat_r+0x1c>
 8006f3a:	6023      	str	r3, [r4, #0]
 8006f3c:	bd38      	pop	{r3, r4, r5, pc}
 8006f3e:	bf00      	nop
 8006f40:	20000538 	.word	0x20000538

08006f44 <_isatty_r>:
 8006f44:	b538      	push	{r3, r4, r5, lr}
 8006f46:	4d06      	ldr	r5, [pc, #24]	@ (8006f60 <_isatty_r+0x1c>)
 8006f48:	2300      	movs	r3, #0
 8006f4a:	4604      	mov	r4, r0
 8006f4c:	4608      	mov	r0, r1
 8006f4e:	602b      	str	r3, [r5, #0]
 8006f50:	f7fa f89b 	bl	800108a <_isatty>
 8006f54:	1c43      	adds	r3, r0, #1
 8006f56:	d102      	bne.n	8006f5e <_isatty_r+0x1a>
 8006f58:	682b      	ldr	r3, [r5, #0]
 8006f5a:	b103      	cbz	r3, 8006f5e <_isatty_r+0x1a>
 8006f5c:	6023      	str	r3, [r4, #0]
 8006f5e:	bd38      	pop	{r3, r4, r5, pc}
 8006f60:	20000538 	.word	0x20000538

08006f64 <_sbrk_r>:
 8006f64:	b538      	push	{r3, r4, r5, lr}
 8006f66:	4d06      	ldr	r5, [pc, #24]	@ (8006f80 <_sbrk_r+0x1c>)
 8006f68:	2300      	movs	r3, #0
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	4608      	mov	r0, r1
 8006f6e:	602b      	str	r3, [r5, #0]
 8006f70:	f7fa f8a4 	bl	80010bc <_sbrk>
 8006f74:	1c43      	adds	r3, r0, #1
 8006f76:	d102      	bne.n	8006f7e <_sbrk_r+0x1a>
 8006f78:	682b      	ldr	r3, [r5, #0]
 8006f7a:	b103      	cbz	r3, 8006f7e <_sbrk_r+0x1a>
 8006f7c:	6023      	str	r3, [r4, #0]
 8006f7e:	bd38      	pop	{r3, r4, r5, pc}
 8006f80:	20000538 	.word	0x20000538

08006f84 <_init>:
 8006f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f86:	bf00      	nop
 8006f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f8a:	bc08      	pop	{r3}
 8006f8c:	469e      	mov	lr, r3
 8006f8e:	4770      	bx	lr

08006f90 <_fini>:
 8006f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f92:	bf00      	nop
 8006f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f96:	bc08      	pop	{r3}
 8006f98:	469e      	mov	lr, r3
 8006f9a:	4770      	bx	lr
