#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Programy\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\va_math.vpi";
S_0000020153a45300 .scope module, "rf" "rf" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "in";
    .port_info 3 /OUTPUT 4 "out";
P_0000020153a4d5e0 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000000100>;
o0000020153a51f68 .functor BUFZ 1, C4<z>; HiZ drive
v0000020153a4c640_0 .net "ce", 0 0, o0000020153a51f68;  0 drivers
o0000020153a51f98 .functor BUFZ 1, C4<z>; HiZ drive
v0000020153a4c780_0 .net "clk", 0 0, o0000020153a51f98;  0 drivers
o0000020153a51fc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020153a4ca00_0 .net "in", 3 0, o0000020153a51fc8;  0 drivers
v0000020153a4caa0_0 .var "out", 3 0;
E_0000020153a4d3a0 .event negedge, v0000020153a4c780_0;
S_0000020153a51dd0 .scope module, "up_tb" "up_tb" 3 3;
 .timescale -9 -12;
v0000020153ab1060_0 .var "clk", 0 0;
v0000020153ab20a0_0 .var/i "i", 31 0;
v0000020153ab2460_0 .var "rst", 0 0;
S_0000020153a2b970 .scope module, "uProcessor" "up" 3 14, 4 3 0, S_0000020153a51dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 16 "out";
L_0000020153ab28a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000020153ab2320_0 .net/2u *"_ivl_0", 7 0, L_0000020153ab28a8;  1 drivers
v0000020153ab2140_0 .net *"_ivl_2", 7 0, L_0000020153ab2500;  1 drivers
v0000020153ab1380_0 .net *"_ivl_20", 15 0, L_0000020153ab0de0;  1 drivers
o0000020153a564c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020153ab1d80_0 name=_ivl_21
v0000020153ab2280_0 .net *"_ivl_5", 7 0, L_0000020153ab25a0;  1 drivers
v0000020153ab1a60_0 .net *"_ivl_6", 7 0, L_0000020153ab0b60;  1 drivers
o0000020153a56558 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020153ab1e20_0 name=_ivl_8
v0000020153ab17e0_0 .net "acu_en", 0 0, v0000020153aad200_0;  1 drivers
v0000020153ab1740_0 .net "acu_out", 15 0, v0000020153a4c1e0_0;  1 drivers
v0000020153ab1880_0 .net "acu_zero", 0 0, v0000020153a4bf60_0;  1 drivers
v0000020153ab2780_0 .net "alu_out", 15 0, v0000020153aacda0_0;  1 drivers
v0000020153ab12e0_0 .net "alu_overflow", 0 0, v0000020153aacb20_0;  1 drivers
v0000020153ab0d40_0 .net "clk_in", 0 0, v0000020153ab1060_0;  1 drivers
v0000020153ab1f60_0 .net "jmp_en", 0 0, v0000020153aadca0_0;  1 drivers
v0000020153ab1420_0 .net "ldi", 0 0, v0000020153aaca80_0;  1 drivers
v0000020153ab0980_0 .net "mux_out", 15 0, v0000020153aad840_0;  1 drivers
v0000020153ab1560_0 .net "op", 7 0, v0000020153aad340_0;  1 drivers
v0000020153ab1c40_0 .var "out", 15 0;
v0000020153ab1100_0 .net "pc_bits", 7 0, v0000020153aad980_0;  1 drivers
v0000020153ab19c0_0 .net "r_or_w", 0 0, v0000020153aad660_0;  1 drivers
v0000020153ab1600_0 .net "reg_out", 15 0, v0000020153aac620_0;  1 drivers
v0000020153ab1b00_0 .net "ret_addr", 7 0, L_0000020153afb760;  1 drivers
v0000020153ab16a0_0 .net "rf_en", 0 0, v0000020153aade80_0;  1 drivers
v0000020153ab23c0_0 .net "rom_data", 23 0, v0000020153aad700_0;  1 drivers
v0000020153ab0ac0_0 .var "rst", 0 0;
v0000020153ab1ba0_0 .net "rst_id", 0 0, v0000020153aad8e0_0;  1 drivers
v0000020153ab0a20_0 .net "rst_in", 0 0, v0000020153ab2460_0;  1 drivers
v0000020153ab1920_0 .net "stack_empty", 0 0, v0000020153aadde0_0;  1 drivers
v0000020153ab2000_0 .net "stack_full", 0 0, v0000020153aac760_0;  1 drivers
v0000020153ab1ce0_0 .net "stack_pop", 0 0, L_0000020153ab08e0;  1 drivers
v0000020153ab11a0_0 .net "stack_push", 0 0, L_0000020153ab0ca0;  1 drivers
E_0000020153a4d9a0 .event anyedge, v0000020153ab0a20_0, v0000020153aad8e0_0, v0000020153a4cbe0_0;
L_0000020153ab2500 .arith/sum 8, L_0000020153afb760, L_0000020153ab28a8;
L_0000020153ab25a0 .part v0000020153aad700_0, 0, 8;
L_0000020153ab0b60 .functor MUXZ 8, L_0000020153ab25a0, L_0000020153ab2500, L_0000020153ab08e0, C4<>;
L_0000020153ab0c00 .functor MUXZ 8, o0000020153a56558, L_0000020153ab0b60, v0000020153aadca0_0, C4<>;
L_0000020153ab2640 .part v0000020153aad700_0, 16, 8;
L_0000020153ab26e0 .concat [ 1 1 0 0], v0000020153aadde0_0, v0000020153aac760_0;
L_0000020153ab0ca0 .part v0000020153aac940_0, 1, 1;
L_0000020153ab08e0 .part v0000020153aac940_0, 0, 1;
L_0000020153ab0de0 .part v0000020153aad700_0, 0, 16;
L_0000020153ab0e80 .functor MUXZ 16, o0000020153a564c8, L_0000020153ab0de0, v0000020153aade80_0, C4<>;
L_0000020153ab0f20 .part v0000020153aad700_0, 0, 16;
S_0000020153a2bb00 .scope module, "Accumulator" "a" 4 70, 5 1 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020153a4dba0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000010000>;
v0000020153a4cb40_0 .net "ce", 0 0, v0000020153aad200_0;  alias, 1 drivers
v0000020153a4be20_0 .net "clk", 0 0, v0000020153ab1060_0;  alias, 1 drivers
v0000020153a4cbe0_0 .net "in", 15 0, v0000020153aacda0_0;  alias, 1 drivers
v0000020153a4c1e0_0 .var "out", 15 0;
v0000020153a4bf60_0 .var "zero", 0 0;
E_0000020153a4d360 .event negedge, v0000020153a4be20_0;
S_0000020153a20020 .scope module, "Alu" "alu" 4 62, 6 3 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 8 "op";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 16 "out";
P_0000020153a4cf60 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v0000020153a4c140_0 .net "in1", 15 0, v0000020153aad840_0;  alias, 1 drivers
v0000020153a4c000_0 .net "in2", 15 0, v0000020153aac620_0;  alias, 1 drivers
v0000020153a4c320_0 .net "op", 7 0, v0000020153aad340_0;  alias, 1 drivers
v0000020153aacda0_0 .var "out", 15 0;
v0000020153aacb20_0 .var "overflow", 0 0;
E_0000020153a4d5a0 .event anyedge, v0000020153a4c320_0, v0000020153a4c140_0, v0000020153a4c000_0, v0000020153a4cbe0_0;
S_0000020153a201b0 .scope module, "InstructionDecoder" "id" 4 48, 7 4 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 8 "op";
    .port_info 2 /INPUT 1 "acu_zero";
    .port_info 3 /OUTPUT 1 "ldi";
    .port_info 4 /OUTPUT 1 "rf_en";
    .port_info 5 /OUTPUT 1 "acu_en";
    .port_info 6 /OUTPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "jmp_en";
    .port_info 8 /OUTPUT 1 "r_or_w";
    .port_info 9 /INPUT 2 "stack_flags";
    .port_info 10 /OUTPUT 2 "stack_control";
v0000020153aad200_0 .var "acu_en", 0 0;
v0000020153aac260_0 .net "acu_zero", 0 0, v0000020153a4bf60_0;  alias, 1 drivers
v0000020153aad2a0_0 .net "instr", 7 0, L_0000020153ab2640;  1 drivers
v0000020153aadca0_0 .var "jmp_en", 0 0;
v0000020153aaca80_0 .var "ldi", 0 0;
v0000020153aad340_0 .var "op", 7 0;
v0000020153aad660_0 .var "r_or_w", 0 0;
v0000020153aade80_0 .var "rf_en", 0 0;
v0000020153aad8e0_0 .var "rst", 0 0;
v0000020153aac940_0 .var "stack_control", 1 0;
v0000020153aacbc0_0 .net "stack_flags", 1 0, L_0000020153ab26e0;  1 drivers
E_0000020153a4cfe0 .event anyedge, v0000020153aad2a0_0, v0000020153a4bf60_0, v0000020153aacbc0_0;
S_0000020153a236f0 .scope module, "Mux" "mux" 4 87, 8 1 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
P_0000020153a4d4e0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
v0000020153aac300_0 .net "in1", 15 0, v0000020153a4c1e0_0;  alias, 1 drivers
v0000020153aadf20_0 .net "in2", 15 0, L_0000020153ab0f20;  1 drivers
v0000020153aad840_0 .var "out", 15 0;
v0000020153aac080_0 .net "sel", 0 0, v0000020153aaca80_0;  alias, 1 drivers
E_0000020153a4daa0 .event anyedge, v0000020153aaca80_0, v0000020153a4c1e0_0, v0000020153aadf20_0;
S_0000020153a23880 .scope module, "ProgramCounter" "counter" 4 34, 9 3 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jmp_en";
    .port_info 3 /INPUT 8 "jmp_addr";
    .port_info 4 /OUTPUT 8 "pc";
v0000020153aacc60_0 .net "clk", 0 0, v0000020153ab1060_0;  alias, 1 drivers
v0000020153aac1c0_0 .net "jmp_addr", 7 0, L_0000020153ab0c00;  1 drivers
v0000020153aadd40_0 .net "jmp_en", 0 0, v0000020153aadca0_0;  alias, 1 drivers
v0000020153aad980_0 .var "pc", 7 0;
v0000020153aac120_0 .net "rst", 0 0, v0000020153ab0ac0_0;  1 drivers
S_0000020153a25ed0 .scope module, "Registers" "registers" 4 78, 10 1 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "r_or_w";
    .port_info 3 /INPUT 16 "reg_addr";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_00000201539aa3f0 .param/l "REG_NUM" 0 10 4, +C4<00000000000000000000000000010000>;
P_00000201539aa428 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0000020153aacd00_0 .net "clk", 0 0, v0000020153ab1060_0;  alias, 1 drivers
v0000020153aac3a0_0 .net "en", 0 0, v0000020153aade80_0;  alias, 1 drivers
v0000020153aace40_0 .net "in", 15 0, v0000020153a4c1e0_0;  alias, 1 drivers
v0000020153aad3e0 .array "mem", 0 15, 15 0;
v0000020153aac620_0 .var "out", 15 0;
v0000020153aac8a0_0 .net "r_or_w", 0 0, v0000020153aad660_0;  alias, 1 drivers
v0000020153aacee0_0 .net "reg_addr", 15 0, L_0000020153ab0e80;  1 drivers
E_0000020153a4d320/0 .event anyedge, v0000020153aade80_0, v0000020153aad660_0, v0000020153a4c1e0_0, v0000020153aacee0_0;
v0000020153aad3e0_0 .array/port v0000020153aad3e0, 0;
v0000020153aad3e0_1 .array/port v0000020153aad3e0, 1;
v0000020153aad3e0_2 .array/port v0000020153aad3e0, 2;
v0000020153aad3e0_3 .array/port v0000020153aad3e0, 3;
E_0000020153a4d320/1 .event anyedge, v0000020153aad3e0_0, v0000020153aad3e0_1, v0000020153aad3e0_2, v0000020153aad3e0_3;
v0000020153aad3e0_4 .array/port v0000020153aad3e0, 4;
v0000020153aad3e0_5 .array/port v0000020153aad3e0, 5;
v0000020153aad3e0_6 .array/port v0000020153aad3e0, 6;
v0000020153aad3e0_7 .array/port v0000020153aad3e0, 7;
E_0000020153a4d320/2 .event anyedge, v0000020153aad3e0_4, v0000020153aad3e0_5, v0000020153aad3e0_6, v0000020153aad3e0_7;
v0000020153aad3e0_8 .array/port v0000020153aad3e0, 8;
v0000020153aad3e0_9 .array/port v0000020153aad3e0, 9;
v0000020153aad3e0_10 .array/port v0000020153aad3e0, 10;
v0000020153aad3e0_11 .array/port v0000020153aad3e0, 11;
E_0000020153a4d320/3 .event anyedge, v0000020153aad3e0_8, v0000020153aad3e0_9, v0000020153aad3e0_10, v0000020153aad3e0_11;
v0000020153aad3e0_12 .array/port v0000020153aad3e0, 12;
v0000020153aad3e0_13 .array/port v0000020153aad3e0, 13;
v0000020153aad3e0_14 .array/port v0000020153aad3e0, 14;
v0000020153aad3e0_15 .array/port v0000020153aad3e0, 15;
E_0000020153a4d320/4 .event anyedge, v0000020153aad3e0_12, v0000020153aad3e0_13, v0000020153aad3e0_14, v0000020153aad3e0_15;
E_0000020153a4d320 .event/or E_0000020153a4d320/0, E_0000020153a4d320/1, E_0000020153a4d320/2, E_0000020153a4d320/3, E_0000020153a4d320/4;
S_0000020153a26060 .scope module, "Rom" "rom" 4 42, 11 4 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /OUTPUT 24 "data";
P_00000201539a9df0 .param/l "RAM_ADDR_BITS" 0 11 7, +C4<00000000000000000000000000001000>;
P_00000201539a9e28 .param/l "RAM_WORD_WIDTH" 0 11 6, +C4<00000000000000000000000000011000>;
v0000020153aac440_0 .net "addr", 7 0, v0000020153aad980_0;  alias, 1 drivers
v0000020153aad480_0 .net "clk", 0 0, v0000020153ab1060_0;  alias, 1 drivers
v0000020153aad700_0 .var "data", 23 0;
v0000020153aada20 .array "mem", 0 255, 23 0;
v0000020153aada20_0 .array/port v0000020153aada20, 0;
v0000020153aada20_1 .array/port v0000020153aada20, 1;
v0000020153aada20_2 .array/port v0000020153aada20, 2;
E_0000020153a4d8a0/0 .event anyedge, v0000020153aad980_0, v0000020153aada20_0, v0000020153aada20_1, v0000020153aada20_2;
v0000020153aada20_3 .array/port v0000020153aada20, 3;
v0000020153aada20_4 .array/port v0000020153aada20, 4;
v0000020153aada20_5 .array/port v0000020153aada20, 5;
v0000020153aada20_6 .array/port v0000020153aada20, 6;
E_0000020153a4d8a0/1 .event anyedge, v0000020153aada20_3, v0000020153aada20_4, v0000020153aada20_5, v0000020153aada20_6;
v0000020153aada20_7 .array/port v0000020153aada20, 7;
v0000020153aada20_8 .array/port v0000020153aada20, 8;
v0000020153aada20_9 .array/port v0000020153aada20, 9;
v0000020153aada20_10 .array/port v0000020153aada20, 10;
E_0000020153a4d8a0/2 .event anyedge, v0000020153aada20_7, v0000020153aada20_8, v0000020153aada20_9, v0000020153aada20_10;
v0000020153aada20_11 .array/port v0000020153aada20, 11;
v0000020153aada20_12 .array/port v0000020153aada20, 12;
v0000020153aada20_13 .array/port v0000020153aada20, 13;
v0000020153aada20_14 .array/port v0000020153aada20, 14;
E_0000020153a4d8a0/3 .event anyedge, v0000020153aada20_11, v0000020153aada20_12, v0000020153aada20_13, v0000020153aada20_14;
v0000020153aada20_15 .array/port v0000020153aada20, 15;
v0000020153aada20_16 .array/port v0000020153aada20, 16;
v0000020153aada20_17 .array/port v0000020153aada20, 17;
v0000020153aada20_18 .array/port v0000020153aada20, 18;
E_0000020153a4d8a0/4 .event anyedge, v0000020153aada20_15, v0000020153aada20_16, v0000020153aada20_17, v0000020153aada20_18;
v0000020153aada20_19 .array/port v0000020153aada20, 19;
v0000020153aada20_20 .array/port v0000020153aada20, 20;
v0000020153aada20_21 .array/port v0000020153aada20, 21;
v0000020153aada20_22 .array/port v0000020153aada20, 22;
E_0000020153a4d8a0/5 .event anyedge, v0000020153aada20_19, v0000020153aada20_20, v0000020153aada20_21, v0000020153aada20_22;
v0000020153aada20_23 .array/port v0000020153aada20, 23;
v0000020153aada20_24 .array/port v0000020153aada20, 24;
v0000020153aada20_25 .array/port v0000020153aada20, 25;
v0000020153aada20_26 .array/port v0000020153aada20, 26;
E_0000020153a4d8a0/6 .event anyedge, v0000020153aada20_23, v0000020153aada20_24, v0000020153aada20_25, v0000020153aada20_26;
v0000020153aada20_27 .array/port v0000020153aada20, 27;
v0000020153aada20_28 .array/port v0000020153aada20, 28;
v0000020153aada20_29 .array/port v0000020153aada20, 29;
v0000020153aada20_30 .array/port v0000020153aada20, 30;
E_0000020153a4d8a0/7 .event anyedge, v0000020153aada20_27, v0000020153aada20_28, v0000020153aada20_29, v0000020153aada20_30;
v0000020153aada20_31 .array/port v0000020153aada20, 31;
v0000020153aada20_32 .array/port v0000020153aada20, 32;
v0000020153aada20_33 .array/port v0000020153aada20, 33;
v0000020153aada20_34 .array/port v0000020153aada20, 34;
E_0000020153a4d8a0/8 .event anyedge, v0000020153aada20_31, v0000020153aada20_32, v0000020153aada20_33, v0000020153aada20_34;
v0000020153aada20_35 .array/port v0000020153aada20, 35;
v0000020153aada20_36 .array/port v0000020153aada20, 36;
v0000020153aada20_37 .array/port v0000020153aada20, 37;
v0000020153aada20_38 .array/port v0000020153aada20, 38;
E_0000020153a4d8a0/9 .event anyedge, v0000020153aada20_35, v0000020153aada20_36, v0000020153aada20_37, v0000020153aada20_38;
v0000020153aada20_39 .array/port v0000020153aada20, 39;
v0000020153aada20_40 .array/port v0000020153aada20, 40;
v0000020153aada20_41 .array/port v0000020153aada20, 41;
v0000020153aada20_42 .array/port v0000020153aada20, 42;
E_0000020153a4d8a0/10 .event anyedge, v0000020153aada20_39, v0000020153aada20_40, v0000020153aada20_41, v0000020153aada20_42;
v0000020153aada20_43 .array/port v0000020153aada20, 43;
v0000020153aada20_44 .array/port v0000020153aada20, 44;
v0000020153aada20_45 .array/port v0000020153aada20, 45;
v0000020153aada20_46 .array/port v0000020153aada20, 46;
E_0000020153a4d8a0/11 .event anyedge, v0000020153aada20_43, v0000020153aada20_44, v0000020153aada20_45, v0000020153aada20_46;
v0000020153aada20_47 .array/port v0000020153aada20, 47;
v0000020153aada20_48 .array/port v0000020153aada20, 48;
v0000020153aada20_49 .array/port v0000020153aada20, 49;
v0000020153aada20_50 .array/port v0000020153aada20, 50;
E_0000020153a4d8a0/12 .event anyedge, v0000020153aada20_47, v0000020153aada20_48, v0000020153aada20_49, v0000020153aada20_50;
v0000020153aada20_51 .array/port v0000020153aada20, 51;
v0000020153aada20_52 .array/port v0000020153aada20, 52;
v0000020153aada20_53 .array/port v0000020153aada20, 53;
v0000020153aada20_54 .array/port v0000020153aada20, 54;
E_0000020153a4d8a0/13 .event anyedge, v0000020153aada20_51, v0000020153aada20_52, v0000020153aada20_53, v0000020153aada20_54;
v0000020153aada20_55 .array/port v0000020153aada20, 55;
v0000020153aada20_56 .array/port v0000020153aada20, 56;
v0000020153aada20_57 .array/port v0000020153aada20, 57;
v0000020153aada20_58 .array/port v0000020153aada20, 58;
E_0000020153a4d8a0/14 .event anyedge, v0000020153aada20_55, v0000020153aada20_56, v0000020153aada20_57, v0000020153aada20_58;
v0000020153aada20_59 .array/port v0000020153aada20, 59;
v0000020153aada20_60 .array/port v0000020153aada20, 60;
v0000020153aada20_61 .array/port v0000020153aada20, 61;
v0000020153aada20_62 .array/port v0000020153aada20, 62;
E_0000020153a4d8a0/15 .event anyedge, v0000020153aada20_59, v0000020153aada20_60, v0000020153aada20_61, v0000020153aada20_62;
v0000020153aada20_63 .array/port v0000020153aada20, 63;
v0000020153aada20_64 .array/port v0000020153aada20, 64;
v0000020153aada20_65 .array/port v0000020153aada20, 65;
v0000020153aada20_66 .array/port v0000020153aada20, 66;
E_0000020153a4d8a0/16 .event anyedge, v0000020153aada20_63, v0000020153aada20_64, v0000020153aada20_65, v0000020153aada20_66;
v0000020153aada20_67 .array/port v0000020153aada20, 67;
v0000020153aada20_68 .array/port v0000020153aada20, 68;
v0000020153aada20_69 .array/port v0000020153aada20, 69;
v0000020153aada20_70 .array/port v0000020153aada20, 70;
E_0000020153a4d8a0/17 .event anyedge, v0000020153aada20_67, v0000020153aada20_68, v0000020153aada20_69, v0000020153aada20_70;
v0000020153aada20_71 .array/port v0000020153aada20, 71;
v0000020153aada20_72 .array/port v0000020153aada20, 72;
v0000020153aada20_73 .array/port v0000020153aada20, 73;
v0000020153aada20_74 .array/port v0000020153aada20, 74;
E_0000020153a4d8a0/18 .event anyedge, v0000020153aada20_71, v0000020153aada20_72, v0000020153aada20_73, v0000020153aada20_74;
v0000020153aada20_75 .array/port v0000020153aada20, 75;
v0000020153aada20_76 .array/port v0000020153aada20, 76;
v0000020153aada20_77 .array/port v0000020153aada20, 77;
v0000020153aada20_78 .array/port v0000020153aada20, 78;
E_0000020153a4d8a0/19 .event anyedge, v0000020153aada20_75, v0000020153aada20_76, v0000020153aada20_77, v0000020153aada20_78;
v0000020153aada20_79 .array/port v0000020153aada20, 79;
v0000020153aada20_80 .array/port v0000020153aada20, 80;
v0000020153aada20_81 .array/port v0000020153aada20, 81;
v0000020153aada20_82 .array/port v0000020153aada20, 82;
E_0000020153a4d8a0/20 .event anyedge, v0000020153aada20_79, v0000020153aada20_80, v0000020153aada20_81, v0000020153aada20_82;
v0000020153aada20_83 .array/port v0000020153aada20, 83;
v0000020153aada20_84 .array/port v0000020153aada20, 84;
v0000020153aada20_85 .array/port v0000020153aada20, 85;
v0000020153aada20_86 .array/port v0000020153aada20, 86;
E_0000020153a4d8a0/21 .event anyedge, v0000020153aada20_83, v0000020153aada20_84, v0000020153aada20_85, v0000020153aada20_86;
v0000020153aada20_87 .array/port v0000020153aada20, 87;
v0000020153aada20_88 .array/port v0000020153aada20, 88;
v0000020153aada20_89 .array/port v0000020153aada20, 89;
v0000020153aada20_90 .array/port v0000020153aada20, 90;
E_0000020153a4d8a0/22 .event anyedge, v0000020153aada20_87, v0000020153aada20_88, v0000020153aada20_89, v0000020153aada20_90;
v0000020153aada20_91 .array/port v0000020153aada20, 91;
v0000020153aada20_92 .array/port v0000020153aada20, 92;
v0000020153aada20_93 .array/port v0000020153aada20, 93;
v0000020153aada20_94 .array/port v0000020153aada20, 94;
E_0000020153a4d8a0/23 .event anyedge, v0000020153aada20_91, v0000020153aada20_92, v0000020153aada20_93, v0000020153aada20_94;
v0000020153aada20_95 .array/port v0000020153aada20, 95;
v0000020153aada20_96 .array/port v0000020153aada20, 96;
v0000020153aada20_97 .array/port v0000020153aada20, 97;
v0000020153aada20_98 .array/port v0000020153aada20, 98;
E_0000020153a4d8a0/24 .event anyedge, v0000020153aada20_95, v0000020153aada20_96, v0000020153aada20_97, v0000020153aada20_98;
v0000020153aada20_99 .array/port v0000020153aada20, 99;
v0000020153aada20_100 .array/port v0000020153aada20, 100;
v0000020153aada20_101 .array/port v0000020153aada20, 101;
v0000020153aada20_102 .array/port v0000020153aada20, 102;
E_0000020153a4d8a0/25 .event anyedge, v0000020153aada20_99, v0000020153aada20_100, v0000020153aada20_101, v0000020153aada20_102;
v0000020153aada20_103 .array/port v0000020153aada20, 103;
v0000020153aada20_104 .array/port v0000020153aada20, 104;
v0000020153aada20_105 .array/port v0000020153aada20, 105;
v0000020153aada20_106 .array/port v0000020153aada20, 106;
E_0000020153a4d8a0/26 .event anyedge, v0000020153aada20_103, v0000020153aada20_104, v0000020153aada20_105, v0000020153aada20_106;
v0000020153aada20_107 .array/port v0000020153aada20, 107;
v0000020153aada20_108 .array/port v0000020153aada20, 108;
v0000020153aada20_109 .array/port v0000020153aada20, 109;
v0000020153aada20_110 .array/port v0000020153aada20, 110;
E_0000020153a4d8a0/27 .event anyedge, v0000020153aada20_107, v0000020153aada20_108, v0000020153aada20_109, v0000020153aada20_110;
v0000020153aada20_111 .array/port v0000020153aada20, 111;
v0000020153aada20_112 .array/port v0000020153aada20, 112;
v0000020153aada20_113 .array/port v0000020153aada20, 113;
v0000020153aada20_114 .array/port v0000020153aada20, 114;
E_0000020153a4d8a0/28 .event anyedge, v0000020153aada20_111, v0000020153aada20_112, v0000020153aada20_113, v0000020153aada20_114;
v0000020153aada20_115 .array/port v0000020153aada20, 115;
v0000020153aada20_116 .array/port v0000020153aada20, 116;
v0000020153aada20_117 .array/port v0000020153aada20, 117;
v0000020153aada20_118 .array/port v0000020153aada20, 118;
E_0000020153a4d8a0/29 .event anyedge, v0000020153aada20_115, v0000020153aada20_116, v0000020153aada20_117, v0000020153aada20_118;
v0000020153aada20_119 .array/port v0000020153aada20, 119;
v0000020153aada20_120 .array/port v0000020153aada20, 120;
v0000020153aada20_121 .array/port v0000020153aada20, 121;
v0000020153aada20_122 .array/port v0000020153aada20, 122;
E_0000020153a4d8a0/30 .event anyedge, v0000020153aada20_119, v0000020153aada20_120, v0000020153aada20_121, v0000020153aada20_122;
v0000020153aada20_123 .array/port v0000020153aada20, 123;
v0000020153aada20_124 .array/port v0000020153aada20, 124;
v0000020153aada20_125 .array/port v0000020153aada20, 125;
v0000020153aada20_126 .array/port v0000020153aada20, 126;
E_0000020153a4d8a0/31 .event anyedge, v0000020153aada20_123, v0000020153aada20_124, v0000020153aada20_125, v0000020153aada20_126;
v0000020153aada20_127 .array/port v0000020153aada20, 127;
v0000020153aada20_128 .array/port v0000020153aada20, 128;
v0000020153aada20_129 .array/port v0000020153aada20, 129;
v0000020153aada20_130 .array/port v0000020153aada20, 130;
E_0000020153a4d8a0/32 .event anyedge, v0000020153aada20_127, v0000020153aada20_128, v0000020153aada20_129, v0000020153aada20_130;
v0000020153aada20_131 .array/port v0000020153aada20, 131;
v0000020153aada20_132 .array/port v0000020153aada20, 132;
v0000020153aada20_133 .array/port v0000020153aada20, 133;
v0000020153aada20_134 .array/port v0000020153aada20, 134;
E_0000020153a4d8a0/33 .event anyedge, v0000020153aada20_131, v0000020153aada20_132, v0000020153aada20_133, v0000020153aada20_134;
v0000020153aada20_135 .array/port v0000020153aada20, 135;
v0000020153aada20_136 .array/port v0000020153aada20, 136;
v0000020153aada20_137 .array/port v0000020153aada20, 137;
v0000020153aada20_138 .array/port v0000020153aada20, 138;
E_0000020153a4d8a0/34 .event anyedge, v0000020153aada20_135, v0000020153aada20_136, v0000020153aada20_137, v0000020153aada20_138;
v0000020153aada20_139 .array/port v0000020153aada20, 139;
v0000020153aada20_140 .array/port v0000020153aada20, 140;
v0000020153aada20_141 .array/port v0000020153aada20, 141;
v0000020153aada20_142 .array/port v0000020153aada20, 142;
E_0000020153a4d8a0/35 .event anyedge, v0000020153aada20_139, v0000020153aada20_140, v0000020153aada20_141, v0000020153aada20_142;
v0000020153aada20_143 .array/port v0000020153aada20, 143;
v0000020153aada20_144 .array/port v0000020153aada20, 144;
v0000020153aada20_145 .array/port v0000020153aada20, 145;
v0000020153aada20_146 .array/port v0000020153aada20, 146;
E_0000020153a4d8a0/36 .event anyedge, v0000020153aada20_143, v0000020153aada20_144, v0000020153aada20_145, v0000020153aada20_146;
v0000020153aada20_147 .array/port v0000020153aada20, 147;
v0000020153aada20_148 .array/port v0000020153aada20, 148;
v0000020153aada20_149 .array/port v0000020153aada20, 149;
v0000020153aada20_150 .array/port v0000020153aada20, 150;
E_0000020153a4d8a0/37 .event anyedge, v0000020153aada20_147, v0000020153aada20_148, v0000020153aada20_149, v0000020153aada20_150;
v0000020153aada20_151 .array/port v0000020153aada20, 151;
v0000020153aada20_152 .array/port v0000020153aada20, 152;
v0000020153aada20_153 .array/port v0000020153aada20, 153;
v0000020153aada20_154 .array/port v0000020153aada20, 154;
E_0000020153a4d8a0/38 .event anyedge, v0000020153aada20_151, v0000020153aada20_152, v0000020153aada20_153, v0000020153aada20_154;
v0000020153aada20_155 .array/port v0000020153aada20, 155;
v0000020153aada20_156 .array/port v0000020153aada20, 156;
v0000020153aada20_157 .array/port v0000020153aada20, 157;
v0000020153aada20_158 .array/port v0000020153aada20, 158;
E_0000020153a4d8a0/39 .event anyedge, v0000020153aada20_155, v0000020153aada20_156, v0000020153aada20_157, v0000020153aada20_158;
v0000020153aada20_159 .array/port v0000020153aada20, 159;
v0000020153aada20_160 .array/port v0000020153aada20, 160;
v0000020153aada20_161 .array/port v0000020153aada20, 161;
v0000020153aada20_162 .array/port v0000020153aada20, 162;
E_0000020153a4d8a0/40 .event anyedge, v0000020153aada20_159, v0000020153aada20_160, v0000020153aada20_161, v0000020153aada20_162;
v0000020153aada20_163 .array/port v0000020153aada20, 163;
v0000020153aada20_164 .array/port v0000020153aada20, 164;
v0000020153aada20_165 .array/port v0000020153aada20, 165;
v0000020153aada20_166 .array/port v0000020153aada20, 166;
E_0000020153a4d8a0/41 .event anyedge, v0000020153aada20_163, v0000020153aada20_164, v0000020153aada20_165, v0000020153aada20_166;
v0000020153aada20_167 .array/port v0000020153aada20, 167;
v0000020153aada20_168 .array/port v0000020153aada20, 168;
v0000020153aada20_169 .array/port v0000020153aada20, 169;
v0000020153aada20_170 .array/port v0000020153aada20, 170;
E_0000020153a4d8a0/42 .event anyedge, v0000020153aada20_167, v0000020153aada20_168, v0000020153aada20_169, v0000020153aada20_170;
v0000020153aada20_171 .array/port v0000020153aada20, 171;
v0000020153aada20_172 .array/port v0000020153aada20, 172;
v0000020153aada20_173 .array/port v0000020153aada20, 173;
v0000020153aada20_174 .array/port v0000020153aada20, 174;
E_0000020153a4d8a0/43 .event anyedge, v0000020153aada20_171, v0000020153aada20_172, v0000020153aada20_173, v0000020153aada20_174;
v0000020153aada20_175 .array/port v0000020153aada20, 175;
v0000020153aada20_176 .array/port v0000020153aada20, 176;
v0000020153aada20_177 .array/port v0000020153aada20, 177;
v0000020153aada20_178 .array/port v0000020153aada20, 178;
E_0000020153a4d8a0/44 .event anyedge, v0000020153aada20_175, v0000020153aada20_176, v0000020153aada20_177, v0000020153aada20_178;
v0000020153aada20_179 .array/port v0000020153aada20, 179;
v0000020153aada20_180 .array/port v0000020153aada20, 180;
v0000020153aada20_181 .array/port v0000020153aada20, 181;
v0000020153aada20_182 .array/port v0000020153aada20, 182;
E_0000020153a4d8a0/45 .event anyedge, v0000020153aada20_179, v0000020153aada20_180, v0000020153aada20_181, v0000020153aada20_182;
v0000020153aada20_183 .array/port v0000020153aada20, 183;
v0000020153aada20_184 .array/port v0000020153aada20, 184;
v0000020153aada20_185 .array/port v0000020153aada20, 185;
v0000020153aada20_186 .array/port v0000020153aada20, 186;
E_0000020153a4d8a0/46 .event anyedge, v0000020153aada20_183, v0000020153aada20_184, v0000020153aada20_185, v0000020153aada20_186;
v0000020153aada20_187 .array/port v0000020153aada20, 187;
v0000020153aada20_188 .array/port v0000020153aada20, 188;
v0000020153aada20_189 .array/port v0000020153aada20, 189;
v0000020153aada20_190 .array/port v0000020153aada20, 190;
E_0000020153a4d8a0/47 .event anyedge, v0000020153aada20_187, v0000020153aada20_188, v0000020153aada20_189, v0000020153aada20_190;
v0000020153aada20_191 .array/port v0000020153aada20, 191;
v0000020153aada20_192 .array/port v0000020153aada20, 192;
v0000020153aada20_193 .array/port v0000020153aada20, 193;
v0000020153aada20_194 .array/port v0000020153aada20, 194;
E_0000020153a4d8a0/48 .event anyedge, v0000020153aada20_191, v0000020153aada20_192, v0000020153aada20_193, v0000020153aada20_194;
v0000020153aada20_195 .array/port v0000020153aada20, 195;
v0000020153aada20_196 .array/port v0000020153aada20, 196;
v0000020153aada20_197 .array/port v0000020153aada20, 197;
v0000020153aada20_198 .array/port v0000020153aada20, 198;
E_0000020153a4d8a0/49 .event anyedge, v0000020153aada20_195, v0000020153aada20_196, v0000020153aada20_197, v0000020153aada20_198;
v0000020153aada20_199 .array/port v0000020153aada20, 199;
v0000020153aada20_200 .array/port v0000020153aada20, 200;
v0000020153aada20_201 .array/port v0000020153aada20, 201;
v0000020153aada20_202 .array/port v0000020153aada20, 202;
E_0000020153a4d8a0/50 .event anyedge, v0000020153aada20_199, v0000020153aada20_200, v0000020153aada20_201, v0000020153aada20_202;
v0000020153aada20_203 .array/port v0000020153aada20, 203;
v0000020153aada20_204 .array/port v0000020153aada20, 204;
v0000020153aada20_205 .array/port v0000020153aada20, 205;
v0000020153aada20_206 .array/port v0000020153aada20, 206;
E_0000020153a4d8a0/51 .event anyedge, v0000020153aada20_203, v0000020153aada20_204, v0000020153aada20_205, v0000020153aada20_206;
v0000020153aada20_207 .array/port v0000020153aada20, 207;
v0000020153aada20_208 .array/port v0000020153aada20, 208;
v0000020153aada20_209 .array/port v0000020153aada20, 209;
v0000020153aada20_210 .array/port v0000020153aada20, 210;
E_0000020153a4d8a0/52 .event anyedge, v0000020153aada20_207, v0000020153aada20_208, v0000020153aada20_209, v0000020153aada20_210;
v0000020153aada20_211 .array/port v0000020153aada20, 211;
v0000020153aada20_212 .array/port v0000020153aada20, 212;
v0000020153aada20_213 .array/port v0000020153aada20, 213;
v0000020153aada20_214 .array/port v0000020153aada20, 214;
E_0000020153a4d8a0/53 .event anyedge, v0000020153aada20_211, v0000020153aada20_212, v0000020153aada20_213, v0000020153aada20_214;
v0000020153aada20_215 .array/port v0000020153aada20, 215;
v0000020153aada20_216 .array/port v0000020153aada20, 216;
v0000020153aada20_217 .array/port v0000020153aada20, 217;
v0000020153aada20_218 .array/port v0000020153aada20, 218;
E_0000020153a4d8a0/54 .event anyedge, v0000020153aada20_215, v0000020153aada20_216, v0000020153aada20_217, v0000020153aada20_218;
v0000020153aada20_219 .array/port v0000020153aada20, 219;
v0000020153aada20_220 .array/port v0000020153aada20, 220;
v0000020153aada20_221 .array/port v0000020153aada20, 221;
v0000020153aada20_222 .array/port v0000020153aada20, 222;
E_0000020153a4d8a0/55 .event anyedge, v0000020153aada20_219, v0000020153aada20_220, v0000020153aada20_221, v0000020153aada20_222;
v0000020153aada20_223 .array/port v0000020153aada20, 223;
v0000020153aada20_224 .array/port v0000020153aada20, 224;
v0000020153aada20_225 .array/port v0000020153aada20, 225;
v0000020153aada20_226 .array/port v0000020153aada20, 226;
E_0000020153a4d8a0/56 .event anyedge, v0000020153aada20_223, v0000020153aada20_224, v0000020153aada20_225, v0000020153aada20_226;
v0000020153aada20_227 .array/port v0000020153aada20, 227;
v0000020153aada20_228 .array/port v0000020153aada20, 228;
v0000020153aada20_229 .array/port v0000020153aada20, 229;
v0000020153aada20_230 .array/port v0000020153aada20, 230;
E_0000020153a4d8a0/57 .event anyedge, v0000020153aada20_227, v0000020153aada20_228, v0000020153aada20_229, v0000020153aada20_230;
v0000020153aada20_231 .array/port v0000020153aada20, 231;
v0000020153aada20_232 .array/port v0000020153aada20, 232;
v0000020153aada20_233 .array/port v0000020153aada20, 233;
v0000020153aada20_234 .array/port v0000020153aada20, 234;
E_0000020153a4d8a0/58 .event anyedge, v0000020153aada20_231, v0000020153aada20_232, v0000020153aada20_233, v0000020153aada20_234;
v0000020153aada20_235 .array/port v0000020153aada20, 235;
v0000020153aada20_236 .array/port v0000020153aada20, 236;
v0000020153aada20_237 .array/port v0000020153aada20, 237;
v0000020153aada20_238 .array/port v0000020153aada20, 238;
E_0000020153a4d8a0/59 .event anyedge, v0000020153aada20_235, v0000020153aada20_236, v0000020153aada20_237, v0000020153aada20_238;
v0000020153aada20_239 .array/port v0000020153aada20, 239;
v0000020153aada20_240 .array/port v0000020153aada20, 240;
v0000020153aada20_241 .array/port v0000020153aada20, 241;
v0000020153aada20_242 .array/port v0000020153aada20, 242;
E_0000020153a4d8a0/60 .event anyedge, v0000020153aada20_239, v0000020153aada20_240, v0000020153aada20_241, v0000020153aada20_242;
v0000020153aada20_243 .array/port v0000020153aada20, 243;
v0000020153aada20_244 .array/port v0000020153aada20, 244;
v0000020153aada20_245 .array/port v0000020153aada20, 245;
v0000020153aada20_246 .array/port v0000020153aada20, 246;
E_0000020153a4d8a0/61 .event anyedge, v0000020153aada20_243, v0000020153aada20_244, v0000020153aada20_245, v0000020153aada20_246;
v0000020153aada20_247 .array/port v0000020153aada20, 247;
v0000020153aada20_248 .array/port v0000020153aada20, 248;
v0000020153aada20_249 .array/port v0000020153aada20, 249;
v0000020153aada20_250 .array/port v0000020153aada20, 250;
E_0000020153a4d8a0/62 .event anyedge, v0000020153aada20_247, v0000020153aada20_248, v0000020153aada20_249, v0000020153aada20_250;
v0000020153aada20_251 .array/port v0000020153aada20, 251;
v0000020153aada20_252 .array/port v0000020153aada20, 252;
v0000020153aada20_253 .array/port v0000020153aada20, 253;
v0000020153aada20_254 .array/port v0000020153aada20, 254;
E_0000020153a4d8a0/63 .event anyedge, v0000020153aada20_251, v0000020153aada20_252, v0000020153aada20_253, v0000020153aada20_254;
v0000020153aada20_255 .array/port v0000020153aada20, 255;
E_0000020153a4d8a0/64 .event anyedge, v0000020153aada20_255;
E_0000020153a4d8a0 .event/or E_0000020153a4d8a0/0, E_0000020153a4d8a0/1, E_0000020153a4d8a0/2, E_0000020153a4d8a0/3, E_0000020153a4d8a0/4, E_0000020153a4d8a0/5, E_0000020153a4d8a0/6, E_0000020153a4d8a0/7, E_0000020153a4d8a0/8, E_0000020153a4d8a0/9, E_0000020153a4d8a0/10, E_0000020153a4d8a0/11, E_0000020153a4d8a0/12, E_0000020153a4d8a0/13, E_0000020153a4d8a0/14, E_0000020153a4d8a0/15, E_0000020153a4d8a0/16, E_0000020153a4d8a0/17, E_0000020153a4d8a0/18, E_0000020153a4d8a0/19, E_0000020153a4d8a0/20, E_0000020153a4d8a0/21, E_0000020153a4d8a0/22, E_0000020153a4d8a0/23, E_0000020153a4d8a0/24, E_0000020153a4d8a0/25, E_0000020153a4d8a0/26, E_0000020153a4d8a0/27, E_0000020153a4d8a0/28, E_0000020153a4d8a0/29, E_0000020153a4d8a0/30, E_0000020153a4d8a0/31, E_0000020153a4d8a0/32, E_0000020153a4d8a0/33, E_0000020153a4d8a0/34, E_0000020153a4d8a0/35, E_0000020153a4d8a0/36, E_0000020153a4d8a0/37, E_0000020153a4d8a0/38, E_0000020153a4d8a0/39, E_0000020153a4d8a0/40, E_0000020153a4d8a0/41, E_0000020153a4d8a0/42, E_0000020153a4d8a0/43, E_0000020153a4d8a0/44, E_0000020153a4d8a0/45, E_0000020153a4d8a0/46, E_0000020153a4d8a0/47, E_0000020153a4d8a0/48, E_0000020153a4d8a0/49, E_0000020153a4d8a0/50, E_0000020153a4d8a0/51, E_0000020153a4d8a0/52, E_0000020153a4d8a0/53, E_0000020153a4d8a0/54, E_0000020153a4d8a0/55, E_0000020153a4d8a0/56, E_0000020153a4d8a0/57, E_0000020153a4d8a0/58, E_0000020153a4d8a0/59, E_0000020153a4d8a0/60, E_0000020153a4d8a0/61, E_0000020153a4d8a0/62, E_0000020153a4d8a0/63, E_0000020153a4d8a0/64;
S_0000020153a29460 .scope module, "Stack" "stack" 4 94, 12 1 0, S_0000020153a2b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000201539a98f0 .param/l "DEPTH" 0 12 4, +C4<00000000000000000000000000001000>;
P_00000201539a9928 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000001000>;
L_0000020153ab28f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020153aac9e0_0 .net/2u *"_ivl_0", 2 0, L_0000020153ab28f0;  1 drivers
L_0000020153ab2980 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020153aad0c0_0 .net/2u *"_ivl_10", 31 0, L_0000020153ab2980;  1 drivers
v0000020153aacf80_0 .net *"_ivl_12", 31 0, L_0000020153afb1c0;  1 drivers
v0000020153aad020_0 .net *"_ivl_14", 15 0, L_0000020153afb3a0;  1 drivers
L_0000020153ab29c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020153aadac0_0 .net *"_ivl_17", 7 0, L_0000020153ab29c8;  1 drivers
o0000020153a56078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020153aad520_0 name=_ivl_18
v0000020153aad160_0 .net *"_ivl_2", 0 0, L_0000020153ab0fc0;  1 drivers
v0000020153aad5c0_0 .net *"_ivl_20", 15 0, L_0000020153afa9a0;  1 drivers
v0000020153aad7a0_0 .net *"_ivl_4", 7 0, L_0000020153afb580;  1 drivers
v0000020153aadb60_0 .net *"_ivl_6", 31 0, L_0000020153afaae0;  1 drivers
L_0000020153ab2938 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020153aac4e0_0 .net *"_ivl_9", 28 0, L_0000020153ab2938;  1 drivers
v0000020153aac580_0 .net "clk", 0 0, v0000020153ab1060_0;  alias, 1 drivers
v0000020153aac6c0_0 .net "data_in", 7 0, v0000020153aad980_0;  alias, 1 drivers
v0000020153aadc00_0 .net "data_out", 7 0, L_0000020153afb760;  alias, 1 drivers
v0000020153aadde0_0 .var "empty", 0 0;
v0000020153aac760_0 .var "full", 0 0;
v0000020153aac800 .array "mem", 7 0, 7 0;
v0000020153ab14c0_0 .net "pop", 0 0, L_0000020153ab08e0;  alias, 1 drivers
v0000020153ab21e0_0 .net "push", 0 0, L_0000020153ab0ca0;  alias, 1 drivers
v0000020153ab1ec0_0 .net "rst", 0 0, v0000020153ab0ac0_0;  alias, 1 drivers
v0000020153ab1240_0 .var "top", 2 0;
E_0000020153a4d8e0/0 .event negedge, v0000020153a4be20_0;
E_0000020153a4d8e0/1 .event posedge, v0000020153aac120_0;
E_0000020153a4d8e0 .event/or E_0000020153a4d8e0/0, E_0000020153a4d8e0/1;
L_0000020153ab0fc0 .cmp/gt 3, v0000020153ab1240_0, L_0000020153ab28f0;
L_0000020153afb580 .array/port v0000020153aac800, L_0000020153afb1c0;
L_0000020153afaae0 .concat [ 3 29 0 0], v0000020153ab1240_0, L_0000020153ab2938;
L_0000020153afb1c0 .arith/sub 32, L_0000020153afaae0, L_0000020153ab2980;
L_0000020153afb3a0 .concat [ 8 8 0 0], L_0000020153afb580, L_0000020153ab29c8;
L_0000020153afa9a0 .functor MUXZ 16, o0000020153a56078, L_0000020153afb3a0, L_0000020153ab0fc0, C4<>;
L_0000020153afb760 .part L_0000020153afa9a0, 0, 8;
    .scope S_0000020153a45300;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020153a4caa0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000020153a45300;
T_1 ;
    %wait E_0000020153a4d3a0;
    %load/vec4 v0000020153a4c640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020153a4ca00_0;
    %assign/vec4 v0000020153a4caa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0000020153a4caa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020153a23880;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020153aad980_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0000020153a23880;
T_3 ;
    %wait E_0000020153a4d360;
    %load/vec4 v0000020153aac120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020153aad980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020153aadd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000020153aac1c0_0;
    %assign/vec4 v0000020153aad980_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000020153aad980_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000020153aad980_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020153a26060;
T_4 ;
    %pushi/vec4 1114112, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 786452, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 917506, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 1179648, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 1048581, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 983041, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 1048579, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 327681, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 983042, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %pushi/vec4 851968, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020153aada20, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000020153a26060;
T_5 ;
    %wait E_0000020153a4d8a0;
    %load/vec4 v0000020153aac440_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020153aada20, 4;
    %assign/vec4 v0000020153aad700_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020153a201b0;
T_6 ;
    %pushi/vec4 8, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000020153aac940_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020153aadca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020153aad200_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020153aade80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020153aad660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020153aaca80_0, 0, 1;
    %store/vec4 v0000020153aad8e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000020153a201b0;
T_7 ;
    %wait E_0000020153a4cfe0;
    %load/vec4 v0000020153aad2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 17, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.0 ;
    %pushi/vec4 2048, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.1 ;
    %pushi/vec4 6145, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.2 ;
    %pushi/vec4 6146, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.3 ;
    %pushi/vec4 6147, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.4 ;
    %pushi/vec4 6148, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.5 ;
    %pushi/vec4 6149, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.6 ;
    %pushi/vec4 2054, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.7 ;
    %pushi/vec4 2055, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.8 ;
    %pushi/vec4 2056, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.9 ;
    %pushi/vec4 2057, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.10 ;
    %pushi/vec4 1034, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.11 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0000020153aac260_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %concati/vec4 11, 0, 8;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.12 ;
    %pushi/vec4 1, 0, 6;
    %load/vec4 v0000020153aacbc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 12, 0, 8;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.13 ;
    %pushi/vec4 1, 0, 6;
    %load/vec4 v0000020153aacbc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 13, 0, 8;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.14 ;
    %pushi/vec4 6158, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 12303, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 18448, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 17, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 32786, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000020153aad340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000020153aac940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aadca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aade80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aad660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020153aaca80_0, 0;
    %assign/vec4 v0000020153aad8e0_0, 0;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020153a20020;
T_8 ;
    %wait E_0000020153a4d5a0;
    %load/vec4 v0000020153a4c320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.0 ;
    %load/vec4 v0000020153a4c140_0;
    %nor/r;
    %pad/u 16;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.1 ;
    %load/vec4 v0000020153a4c140_0;
    %load/vec4 v0000020153a4c000_0;
    %xor;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.2 ;
    %load/vec4 v0000020153a4c140_0;
    %load/vec4 v0000020153a4c000_0;
    %or;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.3 ;
    %load/vec4 v0000020153a4c140_0;
    %load/vec4 v0000020153a4c000_0;
    %and;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.4 ;
    %load/vec4 v0000020153a4c140_0;
    %load/vec4 v0000020153a4c000_0;
    %sub;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.5 ;
    %load/vec4 v0000020153a4c140_0;
    %load/vec4 v0000020153a4c000_0;
    %add;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.6 ;
    %load/vec4 v0000020153a4c140_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000020153a4c140_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.7 ;
    %load/vec4 v0000020153a4c140_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000020153a4c140_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.8 ;
    %load/vec4 v0000020153a4c140_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.9 ;
    %load/vec4 v0000020153a4c140_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.10 ;
    %load/vec4 v0000020153aacda0_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.11 ;
    %load/vec4 v0000020153aacda0_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.12 ;
    %load/vec4 v0000020153aacda0_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.13 ;
    %load/vec4 v0000020153aacda0_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.14 ;
    %load/vec4 v0000020153a4c000_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.15 ;
    %load/vec4 v0000020153aacda0_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.16 ;
    %load/vec4 v0000020153a4c140_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.17 ;
    %load/vec4 v0000020153aacda0_0;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020153aacda0_0, 0;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020153a2bb00;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020153a4c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020153a4bf60_0, 0;
    %end;
    .thread T_9;
    .scope S_0000020153a2bb00;
T_10 ;
    %wait E_0000020153a4d360;
    %load/vec4 v0000020153a4cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000020153a4cbe0_0;
    %assign/vec4 v0000020153a4c1e0_0, 0;
    %load/vec4 v0000020153a4cbe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %pad/s 1;
    %assign/vec4 v0000020153a4bf60_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020153a25ed0;
T_11 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0000020153aac620_0, 0;
    %end;
    .thread T_11;
    .scope S_0000020153a25ed0;
T_12 ;
    %wait E_0000020153a4d320;
    %load/vec4 v0000020153aac3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000020153aac8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020153aace40_0;
    %ix/getv 3, v0000020153aacee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020153aad3e0, 0, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0000020153aac620_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %ix/getv 4, v0000020153aacee0_0;
    %load/vec4a v0000020153aad3e0, 4;
    %assign/vec4 v0000020153aac620_0, 0;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0000020153aac620_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000020153a236f0;
T_13 ;
    %wait E_0000020153a4daa0;
    %load/vec4 v0000020153aac080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0000020153aac300_0;
    %assign/vec4 v0000020153aad840_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0000020153aadf20_0;
    %assign/vec4 v0000020153aad840_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020153a29460;
T_14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020153ab1240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020153aac760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020153aadde0_0, 0;
    %end;
    .thread T_14;
    .scope S_0000020153a29460;
T_15 ;
    %wait E_0000020153a4d8e0;
    %load/vec4 v0000020153ab1ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020153ab1240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020153aac760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020153aadde0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020153ab21e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0000020153aac760_0;
    %inv;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000020153aac6c0_0;
    %load/vec4 v0000020153ab1240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020153aac800, 0, 4;
    %load/vec4 v0000020153ab1240_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000020153ab1240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020153aadde0_0, 0;
    %load/vec4 v0000020153ab1240_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_15.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020153aac760_0, 0;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000020153ab14c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0000020153aadde0_0;
    %inv;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %load/vec4 v0000020153ab1240_0;
    %subi 1, 0, 3;
    %store/vec4 v0000020153ab1240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020153aac760_0, 0;
    %load/vec4 v0000020153ab1240_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020153aadde0_0, 0;
T_15.10 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020153a2b970;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020153ab0ac0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000020153a2b970;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020153ab1c40_0, 0;
    %end;
    .thread T_17;
    .scope S_0000020153a2b970;
T_18 ;
    %wait E_0000020153a4d9a0;
    %load/vec4 v0000020153ab0a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_18.0, 8;
    %load/vec4 v0000020153ab1ba0_0;
    %or;
T_18.0;
    %assign/vec4 v0000020153ab0ac0_0, 0;
    %load/vec4 v0000020153ab2780_0;
    %assign/vec4 v0000020153ab1c40_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000020153a51dd0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020153ab1060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020153ab2460_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0000020153a51dd0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020153ab20a0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000020153ab20a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_20.1, 5;
    %delay 1000, 0;
    %load/vec4 v0000020153ab1060_0;
    %inv;
    %store/vec4 v0000020153ab1060_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020153ab20a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000020153ab20a0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 3 32 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000020153a51dd0;
T_21 ;
    %vpi_call 3 36 "$dumpfile", "tests/up_tb.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020153a51dd0 {0 0 0};
    %vpi_call 3 38 "$dumpon" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./src/memory/rf.v";
    "./tests/up_tb.v";
    "./up.v";
    "./src/basic/a.v";
    "./src/basic/alu.v";
    "./src/control/id.v";
    "./src/utils/mux.v";
    "./src/control/counter.v";
    "./src/memory/registers.v";
    "./src/memory/rom.v";
    "./src/utils/stack.v";
