<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>defines.h source code [linux-4.18.y/drivers/net/ethernet/intel/igbvf/defines.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/ethernet/intel/igbvf/defines.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.18.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>igbvf</a>/<a href='defines.h.html'>defines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/* Copyright(c) 1999 - 2018 Intel Corporation. */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><u>#<span data-ppcond="4">ifndef</span> <span class="macro" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</span></u></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/_E1000_DEFINES_H_" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</dfn></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_TX_DESCRIPTOR_MULTIPLE">REQ_TX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_RX_DESCRIPTOR_MULTIPLE">REQ_RX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>/* IVAR valid bit */</i></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/E1000_IVAR_VALID" data-ref="_M/E1000_IVAR_VALID">E1000_IVAR_VALID</dfn>	0x80</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DD" data-ref="_M/E1000_RXD_STAT_DD">E1000_RXD_STAT_DD</dfn>	0x01    /* Descriptor Done */</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_EOP" data-ref="_M/E1000_RXD_STAT_EOP">E1000_RXD_STAT_EOP</dfn>	0x02    /* End of Packet */</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IXSM" data-ref="_M/E1000_RXD_STAT_IXSM">E1000_RXD_STAT_IXSM</dfn>	0x04    /* Ignore checksum */</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_VP" data-ref="_M/E1000_RXD_STAT_VP">E1000_RXD_STAT_VP</dfn>	0x08    /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPCS" data-ref="_M/E1000_RXD_STAT_UDPCS">E1000_RXD_STAT_UDPCS</dfn>	0x10    /* UDP xsum calculated */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TCPCS" data-ref="_M/E1000_RXD_STAT_TCPCS">E1000_RXD_STAT_TCPCS</dfn>	0x20    /* TCP xsum calculated */</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IPCS" data-ref="_M/E1000_RXD_STAT_IPCS">E1000_RXD_STAT_IPCS</dfn>	0x40    /* IP xsum calculated */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SE" data-ref="_M/E1000_RXD_ERR_SE">E1000_RXD_ERR_SE</dfn>	0x02    /* Symbol Error */</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_VLAN_MASK" data-ref="_M/E1000_RXD_SPC_VLAN_MASK">E1000_RXD_SPC_VLAN_MASK</dfn>	0x0FFF  /* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_LB" data-ref="_M/E1000_RXDEXT_STATERR_LB">E1000_RXDEXT_STATERR_LB</dfn>	0x00040000</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CE" data-ref="_M/E1000_RXDEXT_STATERR_CE">E1000_RXDEXT_STATERR_CE</dfn>	0x01000000</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SE" data-ref="_M/E1000_RXDEXT_STATERR_SE">E1000_RXDEXT_STATERR_SE</dfn>	0x02000000</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SEQ" data-ref="_M/E1000_RXDEXT_STATERR_SEQ">E1000_RXDEXT_STATERR_SEQ</dfn>	0x04000000</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CXE" data-ref="_M/E1000_RXDEXT_STATERR_CXE">E1000_RXDEXT_STATERR_CXE</dfn>	0x10000000</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TCPE" data-ref="_M/E1000_RXDEXT_STATERR_TCPE">E1000_RXDEXT_STATERR_TCPE</dfn>	0x20000000</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_IPE" data-ref="_M/E1000_RXDEXT_STATERR_IPE">E1000_RXDEXT_STATERR_IPE</dfn>	0x40000000</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_RXE" data-ref="_M/E1000_RXDEXT_STATERR_RXE">E1000_RXDEXT_STATERR_RXE</dfn>	0x80000000</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* Same mask, but for extended and packet split descriptors */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK">E1000_RXDEXT_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="36">36</th><td><u>	E1000_RXDEXT_STATERR_CE  | \</u></td></tr>
<tr><th id="37">37</th><td><u>	E1000_RXDEXT_STATERR_SE  | \</u></td></tr>
<tr><th id="38">38</th><td><u>	E1000_RXDEXT_STATERR_SEQ | \</u></td></tr>
<tr><th id="39">39</th><td><u>	E1000_RXDEXT_STATERR_CXE | \</u></td></tr>
<tr><th id="40">40</th><td><u>	E1000_RXDEXT_STATERR_RXE)</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* Device Control */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RST" data-ref="_M/E1000_CTRL_RST">E1000_CTRL_RST</dfn>		0x04000000  /* Global reset */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* Device Status */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FD" data-ref="_M/E1000_STATUS_FD">E1000_STATUS_FD</dfn>		0x00000001      /* Full duplex.0=half,1=full */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LU" data-ref="_M/E1000_STATUS_LU">E1000_STATUS_LU</dfn>		0x00000002      /* Link up.0=no,1=link */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TXOFF" data-ref="_M/E1000_STATUS_TXOFF">E1000_STATUS_TXOFF</dfn>	0x00000010      /* transmission paused */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_10" data-ref="_M/E1000_STATUS_SPEED_10">E1000_STATUS_SPEED_10</dfn>	0x00000000      /* Speed 10Mb/s */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_100" data-ref="_M/E1000_STATUS_SPEED_100">E1000_STATUS_SPEED_100</dfn>	0x00000040      /* Speed 100Mb/s */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_1000" data-ref="_M/E1000_STATUS_SPEED_1000">E1000_STATUS_SPEED_1000</dfn>	0x00000080      /* Speed 1000Mb/s */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SPEED_10" data-ref="_M/SPEED_10">SPEED_10</dfn>	10</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SPEED_100" data-ref="_M/SPEED_100">SPEED_100</dfn>	100</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SPEED_1000" data-ref="_M/SPEED_1000">SPEED_1000</dfn>	1000</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/HALF_DUPLEX" data-ref="_M/HALF_DUPLEX">HALF_DUPLEX</dfn>	1</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/FULL_DUPLEX" data-ref="_M/FULL_DUPLEX">FULL_DUPLEX</dfn>	2</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* Transmit Descriptor bit definitions */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_IXSM" data-ref="_M/E1000_TXD_POPTS_IXSM">E1000_TXD_POPTS_IXSM</dfn>	0x01       /* Insert IP checksum */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_TXSM" data-ref="_M/E1000_TXD_POPTS_TXSM">E1000_TXD_POPTS_TXSM</dfn>	0x02       /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_DEXT" data-ref="_M/E1000_TXD_CMD_DEXT">E1000_TXD_CMD_DEXT</dfn>	0x20000000 /* Desc extension (0 = legacy) */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_DD" data-ref="_M/E1000_TXD_STAT_DD">E1000_TXD_STAT_DD</dfn>	0x00000001 /* Desc Done */</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/MAX_JUMBO_FRAME_SIZE" data-ref="_M/MAX_JUMBO_FRAME_SIZE">MAX_JUMBO_FRAME_SIZE</dfn>		0x3F00</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MAX_STD_JUMBO_FRAME_SIZE" data-ref="_M/MAX_STD_JUMBO_FRAME_SIZE">MAX_STD_JUMBO_FRAME_SIZE</dfn>	9216</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* 802.1q VLAN Packet Size */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/VLAN_TAG_SIZE" data-ref="_M/VLAN_TAG_SIZE">VLAN_TAG_SIZE</dfn>		4    /* 802.3ac tag (not DMA'd) */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_SUCCESS" data-ref="_M/E1000_SUCCESS">E1000_SUCCESS</dfn>		0</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_CONFIG" data-ref="_M/E1000_ERR_CONFIG">E1000_ERR_CONFIG</dfn>	3</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MAC_INIT" data-ref="_M/E1000_ERR_MAC_INIT">E1000_ERR_MAC_INIT</dfn>	5</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MBX" data-ref="_M/E1000_ERR_MBX">E1000_ERR_MBX</dfn>		15</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* SRRCTL bit definitions */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/E1000_SRRCTL_BSIZEPKT_SHIFT">E1000_SRRCTL_BSIZEPKT_SHIFT</dfn>		10 /* Shift _right_ */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDRSIZE_MASK" data-ref="_M/E1000_SRRCTL_BSIZEHDRSIZE_MASK">E1000_SRRCTL_BSIZEHDRSIZE_MASK</dfn>		0x00000F00</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDRSIZE_SHIFT" data-ref="_M/E1000_SRRCTL_BSIZEHDRSIZE_SHIFT">E1000_SRRCTL_BSIZEHDRSIZE_SHIFT</dfn>		2  /* Shift _left_ */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_ADV_ONEBUF" data-ref="_M/E1000_SRRCTL_DESCTYPE_ADV_ONEBUF">E1000_SRRCTL_DESCTYPE_ADV_ONEBUF</dfn>	0x02000000</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS" data-ref="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS">E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS</dfn>	0x0A000000</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_MASK" data-ref="_M/E1000_SRRCTL_DESCTYPE_MASK">E1000_SRRCTL_DESCTYPE_MASK</dfn>		0x0E000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DROP_EN" data-ref="_M/E1000_SRRCTL_DROP_EN">E1000_SRRCTL_DROP_EN</dfn>			0x80000000</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEPKT_MASK" data-ref="_M/E1000_SRRCTL_BSIZEPKT_MASK">E1000_SRRCTL_BSIZEPKT_MASK</dfn>	0x0000007F</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDR_MASK" data-ref="_M/E1000_SRRCTL_BSIZEHDR_MASK">E1000_SRRCTL_BSIZEHDR_MASK</dfn>	0x00003F00</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* Additional Descriptor Control definitions */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_QUEUE_ENABLE" data-ref="_M/E1000_TXDCTL_QUEUE_ENABLE">E1000_TXDCTL_QUEUE_ENABLE</dfn>	0x02000000 /* Enable specific Tx Que */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_QUEUE_ENABLE" data-ref="_M/E1000_RXDCTL_QUEUE_ENABLE">E1000_RXDCTL_QUEUE_ENABLE</dfn>	0x02000000 /* Enable specific Rx Que */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* Direct Cache Access (DCA) definitions */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_TX_WB_RO_EN" data-ref="_M/E1000_DCA_TXCTRL_TX_WB_RO_EN">E1000_DCA_TXCTRL_TX_WB_RO_EN</dfn>	BIT(11) /* Tx Desc writeback RO bit */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E1000_VF_INIT_TIMEOUT" data-ref="_M/E1000_VF_INIT_TIMEOUT">E1000_VF_INIT_TIMEOUT</dfn>	200 /* Number of retries to clear RSTI */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="4">endif</span> /* _E1000_DEFINES_H_ */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ethtool.c.html'>linux-4.18.y/drivers/net/ethernet/intel/igbvf/ethtool.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
