INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day8/adder_subtractor/adder_subtractor.srcs/sources_1/new/add_sub_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day8/adder_subtractor/adder_subtractor.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day8/adder_subtractor/adder_subtractor.srcs/sim_1/new/add_sub_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_testbench
