\hypertarget{bridge_8hh}{
\section{mem/bridge.hh}
\label{bridge_8hh}\index{mem/bridge.hh@{mem/bridge.hh}}
}
{\ttfamily \#include $<$deque$>$}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/mem\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/Bridge.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBridge}{Bridge}
\item 
class \hyperlink{classBridge_1_1RequestState}{RequestState}
\item 
class \hyperlink{classBridge_1_1DeferredPacket}{DeferredPacket}
\item 
class \hyperlink{classBridge_1_1BridgeSlavePort}{BridgeSlavePort}
\item 
class \hyperlink{classBridge_1_1BridgeMasterPort}{BridgeMasterPort}
\end{DoxyCompactItemize}


\subsection{説明}
Declaration of a memory-\/mapped bus bridge that connects a master and a slave through a request and response queue. 