{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1713455093291 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Practical5 EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design Practical5" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1713455093361 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1713455093386 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1713455093386 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713455093472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713455093478 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17I3 " "Device EP2AGX65CU17I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713455093646 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713455093646 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 1655 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713455093648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713455093648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713455093649 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713455093650 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcA " "Pin ALUSrcA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcA } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 176 1072 1248 192 "ALUSrcA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[15\] " "Pin Instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[15] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[14\] " "Pin Instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[14] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[13\] " "Pin Instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[13] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[12\] " "Pin Instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[12] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[11\] " "Pin Instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[11] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[10\] " "Pin Instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[10] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[9\] " "Pin Instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[9] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[8\] " "Pin Instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[8] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[7\] " "Pin Instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[6\] " "Pin Instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[5\] " "Pin Instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[4\] " "Pin Instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[3\] " "Pin Instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[2\] " "Pin Instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[1\] " "Pin Instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[0\] " "Pin Instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Instruction[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 344 856 1035 360 "Instruction" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Pin IRWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IRWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 112 1080 1256 128 "IRWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[15\] " "Pin Mem\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[15] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[14\] " "Pin Mem\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[14] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[13\] " "Pin Mem\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[13] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[12\] " "Pin Mem\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[12] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[11\] " "Pin Mem\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[11] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[10\] " "Pin Mem\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[10] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[9\] " "Pin Mem\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[9] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[8\] " "Pin Mem\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[8] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[7\] " "Pin Mem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[6\] " "Pin Mem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[5\] " "Pin Mem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[4\] " "Pin Mem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[3\] " "Pin Mem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[2\] " "Pin Mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[1\] " "Pin Mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mem\[0\] " "Pin Mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mem[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 328 592 768 344 "Mem" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite " "Pin MemWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 96 1064 1240 112 "MemWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRead " "Pin MemRead not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemRead } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 80 1064 1240 96 "MemRead" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD " "Pin IorD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IorD } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 64 1064 1240 80 "IorD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IorD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 536 64 240 552 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZERO " "Pin ZERO not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ZERO } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 528 1992 2168 544 "ZERO" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZERO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[7\] " "Pin Reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[6\] " "Pin Reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[5\] " "Pin Reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[4\] " "Pin Reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[3\] " "Pin Reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[2\] " "Pin Reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[1\] " "Pin Reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[0\] " "Pin Reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg1[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 256 1344 1520 272 "Reg1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 208 1056 1232 224 "RegWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg " "Pin MemtoReg not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemtoReg } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 128 1056 1232 144 "MemtoReg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 2296 2472 536 "ALU_OUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[1\] " "Pin RegDst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegDst[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1064 1240 240 "RegDst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[0\] " "Pin RegDst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegDst[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 224 1064 1240 240 "RegDst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[7\] " "Pin WriteData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[6\] " "Pin WriteData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[5\] " "Pin WriteData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[4\] " "Pin WriteData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[3\] " "Pin WriteData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[2\] " "Pin WriteData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[1\] " "Pin WriteData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[0\] " "Pin WriteData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WriteData[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 552 216 392 568 "WriteData" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[1\] " "Pin ALUSrcB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcB[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 192 1064 1240 208 "ALUSrcB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[0\] " "Pin ALUSrcB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcB[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 192 1064 1240 208 "ALUSrcB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[3\] " "Pin ALUOp\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 1072 1248 176 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[2\] " "Pin ALUOp\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 1072 1248 176 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[1\] " "Pin ALUOp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 1072 1248 176 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[0\] " "Pin ALUOp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOp[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 160 1072 1248 176 "ALUOp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWrite " "Pin PCWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCWrite } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 40 1400 1576 56 "PCWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[1\] " "Pin PCSource\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCSource[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 144 1056 1232 160 "PCSource" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSource[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[0\] " "Pin PCSource\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCSource[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 144 1056 1232 160 "PCSource" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSource[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 320 1744 1920 336 "A" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 512 1816 1992 528 "B" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[7\] " "Pin Reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[7] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[6\] " "Pin Reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[6] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[5\] " "Pin Reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[5] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[4\] " "Pin Reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[4] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[3\] " "Pin Reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[3] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[2\] " "Pin Reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[2] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[1\] " "Pin Reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[1] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[0\] " "Pin Reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Reg2[0] } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 520 1312 1488 536 "Reg2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 672 -48 120 688 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713455093932 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713455093932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical5.sdc " "Synopsys Design Constraints File file not found: 'Practical5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713455094514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713455094515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713455094519 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1713455094519 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713455094520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p)) " "Automatically promoted node CLOCK~input (placed in PIN T10 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a5 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 145 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 531 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a6 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 167 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 532 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a7 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 189 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a18 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a18" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 431 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 544 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a20 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a20" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 475 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 546 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a22 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a22" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 519 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a23 " "Destination node Control_Multi_Cycle:inst12\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_t961:auto_generated\|ram_block1a23" {  } { { "db/altsyncram_t961.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/altsyncram_t961.tdf" 541 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control_Multi_Cycle:inst12|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated|q_a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|external_reg\[0\] " "Destination node Practical3:inst8\|lpm_mux8:inst5\|lpm_mux:LPM_MUX_component\|mux_6ne:auto_generated\|external_reg\[0\]" {  } { { "db/mux_6ne.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/db/mux_6ne.tdf" 30 14 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Practical3:inst8|lpm_mux8:inst5|lpm_mux:LPM_MUX_component|mux_6ne:auto_generated|external_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst\|inst9 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst\|inst9" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memory:inst\|inst " "Destination node Memory:inst\|inst" {  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 320 480 544 368 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1713455094571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713455094571 ""}  } { { "MIPS_CPU_MULTI_CYCLE.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/MIPS_CPU_MULTI_CYCLE.bdf" { { 672 -48 120 688 "CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 1652 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:inst\|inst  " "Automatically promoted node Memory:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""}  } { { "Memory_RegisterFile/Memory.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/Memory.bdf" { { 320 480 544 368 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memory:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_8bit:inst2\|inst9  " "Automatically promoted node register_8bit:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094571 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_8bit:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 743 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst12\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst12\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst12|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst13\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst13\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst13|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst14\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst14\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst14|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst15\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst15\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst15|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst16\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst16\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst16|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 643 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst17\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst17\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst17|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 634 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst18\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst18\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst18|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 625 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RegisterFile:inst5\|register_8bit:inst\|inst9  " "Automatically promoted node RegisterFile:inst5\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst5|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Register_8bit_enable:inst22\|register_8bit:inst\|inst9  " "Automatically promoted node Register_8bit_enable:inst22\|register_8bit:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst\|inst7 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst\|inst7" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 888 848 912 968 "inst7" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst9  " "Automatically promoted node Register_8bit_enable:inst22\|register_8bit:inst1\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst1 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst1" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 296 848 912 376 "inst1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst3 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst3" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 488 848 912 568 "inst3" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 753 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 192 848 912 272 "inst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 757 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst2 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst2" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 392 848 912 472 "inst2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_8bit_enable:inst22\|register_8bit:inst1\|inst4 " "Destination node Register_8bit_enable:inst22\|register_8bit:inst1\|inst4" {  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 592 848 912 672 "inst4" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713455094572 ""}  } { { "Memory_RegisterFile/register_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/Memory_RegisterFile/register_8bit.bdf" { { 120 712 776 168 "inst9" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register_8bit_enable:inst22|register_8bit:inst1|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 0 { 0 ""} 0 752 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713455094572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713455095166 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713455095166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713455095167 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713455095168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713455095169 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713455095169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713455095170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713455095170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713455095186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713455095187 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713455095187 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "107 unused 2.5V 0 107 0 " "Number of I/O pins in group: 107 (unused VREF, 2.5V VCCIO, 0 input, 107 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1713455095190 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1713455095190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713455095190 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713455095191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1713455095191 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713455095191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713455095231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713455096649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713455096753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713455096761 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713455100420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713455100421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713455101014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X24_Y22 X35_Y33 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X24_Y22 to location X35_Y33"} 24 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713455102330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713455102330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713455103666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713455103667 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713455103667 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713455104284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713455104313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713455104726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713455104752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713455105185 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713455105886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/output_files/Practical5.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Tamrin6/Sana/practical/output_files/Practical5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713455106301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6265 " "Peak virtual memory: 6265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713455106593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:15:06 2024 " "Processing ended: Thu Apr 18 19:15:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713455106593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713455106593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713455106593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713455106593 ""}
