{
  "module_name": "hal_rx.h",
  "hash_id": "788775b30c08c646c2490f67dbed51e9496c9d484044ec0407515a5dc80b780f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath11k/hal_rx.h",
  "human_readable_source": " \n \n\n#ifndef ATH11K_HAL_RX_H\n#define ATH11K_HAL_RX_H\n\nstruct hal_rx_wbm_rel_info {\n\tu32 cookie;\n\tenum hal_wbm_rel_src_module err_rel_src;\n\tenum hal_reo_dest_ring_push_reason push_reason;\n\tu32 err_code;\n\tbool first_msdu;\n\tbool last_msdu;\n};\n\n#define HAL_INVALID_PEERID 0xffff\n#define VHT_SIG_SU_NSS_MASK 0x7\n\n#define HAL_RX_MAX_MCS 12\n#define HAL_RX_MAX_NSS 8\n\nstruct hal_rx_mon_status_tlv_hdr {\n\tu32 hdr;\n\tu8 value[];\n};\n\nenum hal_rx_su_mu_coding {\n\tHAL_RX_SU_MU_CODING_BCC,\n\tHAL_RX_SU_MU_CODING_LDPC,\n\tHAL_RX_SU_MU_CODING_MAX,\n};\n\nenum hal_rx_gi {\n\tHAL_RX_GI_0_8_US,\n\tHAL_RX_GI_0_4_US,\n\tHAL_RX_GI_1_6_US,\n\tHAL_RX_GI_3_2_US,\n\tHAL_RX_GI_MAX,\n};\n\nenum hal_rx_bw {\n\tHAL_RX_BW_20MHZ,\n\tHAL_RX_BW_40MHZ,\n\tHAL_RX_BW_80MHZ,\n\tHAL_RX_BW_160MHZ,\n\tHAL_RX_BW_MAX,\n};\n\nenum hal_rx_preamble {\n\tHAL_RX_PREAMBLE_11A,\n\tHAL_RX_PREAMBLE_11B,\n\tHAL_RX_PREAMBLE_11N,\n\tHAL_RX_PREAMBLE_11AC,\n\tHAL_RX_PREAMBLE_11AX,\n\tHAL_RX_PREAMBLE_MAX,\n};\n\nenum hal_rx_reception_type {\n\tHAL_RX_RECEPTION_TYPE_SU,\n\tHAL_RX_RECEPTION_TYPE_MU_MIMO,\n\tHAL_RX_RECEPTION_TYPE_MU_OFDMA,\n\tHAL_RX_RECEPTION_TYPE_MU_OFDMA_MIMO,\n\tHAL_RX_RECEPTION_TYPE_MAX,\n};\n\n#define HAL_RX_FCS_LEN                          4\n\nenum hal_rx_mon_status {\n\tHAL_RX_MON_STATUS_PPDU_NOT_DONE,\n\tHAL_RX_MON_STATUS_PPDU_DONE,\n\tHAL_RX_MON_STATUS_BUF_DONE,\n};\n\nstruct hal_rx_user_status {\n\tu32 mcs:4,\n\tnss:3,\n\tofdma_info_valid:1,\n\tdl_ofdma_ru_start_index:7,\n\tdl_ofdma_ru_width:7,\n\tdl_ofdma_ru_size:8;\n\tu32 ul_ofdma_user_v0_word0;\n\tu32 ul_ofdma_user_v0_word1;\n\tu32 ast_index;\n\tu32 tid;\n\tu16 tcp_msdu_count;\n\tu16 udp_msdu_count;\n\tu16 other_msdu_count;\n\tu16 frame_control;\n\tu8 frame_control_info_valid;\n\tu8 data_sequence_control_info_valid;\n\tu16 first_data_seq_ctrl;\n\tu32 preamble_type;\n\tu16 ht_flags;\n\tu16 vht_flags;\n\tu16 he_flags;\n\tu8 rs_flags;\n\tu32 mpdu_cnt_fcs_ok;\n\tu32 mpdu_cnt_fcs_err;\n\tu32 mpdu_fcs_ok_bitmap[8];\n\tu32 mpdu_ok_byte_count;\n\tu32 mpdu_err_byte_count;\n};\n\n#define HAL_TLV_STATUS_PPDU_NOT_DONE    HAL_RX_MON_STATUS_PPDU_NOT_DONE\n#define HAL_TLV_STATUS_PPDU_DONE        HAL_RX_MON_STATUS_PPDU_DONE\n#define HAL_TLV_STATUS_BUF_DONE         HAL_RX_MON_STATUS_BUF_DONE\n\nstruct hal_sw_mon_ring_entries {\n\tdma_addr_t mon_dst_paddr;\n\tdma_addr_t mon_status_paddr;\n\tu32 mon_dst_sw_cookie;\n\tu32 mon_status_sw_cookie;\n\tvoid *dst_buf_addr_info;\n\tvoid *status_buf_addr_info;\n\tu16 ppdu_id;\n\tu8 status_buf_count;\n\tu8 msdu_cnt;\n\tbool end_of_ppdu;\n\tbool drop_ppdu;\n};\n\nstruct hal_rx_mon_ppdu_info {\n\tu32 ppdu_id;\n\tu32 ppdu_ts;\n\tu32 num_mpdu_fcs_ok;\n\tu32 num_mpdu_fcs_err;\n\tu32 preamble_type;\n\tu16 chan_num;\n\tu16 tcp_msdu_count;\n\tu16 tcp_ack_msdu_count;\n\tu16 udp_msdu_count;\n\tu16 other_msdu_count;\n\tu16 peer_id;\n\tu8 rate;\n\tu8 mcs;\n\tu8 nss;\n\tu8 bw;\n\tu8 vht_flag_values1;\n\tu8 vht_flag_values2;\n\tu8 vht_flag_values3[4];\n\tu8 vht_flag_values4;\n\tu8 vht_flag_values5;\n\tu16 vht_flag_values6;\n\tu8 is_stbc;\n\tu8 gi;\n\tu8 ldpc;\n\tu8 beamformed;\n\tu8 rssi_comb;\n\tu8 rssi_chain_pri20[HAL_RX_MAX_NSS];\n\tu8 tid;\n\tu16 ht_flags;\n\tu16 vht_flags;\n\tu16 he_flags;\n\tu16 he_mu_flags;\n\tu8 dcm;\n\tu8 ru_alloc;\n\tu8 reception_type;\n\tu64 tsft;\n\tu64 rx_duration;\n\tu16 frame_control;\n\tu32 ast_index;\n\tu8 rs_fcs_err;\n\tu8 rs_flags;\n\tu8 cck_flag;\n\tu8 ofdm_flag;\n\tu8 ulofdma_flag;\n\tu8 frame_control_info_valid;\n\tu16 he_per_user_1;\n\tu16 he_per_user_2;\n\tu8 he_per_user_position;\n\tu8 he_per_user_known;\n\tu16 he_flags1;\n\tu16 he_flags2;\n\tu8 he_RU[4];\n\tu16 he_data1;\n\tu16 he_data2;\n\tu16 he_data3;\n\tu16 he_data4;\n\tu16 he_data5;\n\tu16 he_data6;\n\tu32 ppdu_len;\n\tu32 prev_ppdu_id;\n\tu32 device_id;\n\tu16 first_data_seq_ctrl;\n\tu8 monitor_direct_used;\n\tu8 data_sequence_control_info_valid;\n\tu8 ltf_size;\n\tu8 rxpcu_filter_pass;\n\tchar rssi_chain[8][8];\n\tstruct hal_rx_user_status userstats;\n};\n\n#define HAL_RX_PPDU_START_INFO0_PPDU_ID\t\tGENMASK(15, 0)\n\nstruct hal_rx_ppdu_start {\n\t__le32 info0;\n\t__le32 chan_num;\n\t__le32 ppdu_start_ts;\n} __packed;\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO0_MPDU_CNT_FCS_ERR\tGENMASK(25, 16)\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO1_MPDU_CNT_FCS_OK\tGENMASK(8, 0)\n#define HAL_RX_PPDU_END_USER_STATS_INFO1_FC_VALID\t\tBIT(9)\n#define HAL_RX_PPDU_END_USER_STATS_INFO1_QOS_CTRL_VALID\t\tBIT(10)\n#define HAL_RX_PPDU_END_USER_STATS_INFO1_HT_CTRL_VALID\t\tBIT(11)\n#define HAL_RX_PPDU_END_USER_STATS_INFO1_PKT_TYPE\t\tGENMASK(23, 20)\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO2_AST_INDEX\t\tGENMASK(15, 0)\n#define HAL_RX_PPDU_END_USER_STATS_INFO2_FRAME_CTRL\t\tGENMASK(31, 16)\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO3_QOS_CTRL\t\tGENMASK(31, 16)\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO4_UDP_MSDU_CNT\t\tGENMASK(15, 0)\n#define HAL_RX_PPDU_END_USER_STATS_INFO4_TCP_MSDU_CNT\t\tGENMASK(31, 16)\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO5_OTHER_MSDU_CNT\t\tGENMASK(15, 0)\n#define HAL_RX_PPDU_END_USER_STATS_INFO5_TCP_ACK_MSDU_CNT\tGENMASK(31, 16)\n\n#define HAL_RX_PPDU_END_USER_STATS_INFO6_TID_BITMAP\t\tGENMASK(15, 0)\n#define HAL_RX_PPDU_END_USER_STATS_INFO6_TID_EOSP_BITMAP\tGENMASK(31, 16)\n\n#define HAL_RX_PPDU_END_USER_STATS_RSVD2_6_MPDU_OK_BYTE_COUNT\tGENMASK(24, 0)\n#define HAL_RX_PPDU_END_USER_STATS_RSVD2_8_MPDU_ERR_BYTE_COUNT\tGENMASK(24, 0)\n\nstruct hal_rx_ppdu_end_user_stats {\n\t__le32 rsvd0[2];\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 info3;\n\t__le32 ht_ctrl;\n\t__le32 rsvd1[2];\n\t__le32 info4;\n\t__le32 info5;\n\t__le32 info6;\n\t__le32 rsvd2[11];\n} __packed;\n\nstruct hal_rx_ppdu_end_user_stats_ext {\n\tu32 info0;\n\tu32 info1;\n\tu32 info2;\n\tu32 info3;\n\tu32 info4;\n\tu32 info5;\n\tu32 info6;\n} __packed;\n\n#define HAL_RX_HT_SIG_INFO_INFO0_MCS\t\tGENMASK(6, 0)\n#define HAL_RX_HT_SIG_INFO_INFO0_BW\t\tBIT(7)\n\n#define HAL_RX_HT_SIG_INFO_INFO1_STBC\t\tGENMASK(5, 4)\n#define HAL_RX_HT_SIG_INFO_INFO1_FEC_CODING\tBIT(6)\n#define HAL_RX_HT_SIG_INFO_INFO1_GI\t\tBIT(7)\n\nstruct hal_rx_ht_sig_info {\n\t__le32 info0;\n\t__le32 info1;\n} __packed;\n\n#define HAL_RX_LSIG_B_INFO_INFO0_RATE\tGENMASK(3, 0)\n#define HAL_RX_LSIG_B_INFO_INFO0_LEN\tGENMASK(15, 4)\n\nstruct hal_rx_lsig_b_info {\n\t__le32 info0;\n} __packed;\n\n#define HAL_RX_LSIG_A_INFO_INFO0_RATE\t\tGENMASK(3, 0)\n#define HAL_RX_LSIG_A_INFO_INFO0_LEN\t\tGENMASK(16, 5)\n#define HAL_RX_LSIG_A_INFO_INFO0_PKT_TYPE\tGENMASK(27, 24)\n\nstruct hal_rx_lsig_a_info {\n\t__le32 info0;\n} __packed;\n\n#define HAL_RX_VHT_SIG_A_INFO_INFO0_BW\t\tGENMASK(1, 0)\n#define HAL_RX_VHT_SIG_A_INFO_INFO0_STBC\tBIT(3)\n#define HAL_RX_VHT_SIG_A_INFO_INFO0_GROUP_ID\tGENMASK(9, 4)\n#define HAL_RX_VHT_SIG_A_INFO_INFO0_NSTS\tGENMASK(21, 10)\n\n#define HAL_RX_VHT_SIG_A_INFO_INFO1_GI_SETTING\t\tGENMASK(1, 0)\n#define HAL_RX_VHT_SIG_A_INFO_INFO1_SU_MU_CODING\tBIT(2)\n#define HAL_RX_VHT_SIG_A_INFO_INFO1_MCS\t\t\tGENMASK(7, 4)\n#define HAL_RX_VHT_SIG_A_INFO_INFO1_BEAMFORMED\t\tBIT(8)\n\nstruct hal_rx_vht_sig_a_info {\n\t__le32 info0;\n\t__le32 info1;\n} __packed;\n\nenum hal_rx_vht_sig_a_gi_setting {\n\tHAL_RX_VHT_SIG_A_NORMAL_GI = 0,\n\tHAL_RX_VHT_SIG_A_SHORT_GI = 1,\n\tHAL_RX_VHT_SIG_A_SHORT_GI_AMBIGUITY = 3,\n};\n\n#define HAL_RX_SU_MU_CODING_LDPC 0x01\n\n#define HE_GI_0_8 0\n#define HE_GI_0_4 1\n#define HE_GI_1_6 2\n#define HE_GI_3_2 3\n\n#define HE_LTF_1_X 0\n#define HE_LTF_2_X 1\n#define HE_LTF_4_X 2\n#define HE_LTF_UNKNOWN 3\n\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_TRANSMIT_MCS\tGENMASK(6, 3)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_DCM\t\tBIT(7)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_TRANSMIT_BW\tGENMASK(20, 19)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_CP_LTF_SIZE\tGENMASK(22, 21)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_NSTS\t\tGENMASK(25, 23)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_BSS_COLOR\t\tGENMASK(13, 8)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_SPATIAL_REUSE\tGENMASK(18, 15)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_FORMAT_IND\tBIT(0)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_BEAM_CHANGE\tBIT(1)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO0_DL_UL_FLAG\tBIT(2)\n\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_TXOP_DURATION\tGENMASK(6, 0)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_CODING\t\tBIT(7)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_LDPC_EXTRA\tBIT(8)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_STBC\t\tBIT(9)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_TXBF\t\tBIT(10)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_PKT_EXT_FACTOR\tGENMASK(12, 11)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_PKT_EXT_PE_DISAM\tBIT(13)\n#define HAL_RX_HE_SIG_A_SU_INFO_INFO1_DOPPLER_IND\tBIT(15)\n\nstruct hal_rx_he_sig_a_su_info {\n\t__le32 info0;\n\t__le32 info1;\n} __packed;\n\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_UL_FLAG\t\tBIT(1)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_MCS_OF_SIGB\t\tGENMASK(3, 1)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_DCM_OF_SIGB\t\tBIT(4)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_BSS_COLOR\t\tGENMASK(10, 5)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_SPATIAL_REUSE\tGENMASK(14, 11)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_TRANSMIT_BW\t\tGENMASK(17, 15)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_NUM_SIGB_SYMB\tGENMASK(21, 18)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_COMP_MODE_SIGB\tBIT(22)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_CP_LTF_SIZE\t\tGENMASK(24, 23)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO0_DOPPLER_INDICATION\tBIT(25)\n\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_TXOP_DURATION\tGENMASK(6, 0)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_CODING\t\tBIT(7)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_NUM_LTF_SYMB\tGENMASK(10, 8)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_LDPC_EXTRA\t\tBIT(11)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_STBC\t\tBIT(12)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_TXBF\t\tBIT(10)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_PKT_EXT_FACTOR\tGENMASK(14, 13)\n#define HAL_RX_HE_SIG_A_MU_DL_INFO_INFO1_PKT_EXT_PE_DISAM\tBIT(15)\n\nstruct hal_rx_he_sig_a_mu_dl_info {\n\t__le32 info0;\n\t__le32 info1;\n} __packed;\n\n#define HAL_RX_HE_SIG_B1_MU_INFO_INFO0_RU_ALLOCATION\tGENMASK(7, 0)\n\nstruct hal_rx_he_sig_b1_mu_info {\n\t__le32 info0;\n} __packed;\n\n#define HAL_RX_HE_SIG_B2_MU_INFO_INFO0_STA_ID\t\tGENMASK(10, 0)\n#define HAL_RX_HE_SIG_B2_MU_INFO_INFO0_STA_MCS\t\tGENMASK(18, 15)\n#define HAL_RX_HE_SIG_B2_MU_INFO_INFO0_STA_CODING\tBIT(20)\n#define HAL_RX_HE_SIG_B2_MU_INFO_INFO0_STA_NSTS\t\tGENMASK(31, 29)\n\nstruct hal_rx_he_sig_b2_mu_info {\n\t__le32 info0;\n} __packed;\n\n#define HAL_RX_HE_SIG_B2_OFDMA_INFO_INFO0_STA_ID\tGENMASK(10, 0)\n#define HAL_RX_HE_SIG_B2_OFDMA_INFO_INFO0_STA_NSTS\tGENMASK(13, 11)\n#define HAL_RX_HE_SIG_B2_OFDMA_INFO_INFO0_STA_TXBF\tBIT(19)\n#define HAL_RX_HE_SIG_B2_OFDMA_INFO_INFO0_STA_MCS\tGENMASK(18, 15)\n#define HAL_RX_HE_SIG_B2_OFDMA_INFO_INFO0_STA_DCM\tBIT(19)\n#define HAL_RX_HE_SIG_B2_OFDMA_INFO_INFO0_STA_CODING\tBIT(20)\n\nstruct hal_rx_he_sig_b2_ofdma_info {\n\t__le32 info0;\n} __packed;\n\n#define HAL_RX_PHYRX_RSSI_LEGACY_INFO_INFO0_RSSI_COMB\tGENMASK(15, 8)\n\n#define HAL_RX_PHYRX_RSSI_PREAMBLE_PRI20\tGENMASK(7, 0)\n\nstruct hal_rx_phyrx_chain_rssi {\n\t__le32 rssi_2040;\n\t__le32 rssi_80;\n} __packed;\n\nstruct hal_rx_phyrx_rssi_legacy_info {\n\t__le32 rsvd[3];\n\tstruct hal_rx_phyrx_chain_rssi pre_rssi[HAL_RX_MAX_NSS];\n\tstruct hal_rx_phyrx_chain_rssi preamble[HAL_RX_MAX_NSS];\n\t__le32 info0;\n} __packed;\n\n#define HAL_RX_MPDU_INFO_INFO0_PEERID\tGENMASK(31, 16)\n#define HAL_RX_MPDU_INFO_INFO0_PEERID_WCN6855\tGENMASK(15, 0)\n#define HAL_RX_MPDU_INFO_INFO1_MPDU_LEN\t\tGENMASK(13, 0)\n\nstruct hal_rx_mpdu_info_ipq8074 {\n\t__le32 rsvd0;\n\t__le32 info0;\n\t__le32 rsvd1[11];\n\t__le32 info1;\n\t__le32 rsvd2[9];\n} __packed;\n\nstruct hal_rx_mpdu_info_qcn9074 {\n\t__le32 rsvd0[10];\n\t__le32 info0;\n\t__le32 rsvd1[2];\n\t__le32 info1;\n\t__le32 rsvd2[9];\n} __packed;\n\nstruct hal_rx_mpdu_info_wcn6855 {\n\t__le32 rsvd0[8];\n\t__le32 info0;\n\t__le32 rsvd1[14];\n} __packed;\n\nstruct hal_rx_mpdu_info {\n\tunion {\n\t\tstruct hal_rx_mpdu_info_ipq8074 ipq8074;\n\t\tstruct hal_rx_mpdu_info_qcn9074 qcn9074;\n\t\tstruct hal_rx_mpdu_info_wcn6855 wcn6855;\n\t} u;\n} __packed;\n\n#define HAL_RX_PPDU_END_DURATION\tGENMASK(23, 0)\nstruct hal_rx_ppdu_end_duration {\n\t__le32 rsvd0[9];\n\t__le32 info0;\n\t__le32 rsvd1[4];\n} __packed;\n\nstruct hal_rx_rxpcu_classification_overview {\n\tu32 rsvd0;\n} __packed;\n\nstruct hal_rx_msdu_desc_info {\n\tu32 msdu_flags;\n\tu16 msdu_len;  \n};\n\n#define HAL_RX_NUM_MSDU_DESC 6\nstruct hal_rx_msdu_list {\n\tstruct hal_rx_msdu_desc_info msdu_info[HAL_RX_NUM_MSDU_DESC];\n\tu32 sw_cookie[HAL_RX_NUM_MSDU_DESC];\n\tu8 rbm[HAL_RX_NUM_MSDU_DESC];\n};\n\nvoid ath11k_hal_reo_status_queue_stats(struct ath11k_base *ab, u32 *reo_desc,\n\t\t\t\t       struct hal_reo_status *status);\nvoid ath11k_hal_reo_flush_queue_status(struct ath11k_base *ab, u32 *reo_desc,\n\t\t\t\t       struct hal_reo_status *status);\nvoid ath11k_hal_reo_flush_cache_status(struct ath11k_base *ab, u32 *reo_desc,\n\t\t\t\t       struct hal_reo_status *status);\nvoid ath11k_hal_reo_flush_cache_status(struct ath11k_base *ab, u32 *reo_desc,\n\t\t\t\t       struct hal_reo_status *status);\nvoid ath11k_hal_reo_unblk_cache_status(struct ath11k_base *ab, u32 *reo_desc,\n\t\t\t\t       struct hal_reo_status *status);\nvoid ath11k_hal_reo_flush_timeout_list_status(struct ath11k_base *ab,\n\t\t\t\t\t      u32 *reo_desc,\n\t\t\t\t\t      struct hal_reo_status *status);\nvoid ath11k_hal_reo_desc_thresh_reached_status(struct ath11k_base *ab,\n\t\t\t\t\t       u32 *reo_desc,\n\t\t\t\t\t       struct hal_reo_status *status);\nvoid ath11k_hal_reo_update_rx_reo_queue_status(struct ath11k_base *ab,\n\t\t\t\t\t       u32 *reo_desc,\n\t\t\t\t\t       struct hal_reo_status *status);\nint ath11k_hal_reo_process_status(u8 *reo_desc, u8 *status);\nvoid ath11k_hal_rx_msdu_link_info_get(void *link_desc, u32 *num_msdus,\n\t\t\t\t      u32 *msdu_cookies,\n\t\t\t\t      enum hal_rx_buf_return_buf_manager *rbm);\nvoid ath11k_hal_rx_msdu_link_desc_set(struct ath11k_base *ab, void *desc,\n\t\t\t\t      void *link_desc,\n\t\t\t\t      enum hal_wbm_rel_bm_act action);\nvoid ath11k_hal_rx_buf_addr_info_set(void *desc, dma_addr_t paddr,\n\t\t\t\t     u32 cookie, u8 manager);\nvoid ath11k_hal_rx_buf_addr_info_get(void *desc, dma_addr_t *paddr,\n\t\t\t\t     u32 *cookie, u8 *rbm);\nint ath11k_hal_desc_reo_parse_err(struct ath11k_base *ab, u32 *rx_desc,\n\t\t\t\t  dma_addr_t *paddr, u32 *desc_bank);\nint ath11k_hal_wbm_desc_parse_err(struct ath11k_base *ab, void *desc,\n\t\t\t\t  struct hal_rx_wbm_rel_info *rel_info);\nvoid ath11k_hal_rx_reo_ent_paddr_get(struct ath11k_base *ab, void *desc,\n\t\t\t\t     dma_addr_t *paddr, u32 *desc_bank);\nvoid ath11k_hal_rx_reo_ent_buf_paddr_get(void *rx_desc,\n\t\t\t\t\t dma_addr_t *paddr, u32 *sw_cookie,\n\t\t\t\t\t void **pp_buf_addr_info, u8 *rbm,\n\t\t\t\t\t u32 *msdu_cnt);\nvoid\nath11k_hal_rx_sw_mon_ring_buf_paddr_get(void *rx_desc,\n\t\t\t\t\tstruct hal_sw_mon_ring_entries *sw_mon_ent);\nenum hal_rx_mon_status\nath11k_hal_rx_parse_mon_status(struct ath11k_base *ab,\n\t\t\t       struct hal_rx_mon_ppdu_info *ppdu_info,\n\t\t\t       struct sk_buff *skb);\n\n#define REO_QUEUE_DESC_MAGIC_DEBUG_PATTERN_0 0xDDBEEF\n#define REO_QUEUE_DESC_MAGIC_DEBUG_PATTERN_1 0xADBEEF\n#define REO_QUEUE_DESC_MAGIC_DEBUG_PATTERN_2 0xBDBEEF\n#define REO_QUEUE_DESC_MAGIC_DEBUG_PATTERN_3 0xCDBEEF\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}