Release 13.2 Map O.61xd (nt)
Xilinx Mapping Report File for Design 'Aurora_FPGA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45t-fgg484-2 -w -logic_opt on -ol high -xe n -t 1 -xt 0
-register_duplication off -r 4 -global_opt off -mt off -detail -ir off -ignore_keep_hierarchy -pr off -lc off -power off
-o Aurora_FPGA_map.ncd Aurora_FPGA.ngd Aurora_FPGA.pcf 
Target Device  : xc6slx45t
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Feb 09 09:28:49 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:  378
Slice Logic Utilization:
  Number of Slice Registers:                 7,419 out of  54,576   13%
    Number used as Flip Flops:               7,414
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,689 out of  27,288   24%
    Number used as logic:                    3,126 out of  27,288   11%
      Number using O6 output only:           1,872
      Number using O5 output only:             628
      Number using O5 and O6:                  626
      Number used as ROM:                        0
    Number used as Memory:                   2,454 out of   6,408   38%
      Number used as Dual Port RAM:          1,408
        Number using O6 output only:         1,408
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,046
        Number using O6 output only:           560
        Number using O5 output only:             0
        Number using O5 and O6:                486
    Number used exclusively as route-thrus:  1,109
      Number with same-slice register load:  1,027
      Number with same-slice carry load:        82
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,656 out of   6,822   38%
  Number of LUT Flip Flop pairs used:        8,487
    Number with an unused Flip Flop:         2,908 out of   8,487   34%
    Number with an unused LUT:               1,798 out of   8,487   21%
    Number of fully used LUT-FF pairs:       3,781 out of   8,487   44%
    Number of unique control sets:             519
    Number of slice register sites lost
      to control set restrictions:           2,457 out of  54,576    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     296   23%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                            106
    IOB Master Pads:                             2
    IOB Slave Pads:                              2
    Number of bonded IPADs:                      8 out of      16   50%
      Number of LOCed IPADs:                     8 out of       8  100%
    Number of bonded OPADs:                      4 out of       8   50%
      Number of LOCed OPADs:                     4 out of       4  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                       105 out of     116   90%
  Number of RAMB8BWERs:                          5 out of     232    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  39 out of     376   10%
    Number used as ILOGIC2s:                    39
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  35 out of     376    9%
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of GTPA1_DUALs:                         2 out of       2  100%
    Number of LOCed GTPA1_DUALs:                 2 out of       2  100%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           45
Average Fanout of Non-Clock Nets:                3.45

Peak Memory Usage:  420 MB
Total REAL time to MAP completion:  3 mins 16 secs 
Total CPU time to MAP completion:   3 mins 12 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal MOD0_2 connected to top level port MOD0_2 has been
   removed.
WARNING:MapLib:701 - Signal MOD2_2 connected to top level port MOD2_2 has been
   removed.
WARNING:MapLib:701 - Signal RX_LOSS_2 connected to top level port RX_LOSS_2 has
   been removed.
WARNING:MapLib:701 - Signal TX_FAULT_2 connected to top level port TX_FAULT_2
   has been removed.
WARNING:MapLib:701 - Signal MOD0_1 connected to top level port MOD0_1 has been
   removed.
WARNING:MapLib:701 - Signal MOD2_1 connected to top level port MOD2_1 has been
   removed.
WARNING:MapLib:701 - Signal RX_LOSS_1 connected to top level port RX_LOSS_1 has
   been removed.
WARNING:MapLib:701 - Signal TX_FAULT_1 connected to top level port TX_FAULT_1
   has been removed.
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<0> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<0>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<0>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<1> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<1>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<1>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<2> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<2>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<2>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<3> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<3>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<3>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<4> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<4>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<4>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<5> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<5>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<5>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<6> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<6>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<6>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<7> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<7>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<7>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<8> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<8>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<8>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<9> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<9>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_OUT_BUF" has
   property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<9>."
WARNING:Pack:2693 - The I/O component BUS_STB_PAD has conflicting SLEW property
   values. The symbol "BUS_STB_PAD" has property value "FAST." The symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/stb_buf" has property value "SLOW."
   The system will use the property value attached to symbol "BUS_STB_PAD."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<10> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<10>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<10>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<11> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<11>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<11>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<12> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<12>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<12>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<20> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<20>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<20>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<13> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<13>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<13>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<21> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<21>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<21>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<14> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<14>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<14>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<22> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<22>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<22>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<30> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<30>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<30>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<15> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<15>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<15>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<23> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<23>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<23>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<31> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<31>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<31>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<16> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<16>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<16>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<24> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<24>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<24>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<17> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<17>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<17>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<25> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<25>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<25>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<18> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<18>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<18>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<26> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<26>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<26>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<19> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<19>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<19>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<27> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<27>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<27>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<28> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<28>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<28>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD<29> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD<29>" has property value "FAST." The
   symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_OUT_BUF"
   has property value "SLOW." The system will use the property value attached to
   symbol "BUS_AD_PAD<29>."
WARNING:Pack:2693 - The I/O component BUS_WE_PAD has conflicting SLEW property
   values. The symbol "BUS_WE_PAD" has property value "FAST." The symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/we_buf" has property value "SLOW." The
   system will use the property value attached to symbol "BUS_WE_PAD."
WARNING:Pack:2693 - The I/O component BUS_M_RDY has conflicting SLEW property
   values. The symbol "BUS_M_RDY" has property value "FAST." The symbol
   "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/m_rdy_buf" has property value "SLOW."
   The system will use the property value attached to symbol "BUS_M_RDY."
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
WARNING:PhysDesignRules:372 - Gated clock. Clock net control4<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net control3<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<13> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u_Aurora_FPGA_BUS/control2<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u_Aurora_FPGA_BUS/control1<13> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<4>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<5>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<6>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<2>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<3>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs (RAMB8BWER).  9K Block RAM initialization
   data, both user defined and default, may be incorrect and should not be used.  For more information, please reference
   Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:54 - 'xc6slx45t' is a WebPack part.
INFO:LIT:243 - Logical network N35 has no load.
INFO:LIT:243 - Logical network N36 has no load.
INFO:LIT:243 - Logical network N37 has no load.
INFO:LIT:243 - Logical network N38 has no load.
INFO:LIT:243 - Logical network N39 has no load.
INFO:LIT:243 - Logical network N40 has no load.
INFO:LIT:243 - Logical network N41 has no load.
INFO:LIT:243 - Logical network N42 has no load.
INFO:LIT:243 - Logical network N43 has no load.
INFO:LIT:243 - Logical network N44 has no load.
INFO:LIT:243 - Logical network N45 has no load.
INFO:LIT:243 - Logical network N46 has no load.
INFO:LIT:243 - Logical network N47 has no load.
INFO:LIT:243 - Logical network N48 has no load.
INFO:LIT:243 - Logical network N49 has no load.
INFO:LIT:243 - Logical network N50 has no load.
INFO:LIT:243 - Logical network N51 has no load.
INFO:LIT:243 - Logical network N52 has no load.
INFO:LIT:243 - Logical network N53 has no load.
INFO:LIT:243 - Logical network N54 has no load.
INFO:LIT:243 - Logical network N55 has no load.
INFO:LIT:243 - Logical network N56 has no load.
INFO:LIT:243 - Logical network N57 has no load.
INFO:LIT:243 - Logical network N58 has no load.
INFO:LIT:243 - Logical network N59 has no load.
INFO:LIT:243 - Logical network N60 has no load.
INFO:LIT:243 - Logical network N61 has no load.
INFO:LIT:243 - Logical network N62 has no load.
INFO:LIT:243 - Logical network N63 has no load.
INFO:LIT:243 - Logical network N64 has no load.
INFO:LIT:243 - Logical network N65 has no load.
INFO:LIT:243 - Logical network N66 has no load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_wr_fifo_full_1 has no
   load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/wr_fifo_almost_empty_1 has no
   load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_wr_fifo_prog_full_1 has
   no load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_wr_fifo_full_2 has no
   load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/wr_fifo_almost_empty_2 has no
   load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_wr_fifo_prog_full_2 has
   no load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_rd_fifo_almost_empty_1
   has no load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_rd_fifo_prog_empty_1 has
   no load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_rd_fifo_almost_empty_2
   has no load.
INFO:LIT:243 - Logical network u_Aurora_FPGA_BUS/Aurora_rd_fifo_prog_empty_2 has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU
   [0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SR
   L_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU
   [0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SR
   L_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRI
   G/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U
   _CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO has no load.
INFO:LIT:243 - Logical network
   u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/warn_cc_i has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<9> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<8> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<7> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<6> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<5> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<4> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<3> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<2> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<1> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<17> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<16> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<15> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<14> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<13> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<12> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<11> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<10> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<9> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<8> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/partner_empty_slots_valid has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<17> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<16> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<15> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<14> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<13> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<12> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<11> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<10> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<9> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<8> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<7> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<6> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<5> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<4> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<3> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<2> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<1> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/u_Aurora_ctrl/empty_slots<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/rx_pad_striped_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/rx_pad_striped_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/rx_pe_data_v_striped_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/rx_ecp_striped_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/rx_ecp_striped_i<1> has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/aurora_module_i/got_a_i<0> has no
   load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/aurora_module_i/got_a_i<1> has no
   load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/aurora_module_i/got_a_i<2> has no
   load.
INFO:LIT:243 - Logical network u_Aurora_unit_1/aurora_module_i/got_a_i<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<3> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<2> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<1> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<3> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<2> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<1> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<31> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<30> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<29> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<28> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<27> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<26> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<25> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<24> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<23> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<22> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<21> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<20> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<19> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<18> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<17> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<16> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<15> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<14> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<13> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<12> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<11> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<10> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<9> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<8> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<7> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<6> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<5> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<4> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTPCLKOUT_OUT<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXREALIGN_OUT_unused has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TX1N_OUT_unused has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TX1P_OUT_unused has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<1>
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<0>
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<
   1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<
   2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<
   1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<
   2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<
   1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/TXBUFSTATUS0_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/PLLLKDET1_OUT has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE0_OUT
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE1_OUT
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
   MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_
   GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/warn_cc_i has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<9> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<8> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<7> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<6> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<5> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<4> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<3> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<2> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<1> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<17> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<16> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<15> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<14> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<13> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<12> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<11> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<10> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<9> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<8> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<7> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<6> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<5> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<4> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<3> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/partner_empty_slots_valid has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<17> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<16> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<15> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<14> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<13> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<12> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<11> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<10> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<9> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<8> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<7> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<6> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<5> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<4> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<3> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<2> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<1> has
   no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/u_Aurora_ctrl/empty_slots<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generato
   r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SPO has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/rx_pad_striped_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/rx_pad_striped_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/rx_pe_data_v_striped_i<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/rx_ecp_striped_i<0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/rx_ecp_striped_i<1> has no load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/aurora_module_i/got_a_i<0> has no
   load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/aurora_module_i/got_a_i<1> has no
   load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/aurora_module_i/got_a_i<2> has no
   load.
INFO:LIT:243 - Logical network u_Aurora_unit_2/aurora_module_i/got_a_i<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<3> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<2> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<1> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<3> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<2> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<1> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<0> has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<31> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<30> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<29> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<28> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<27> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<26> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<25> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<24> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<23> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<22> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<21> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<20> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<19> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<18> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<17> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<16> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<15> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<14> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<13> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<12> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<11> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<10> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<9> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<8> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<7> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<6> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<5> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<4> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<3> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<2> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTPCLKOUT_OUT<1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<1> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<0> has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXREALIGN_OUT_unused has no
   load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TX1N_OUT_unused has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TX1P_OUT_unused has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<1>
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<0>
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<
   1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<
   2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<
   1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<
   2> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<
   1> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/TXBUFSTATUS0_OUT<
   0> has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/PLLLKDET1_OUT has
   no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE0_OUT
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE1_OUT
   has no load.
INFO:LIT:243 - Logical network
   u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
   MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_
   GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network XLXI_9/xMOD0 has no load.
INFO:LIT:243 - Logical network XLXI_9/xMOD2 has no load.
INFO:LIT:243 - Logical network XLXI_9/xTX_FAULT has no load.
INFO:LIT:243 - Logical network XLXI_9/xRX_LOSS_N has no load.
INFO:LIT:243 - Logical network XLXI_8/xMOD0 has no load.
INFO:LIT:243 - Logical network XLXI_8/xMOD2 has no load.
INFO:LIT:243 - Logical network XLXI_8/xTX_FAULT has no load.
INFO:LIT:243 - Logical network XLXI_8/xRX_LOSS_N has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<6> has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<5> has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<4> has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<3> has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<2> has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<1> has no load.
INFO:LIT:243 - Logical network XLXI_4/aurora_ctrl<0> has no load.
INFO:LIT:243 - Logical network u_fifo_pool_2/fifo_wr_full has no load.
INFO:LIT:243 - Logical network
   u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.wr/gwss.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network u_fifo_pool_1/fifo_wr_full has no load.
INFO:LIT:243 - Logical network
   u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.wr/gwss.wsts/ram_full_i has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV u_Aurora_unit_1/clock_module_i/pll_adv_i.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV u_Aurora_unit_2/clock_module_i/pll_adv_i.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 991 block(s) removed
 876 block(s) optimized away
1121 signal(s) removed
1338 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT" (SFF)
removed.
Loadless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORA
GE_QUAL.U_CAP_B" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORA
GE_QUAL.U_CAP_B" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[10].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[11].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[12].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[13].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[14].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[6].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[7].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[8].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE
_ID_SEL/I4.FI[9].U_LUT" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_DSR" (ROM) removed.
Loadless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/
U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM) removed.
Loadless block "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_
CAP_B" (ROM) removed.
Loadless block "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_
CAP_B" (ROM) removed.
The signal "control3<35>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O113" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O112" is sourceless and has been removed.
The signal "control3<34>" is sourceless and has been removed.
The signal "control3<33>" is sourceless and has been removed.
The signal "control3<32>" is sourceless and has been removed.
The signal "control3<31>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O112" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O111" is sourceless and has been removed.
The signal "control3<30>" is sourceless and has been removed.
The signal "control3<29>" is sourceless and has been removed.
The signal "control3<28>" is sourceless and has been removed.
The signal "control3<27>" is sourceless and has been removed.
The signal "control3<26>" is sourceless and has been removed.
The signal "control3<25>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O19" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O18" is sourceless and has been removed.
The signal "control3<24>" is sourceless and has been removed.
The signal "control3<23>" is sourceless and has been removed.
The signal "control3<22>" is sourceless and has been removed.
The signal "control3<21>" is sourceless and has been removed.
The signal "control3<19>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O18" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O17" is sourceless and has been removed.
The signal "control3<18>" is sourceless and has been removed.
The signal "control3<17>" is sourceless and has been removed.
The signal "control3<16>" is sourceless and has been removed.
The signal "control3<15>" is sourceless and has been removed.
The signal "control3<11>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O111" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O110" is sourceless and has been removed.
The signal "control3<10>" is sourceless and has been removed.
The signal "control3<7>" is sourceless and has been removed.
The signal "control4<35>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O113" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O112" is sourceless and has been removed.
The signal "control4<34>" is sourceless and has been removed.
The signal "control4<33>" is sourceless and has been removed.
The signal "control4<32>" is sourceless and has been removed.
The signal "control4<31>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O112" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O111" is sourceless and has been removed.
The signal "control4<30>" is sourceless and has been removed.
The signal "control4<29>" is sourceless and has been removed.
The signal "control4<28>" is sourceless and has been removed.
The signal "control4<27>" is sourceless and has been removed.
The signal "control4<26>" is sourceless and has been removed.
The signal "control4<25>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O19" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O18" is sourceless and has been removed.
The signal "control4<24>" is sourceless and has been removed.
The signal "control4<23>" is sourceless and has been removed.
The signal "control4<22>" is sourceless and has been removed.
The signal "control4<21>" is sourceless and has been removed.
The signal "control4<19>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O18" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O17" is sourceless and has been removed.
The signal "control4<18>" is sourceless and has been removed.
The signal "control4<17>" is sourceless and has been removed.
The signal "control4<16>" is sourceless and has been removed.
The signal "control4<15>" is sourceless and has been removed.
The signal "control4<11>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O111" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O110" is sourceless and has been removed.
The signal "control4<10>" is sourceless and has been removed.
The signal "control4<7>" is sourceless and has been removed.
The signal "control5<35>" is sourceless and has been removed.
 Sourceless block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28"
(ROM) removed.
  The signal
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O27" is
sourceless and has been removed.
The signal "control5<34>" is sourceless and has been removed.
The signal "control5<33>" is sourceless and has been removed.
The signal "control5<32>" is sourceless and has been removed.
The signal "control5<31>" is sourceless and has been removed.
 Sourceless block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O27"
(ROM) removed.
  The signal
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O26" is
sourceless and has been removed.
The signal "control5<30>" is sourceless and has been removed.
The signal "control5<29>" is sourceless and has been removed.
The signal "control5<28>" is sourceless and has been removed.
The signal "control5<27>" is sourceless and has been removed.
The signal "control5<26>" is sourceless and has been removed.
The signal "control5<25>" is sourceless and has been removed.
 Sourceless block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24"
(ROM) removed.
  The signal
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23" is
sourceless and has been removed.
The signal "control5<24>" is sourceless and has been removed.
The signal "control5<23>" is sourceless and has been removed.
The signal "control5<22>" is sourceless and has been removed.
The signal "control5<21>" is sourceless and has been removed.
The signal "control5<20>" is sourceless and has been removed.
The signal "control5<19>" is sourceless and has been removed.
 Sourceless block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23"
(ROM) removed.
  The signal
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22" is
sourceless and has been removed.
The signal "control5<18>" is sourceless and has been removed.
The signal "control5<17>" is sourceless and has been removed.
The signal "control5<16>" is sourceless and has been removed.
The signal "control5<15>" is sourceless and has been removed.
The signal "control5<14>" is sourceless and has been removed.
The signal "control5<13>" is sourceless and has been removed.
 Sourceless block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O26"
(ROM) removed.
  The signal
"XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25" is
sourceless and has been removed.
The signal "control5<12>" is sourceless and has been removed.
The signal "control5<11>" is sourceless and has been removed.
The signal "control5<10>" is sourceless and has been removed.
The signal "control5<9>" is sourceless and has been removed.
The signal "control5<8>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_full_1" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/wr_fifo_almost_empty_1" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_prog_full_1" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/control2<35>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O113" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O112" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<34>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<33>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<32>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<31>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O112" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O111" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<30>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<29>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<28>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<27>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<26>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<25>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O19" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O18" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<24>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<23>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<22>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<21>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<19>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O18" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O17" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<18>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<17>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<16>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<15>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<11>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O111" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O110" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<10>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control2<7>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_full_2" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/wr_fifo_almost_empty_2" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_prog_full_2" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_almost_empty_1" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_prog_empty_1" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_almost_empty_2" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_prog_empty_2" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/control1<35>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O113" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O112" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<34>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<33>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<32>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<31>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O112" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O111" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<30>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<29>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<28>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<27>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<26>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<25>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O19" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O18" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<24>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<23>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<22>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<21>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<19>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O18" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O17" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<18>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<17>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<16>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<15>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<11>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O111" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_M
UX/I1.U_MUX2/Mmux_O110" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<10>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/control1<7>" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/XLXN_2" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0
].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/
U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0
].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/
U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<35>" is sourceless and
has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<34>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<33>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<32>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<31>" is sourceless and
has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<30>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<29>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<28>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<27>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<26>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<25>" is sourceless and
has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<24>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<23>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<22>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<21>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<19>" is sourceless and
has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<18>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<17>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<16>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<15>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<11>" is sourceless and
has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111" (ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/
U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110" is sourceless and has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<10>" is sourceless and
has been removed.
The signal "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<7>" is sourceless and
has been removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/
U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_G
ANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless
and has been removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<15>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[15].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[15].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[15].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[15].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[15].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[15].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<14>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[14].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[14].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[14].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[14].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[14].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[14].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<13>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[13].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[13].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[13].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[13].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[13].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[13].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<12>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[12].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[12].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[12].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[12].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[12].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[12].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<11>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[11].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[11].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[11].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[11].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[11].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[11].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[7].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[7].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[7].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[7].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[7].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[7].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL
<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[6].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[6].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[6].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[6].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[6].U_LCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[6].U_LCE" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/N0" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_31_o_MUX_53_o" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1" (ROM)
removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o" is
sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1_SW0"
(ROM) removed.
      The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/N2" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_37_o_MUX_59_o1" (ROM)
removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_GND_37_o_MUX_59_o" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_37_o_MUX_59_o1_SW0"
(ROM) removed.
      The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/N4" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wr_pntr_plus1<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o4" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/N0" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_31_o_MUX_53_o" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1" (ROM)
removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o" is
sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1_SW0"
(ROM) removed.
      The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/N2" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_37_o_MUX_59_o1" (ROM)
removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_GND_37_o_MUX_59_o" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_37_o_MUX_59_o1_SW0"
(ROM) removed.
      The signal "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/N4" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[8]_adjusted_rd_pntr_wr_in
v_pad[8]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wr_pntr_plus1<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o4" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/N0" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_31_o_MUX_53_o" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1" (ROM)
removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o" is
sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1_SW0"
(ROM) removed.
      The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/N2" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_35_o_MUX_57_o" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o4" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/N14" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o13"
(ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o12" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o15"
(ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o13" is
sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" is sourceless and has been
removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/N0" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_30_o_GND_30_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
0>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<0>" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" (MUX) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<0
>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
1>" (XOR) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<1>" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" (MUX) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<1
>" is sourceless and has been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
2>" (XOR) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" (MUX) removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<2
>" is sourceless and has been removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
3>" (XOR) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<3>" is
sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
       Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" (MUX) removed.
        The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<3
>" is sourceless and has been removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
4>" (XOR) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<4>" is
sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
         Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" (MUX) removed.
          The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<4
>" is sourceless and has been removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
5>" (XOR) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<5>" is
sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
           Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" (MUX) removed.
            The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<5
>" is sourceless and has been removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
6>" (XOR) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<6>" is
sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
             Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" (MUX) removed.
              The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_cy<6
>" is sourceless and has been removed.
               Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_xor<
7>" (XOR) removed.
                The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/GND_39_o_GND_39_o_sub_2_OUT<7>" is
sourceless and has been removed.
                 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_31_o_MUX_53_o" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1" (ROM)
removed.
      The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o" is
sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless and has
been removed.
     Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[7]_GND_28_o_LessThan_7_o1_SW0"
(ROM) removed.
      The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/N2" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv_pad[
8]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is sourceless
and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_35_o_MUX_57_o" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" is sourceless and has been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o4" (ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" is sourceless and has
been removed.
The signal "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/N14" is sourceless and has been
removed.
 Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o13"
(ROM) removed.
  The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o12" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o15"
(ROM) removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" is sourceless and has
been removed.
The signal
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o13" is
sourceless and has been removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<17>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<7>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<7>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
8" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<16>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<6>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<6>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<6>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
7" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<15>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<5>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<5>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<5>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
6" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<14>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<4>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<4>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<4>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
5" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<13>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<3>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<3>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<3>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
4" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<12>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<2>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<2>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<2>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<2>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
3" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<11>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<1>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<1>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<1>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<1>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
2" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
(FF) removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/fifo_cnt_t<10>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<0>" (MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<0>" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<0>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<0>" (XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
1" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
(FF) removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o15_F" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/N10" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o15" (MUX) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.going_aempty_
PWR_20_o_MUX_45_o" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i"
(FF) removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o15_G" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/N11" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_
29_o_MUX_46_o" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv"
is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o1" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2
" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o14" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o13" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o11" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<7>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<7>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<7>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<7>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count8" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<6>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<6>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<6>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count7" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<5>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<5>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<5>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<5>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count6" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<4>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<4>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<4>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count5" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<3>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<3>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count4" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<2>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<2>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<2>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count3" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<1>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<1>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count2" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>"
(MUX) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>"
(ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<0>"
(XOR) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count1" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless
and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o15" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.going_afull_PWR_29_o_
MUX_49_o" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o15_F" (ROM) removed.
  The signal "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N10" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o15" (MUX) removed.
    The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.going_aempty_PWR_20_o
_MUX_45_o" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" (FF)
removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o15_G" (ROM) removed.
  The signal "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N11" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_29_o_MUX
_46_o" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF)
removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o1" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o14" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o13" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o11" (ROM) removed.
  The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o1" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o15_SW0" (ROM) removed.
    The signal "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N7" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o12" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o11" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o11" is sourceless and has been removed.
The signal "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N8" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<0>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<0>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<0>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<0>" is
sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<31>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<30>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<29>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<28>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<27>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<26>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<25>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<24>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<23>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<22>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<21>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<20>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<19>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<18>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<17>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<16>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<15>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<14>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<13>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<12>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<11>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<10>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<9>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<8>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<7>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<6>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<5>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<4>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<3>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<2>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<1>"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<0>"
is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<0>" is
sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTPCLKOUT_OUT<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<0>" is
sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/RXREALIGN_OUT_unused"
is sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TX1N_OUT_unused" is
sourceless and has been removed.
The signal "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/TX1P_OUT_unused" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<1>"
is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<0>"
is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<1>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<2>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<1>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<2>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<1>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/TXBUFSTATUS0_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/PLLLKDET1_OUT" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE0_OUT" is
sourceless and has been removed.
The signal
"u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE1_OUT" is
sourceless and has been removed.
The signal "u_Aurora_unit_1/clock_module_i/tied_to_vcc_i" is sourceless and has
been removed.
The signal
"u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<17>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<7>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<7>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<7>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
8" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<16>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<6>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<6>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<6>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<6>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
7" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<15>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<5>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<5>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<5>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<5>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
6" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<14>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<4>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<4>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<4>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<4>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
5" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<13>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<3>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<3>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<3>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<3>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
4" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<12>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<2>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<2>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<2>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<2>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
3" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<11>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<1>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<1>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<1>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<1>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
2" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1"
(FF) removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/fifo_cnt_t<10>" is sourceless and has
been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<0>" (MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<0>" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_lut<0>" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
_xor<0>" (XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count
1" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0"
(FF) removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o15_F" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/N10" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o15" (MUX) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.going_aempty_
PWR_20_o_MUX_45_o" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i"
(FF) removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o15_G" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/N11" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_
29_o_MUX_46_o" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv"
is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o1" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2
" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o14" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o13" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o11" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<7>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<7>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<7>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<7>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count8" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<6>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<6>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<6>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count7" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<5>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<5>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<5>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<5>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count6" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<4>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<4>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<4>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count5" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<3>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<3>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count4" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<2>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<2>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<2>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count3" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<1>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<1>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count2" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>"
(MUX) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>"
is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>"
(ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>"
is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<0>"
(XOR) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count1" is
sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless
and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o15" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.going_afull_PWR_29_o_
MUX_49_o" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o15_F" (ROM) removed.
  The signal "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N10" is
sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o15" (MUX) removed.
    The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.going_aempty_PWR_20_o
_MUX_45_o" is sourceless and has been removed.
     Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" (FF)
removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o15_G" (ROM) removed.
  The signal "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N11" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_29_o_MUX
_46_o" is sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF)
removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o1" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o14" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o13" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2" is
sourceless and has been removed.
 Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o11" (ROM) removed.
  The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o1" is sourceless and has been removed.
   Sourceless block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o15_SW0" (ROM) removed.
    The signal "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N7" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o12" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o11" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o11" is sourceless and has been removed.
The signal "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/N8" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISCOMMA_OUT_unused<0>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXCHARISK_OUT_unused<0>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDISPERR_OUT_unused<0>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<3>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXNOTINTABLE_OUT_unused<0>" is
sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<31>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<30>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<29>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<28>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<27>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<26>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<25>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<24>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<23>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<22>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<21>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<20>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<19>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<18>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<17>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<16>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<15>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<14>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<13>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<12>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<11>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<10>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<9>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<8>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<7>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<6>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<5>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<4>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<3>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<2>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<1>"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXDATA_OUT_unused<0>"
is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<2>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXBUFERR_OUT_unused<0>" is
sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTPCLKOUT_OUT<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<1>" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TXBUFERR_OUT_unused<0>" is
sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/RXREALIGN_OUT_unused"
is sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TX1N_OUT_unused" is
sourceless and has been removed.
The signal "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/TX1P_OUT_unused" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<1>"
is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT1_OUT<0>"
is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<1>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXBUFSTATUS0_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<2>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<1>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT0_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<2>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<1>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RXCLKCORCNT1_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/TXBUFSTATUS0_OUT<0>
" is sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/PLLLKDET1_OUT" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE0_OUT" is
sourceless and has been removed.
The signal
"u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/RESETDONE1_OUT" is
sourceless and has been removed.
The signal "u_Aurora_unit_2/clock_module_i/tied_to_vcc_i" is sourceless and has
been removed.
The signal
"u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal "XLXI_9/XLXN_32" is sourceless and has been removed.
 Sourceless block "XLXI_9/XLXI_17" (BUF) removed.
  The signal "XLXI_9/xMOD0" is sourceless and has been removed.
The signal "XLXI_9/XLXN_33" is sourceless and has been removed.
 Sourceless block "XLXI_9/XLXI_18" (BUF) removed.
  The signal "XLXI_9/xMOD2" is sourceless and has been removed.
The signal "XLXI_9/XLXN_38" is sourceless and has been removed.
 Sourceless block "XLXI_9/XLXI_22" (BUF) removed.
  The signal "XLXI_9/XLXN_34" is sourceless and has been removed.
   Sourceless block "XLXI_9/XLXI_19" (BUF) removed.
    The signal "XLXI_9/xRX_LOSS_N" is sourceless and has been removed.
The signal "XLXI_9/XLXN_35" is sourceless and has been removed.
 Sourceless block "XLXI_9/XLXI_20" (BUF) removed.
  The signal "XLXI_9/xTX_FAULT" is sourceless and has been removed.
The signal "XLXI_8/XLXN_32" is sourceless and has been removed.
 Sourceless block "XLXI_8/XLXI_17" (BUF) removed.
  The signal "XLXI_8/xMOD0" is sourceless and has been removed.
The signal "XLXI_8/XLXN_33" is sourceless and has been removed.
 Sourceless block "XLXI_8/XLXI_18" (BUF) removed.
  The signal "XLXI_8/xMOD2" is sourceless and has been removed.
The signal "XLXI_8/XLXN_38" is sourceless and has been removed.
 Sourceless block "XLXI_8/XLXI_22" (BUF) removed.
  The signal "XLXI_8/XLXN_34" is sourceless and has been removed.
   Sourceless block "XLXI_8/XLXI_19" (BUF) removed.
    The signal "XLXI_8/xRX_LOSS_N" is sourceless and has been removed.
The signal "XLXI_8/XLXN_35" is sourceless and has been removed.
 Sourceless block "XLXI_8/XLXI_20" (BUF) removed.
  The signal "XLXI_8/xTX_FAULT" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<6>" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<5>" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<4>" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<3>" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<2>" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<1>" is sourceless and has been removed.
The signal "XLXI_4/aurora_ctrl<0>" is sourceless and has been removed.
The signal "u_fifo_pool_2/fifo_wr_full" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR_50_o_MUX_22_o11" (ROM) removed.
  The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.going_aempty_PWR_50_o_MUX_22_o" is sourceless and has
been removed.
   Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" (FF) removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<4>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[5].gms.ms" (MUX) removed.
  The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.comp2" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<5>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<3>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<4>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<2>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<3>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<1>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<2>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<0>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<1>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR_92_o_MUX_37_o11" (ROM) removed.
  The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.going_aempty_PWR_92_o_MUX_37_o" is sourceless and has
been removed.
   Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" (FF) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<5>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[6].gms.ms" (MUX) removed.
  The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.comp2" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<6>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<4>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[5].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<5>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<3>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<4>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<2>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<3>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<1>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<2>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<0>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<1>" is sourceless and has been removed.
The signal
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[0].gm1.m1" (MUX) removed.
The signal "u_fifo_pool_1/fifo_wr_full" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR_50_o_MUX_22_o11" (ROM) removed.
  The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.going_aempty_PWR_50_o_MUX_22_o" is sourceless and has
been removed.
   Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" (FF) removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<4>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[5].gms.ms" (MUX) removed.
  The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.comp2" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<5>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<3>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<4>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<2>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<3>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<1>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<2>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<0>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<1>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR_92_o_MUX_37_o11" (ROM) removed.
  The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.going_aempty_PWR_92_o_MUX_37_o" is sourceless and has
been removed.
   Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i" (FF) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<5>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[6].gms.ms" (MUX) removed.
  The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.comp2" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<6>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<4>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[5].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<5>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<3>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<4>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<2>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<3>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<1>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<2>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.carrynet<0>" is sourceless and has been
removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<1>" is sourceless and has been removed.
The signal
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/gmux.gm[0].gm1.m1" (MUX) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "MOD0_1" is unused and has been removed.
 Unused block "MOD0_1" (PAD) removed.
The signal "MOD0_2" is unused and has been removed.
 Unused block "MOD0_2" (PAD) removed.
The signal "MOD2_1" is unused and has been removed.
 Unused block "MOD2_1" (PAD) removed.
The signal "MOD2_2" is unused and has been removed.
 Unused block "MOD2_2" (PAD) removed.
The signal "RX_LOSS_1" is unused and has been removed.
 Unused block "RX_LOSS_1" (PAD) removed.
The signal "RX_LOSS_2" is unused and has been removed.
 Unused block "RX_LOSS_2" (PAD) removed.
The signal "TX_FAULT_1" is unused and has been removed.
 Unused block "TX_FAULT_1" (PAD) removed.
The signal "TX_FAULT_2" is unused and has been removed.
 Unused block "TX_FAULT_2" (PAD) removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[2].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block
"XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[6].ASYNC_OUT_CELL/USER_REG" (FF)
removed.
Unused block "XLXI_8/XLXI_1" (BUF) removed.
Unused block "XLXI_8/XLXI_4" (BUF) removed.
Unused block "XLXI_8/XLXI_5" (BUF) removed.
Unused block "XLXI_8/XLXI_8" (BUF) removed.
Unused block "XLXI_9/XLXI_1" (BUF) removed.
Unused block "XLXI_9/XLXI_4" (BUF) removed.
Unused block "XLXI_9/XLXI_5" (BUF) removed.
Unused block "XLXI_9/XLXI_8" (BUF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_31_o_MUX_53_o11" (ROM)
removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o13_SW0"
(ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o14"
(ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/XST_VCC" (ONE) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_31_o_MUX_53_o11" (ROM)
removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o13_SW0"
(ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_35_o_MUX_57_o14"
(ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/XST_VCC" (ONE) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_31_o_MUX_53_o11" (ROM)
removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<0>" (MUX) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wr_pntr_plus3<1>_inv1_INV_0" (BUF) removed.
Unused block "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/XST_VCC" (ONE) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[8]_rd_pntr_inv
_pad[8]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_30_o_GND_30_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o1" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o2" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_3_o3" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_31_o_MUX_53_o11" (ROM)
removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_cy<0>" (MUX) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[8]_adjusted_rd_pntr_
wr_inv_pad[8]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
0>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
1>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
2>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
3>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
4>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
5>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
6>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_GND_39_o_GND_39_o_sub_2_OUT<7:0>_lut<
7>" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wr_pntr_plus3<1>_inv1_INV_0" (BUF) removed.
Unused block "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/XST_VCC" (ONE) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[11].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[12].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[13].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[14].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[15].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[6].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMM
AND_SEL/I4.FI[7].U_LUT" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[10].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[1].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[2].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[3].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[3].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[4].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[5].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[8].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[0].F_CMD[9].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[10].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[1].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[2].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[3].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[3].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[4].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[5].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[8].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[1].F_CMD[9].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[10].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[1].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[2].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[3].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[3].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[4].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[5].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[8].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[2].F_CMD[9].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[10].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[1].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[2].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[3].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[3].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[4].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[5].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[8].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[3].F_CMD[9].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[10].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[1].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[2].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[3].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[3].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[4].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[5].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[8].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[4].F_CMD[9].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[0].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[10].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[10].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[1].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[2].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[3].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[4].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[4].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[5].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[5].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[8].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[8].U_LCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[9].U_HCE" (ROM) removed.
Unused block
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F
_NCP[5].F_CMD[9].U_LCE" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_29_
o_MUX_46_o11" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv1" (ROM)
removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o11" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o12" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2" (FF)
removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o12" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o13" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o15_SW1" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2" (FF)
removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int
_GND_29_o_MUX_46_o11" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv1"
(ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o11" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o12" (ROM) removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2
" (FF) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_29_
o_MUX_46_o11" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv1" (ROM)
removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o11" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_aempty_PWR
_20_o_MUX_45_o12" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2" (FF)
removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o12" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o13" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_gaf.going_afull_PWR_
29_o_MUX_49_o15_SW1" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/
gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2" (FF)
removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int
_GND_29_o_MUX_46_o11" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv1"
(ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o11" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_gae.going_ae
mpty_PWR_20_o_MUX_45_o12" (ROM) removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF)
removed.
Unused block
"u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2
" (FF) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<0>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<1>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<2>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<3>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<4>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<5>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<6>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<0>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<1>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<2>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<3>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<4>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<5>1" (ROM) removed.
Unused block
"u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<0>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<1>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<2>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<3>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<4>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<5>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/grss.rsts/gae.c3/v1<6>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<0>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<1>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<2>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<3>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<4>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/grss.rsts/gae.c3/v1<5>1" (ROM) removed.
Unused block
"u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
FDE 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_DATA_OUT
   optimized to 0
LUT4 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/F_STAT[4].I_STAT.U_STAT
LUT4 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/F_STAT[6].I_STAT.U_STAT
LUT4 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/F_STAT[7].I_STAT.U_STAT
LUT6
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
LUT6
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29
GND 		XLXI_4/u_Aurora_vioa/XST_GND
VCC 		XLXI_4/u_Aurora_vioa/XST_VCC
GND 		XLXI_47/XST_GND
VCC 		XLXI_47/XST_VCC
GND 		XLXI_50/XST_GND
VCC 		XLXI_50/XST_VCC
GND 		XLXI_67/XST_GND
VCC 		XLXI_67/XST_VCC
GND 		XLXI_70/XST_GND
VCC 		XLXI_70/XST_VCC
GND 		XLXI_74
GND 		XLXI_8/XLXI_7
GND 		XLXI_9/XLXI_7
GND 		u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/XST_GND
GND 		u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/XST_GND
GND 		u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/XST_GND
GND 		u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_16/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/XST_VCC
LUT4
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].
I_STAT.U_STAT
LUT6
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_
MUX/I1.U_MUX2/Mmux_O110
LUT6
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_
MUX/I1.U_MUX2/Mmux_O114
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/XST_GND
GND 		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/XST_VCC
VCC 		u_Aurora_FPGA_BUS/XLXI_17/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/XST_VCC
LUT4
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].
I_STAT.U_STAT
LUT6
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_
MUX/I1.U_MUX2/Mmux_O110
LUT6
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_
MUX/I1.U_MUX2/Mmux_O114
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/XST_VCC
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/XST_GND
GND 		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_20/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_20/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_24/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_24/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_27/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_27/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_28/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_28/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_31/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_31/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_32/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_32/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_33/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_33/XST_VCC
GND 		u_Aurora_FPGA_BUS/XLXI_34/XST_GND
VCC 		u_Aurora_FPGA_BUS/XLXI_34/XST_VCC
GND 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/XST_GND
VCC 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/XST_VCC
GND 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/XST_GND
VCC 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/XST_VCC
GND 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/XST_GND
VCC 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/XST_VCC
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/F_SSTAT[6].I_STAT.U_STAT
LUT6
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
LUT6
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[10].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/XST_VCC
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[9].U_GAND_SRL_SLICE/XST_GND
GND 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/XST_GND
VCC 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/XST_VCC
GND 		u_Aurora_FPGA_BUS/u_gnd
VCC 		u_Aurora_unit_1/XST_VCC
GND
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/XST_GND
VCC
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/XST_VCC
GND
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_sym_dec_4byte_i/XST_GND
VCC
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_sym_dec_4byte_i/XST_VCC
GND
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_dete
ct_i/XST_GND
VCC
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_dete
ct_i/XST_VCC
GND
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/XST_GND
VCC
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/XST_VCC
GND
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen
_i/XST_GND
VCC
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen
_i/XST_VCC
GND 		u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/XST_GND
VCC 		u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/XST_VCC
GND 		u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/XST_GND
GND 		u_Aurora_unit_1/clock_module_i/XST_GND
VCC 		u_Aurora_unit_1/clock_module_i/XST_VCC
GND 		u_Aurora_unit_1/standard_cc_module_i/XST_GND
VCC 		u_Aurora_unit_1/standard_cc_module_i/XST_VCC
GND 		u_Aurora_unit_1/u_Aurora_ctrl/XST_GND
VCC 		u_Aurora_unit_1/u_Aurora_ctrl/XST_VCC
GND 		u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/XST_GND
GND 		u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/XST_VCC
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/XST_VCC
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/XST_VCC
LUT4
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_S
TAT
LUT6
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O110
LUT6
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O114
LUT3
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O17_SW2
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/XST_GND
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/XST_VCC
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/XST_GND
VCC
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/XST_VCC
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/XST_GND
GND 		u_Aurora_unit_1/u_Aurora_ctrl_ila/XST_GND
VCC 		u_Aurora_unit_1/u_Aurora_ctrl_ila/XST_VCC
GND 		u_Aurora_unit_1/u_transceiver_reset/XST_GND
VCC 		u_Aurora_unit_1/u_transceiver_reset/XST_VCC
VCC 		u_Aurora_unit_2/XST_VCC
GND
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b
10b_2_lane_init_sm_4byte_i/XST_GND
VCC
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b
10b_2_lane_init_sm_4byte_i/XST_VCC
GND
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b
10b_2_sym_dec_4byte_i/XST_GND
VCC
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b
10b_2_sym_dec_4byte_i/XST_VCC
GND
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_dete
ct_i/XST_GND
VCC
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_dete
ct_i/XST_VCC
GND
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/XST_GND
VCC
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/XST_VCC
GND
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen
_i/XST_GND
VCC
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen
_i/XST_VCC
GND 		u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/XST_GND
VCC 		u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/XST_VCC
GND 		u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/XST_GND
GND 		u_Aurora_unit_2/clock_module_i/XST_GND
VCC 		u_Aurora_unit_2/clock_module_i/XST_VCC
GND 		u_Aurora_unit_2/standard_cc_module_i/XST_GND
VCC 		u_Aurora_unit_2/standard_cc_module_i/XST_VCC
GND 		u_Aurora_unit_2/u_Aurora_ctrl/XST_GND
VCC 		u_Aurora_unit_2/u_Aurora_ctrl/XST_VCC
GND 		u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/XST_GND
GND 		u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/XST_VCC
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/XST_VCC
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/XST_VCC
LUT4
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_S
TAT
LUT6
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O110
LUT6
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O114
LUT3
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O17_SW2
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/XST_GND
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/XST_VCC
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/XST_GND
VCC
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/XST_VCC
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/XST_GND
GND
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/XST_GND
GND 		u_Aurora_unit_2/u_Aurora_ctrl_ila/XST_GND
VCC 		u_Aurora_unit_2/u_Aurora_ctrl_ila/XST_VCC
GND 		u_Aurora_unit_2/u_transceiver_reset/XST_GND
VCC 		u_Aurora_unit_2/u_transceiver_reset/XST_VCC
GND 		u_fifo_pool_1/XST_GND
VCC 		u_fifo_pool_1/XST_VCC
GND 		u_fifo_pool_1/u_fifo_16k/XST_GND
VCC 		u_fifo_pool_1/u_fifo_16k/XST_VCC
GND 		u_fifo_pool_1/u_fifo_4k/XST_GND
VCC 		u_fifo_pool_1/u_fifo_4k/XST_VCC
GND 		u_fifo_pool_2/XST_GND
VCC 		u_fifo_pool_2/XST_VCC
GND 		u_fifo_pool_2/u_fifo_16k/XST_GND
VCC 		u_fifo_pool_2/u_fifo_16k/XST_VCC
GND 		u_fifo_pool_2/u_fifo_4k/XST_GND
VCC 		u_fifo_pool_2/u_fifo_4k/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.
U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0
.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0
.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GA
ND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_G
AND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[
0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_G
AND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM
_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.
U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0
.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RP
M_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0
.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_
L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[0].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[0].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[0].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[0].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[1].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[1].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[1].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[1].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[2].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[2].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[2].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[2].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[3].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[3].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[3].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[3].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[4].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[4].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[4].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[4].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[5].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[5].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[5].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[5].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[6].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[6].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[6].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[6].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[7].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[7].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[7].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[7].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[8].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[8].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[8].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[8].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[9].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[9].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[9].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[9].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[10].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[10].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[10].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[10].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG
/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_
GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE
_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_
S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATIO
N_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATI
ON_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L
_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL
_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATI
ON_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_
BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUX
CY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MU
XCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MU
XCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SL
ICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUX
CY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MU
XCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MU
XCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.U
_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/
G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/
U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.
I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1 		u_Aurora_FPGA_BUS/XLXI_34/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_34/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_34/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_34/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_32/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_32/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_32/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_32/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_28/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_28/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_28/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_28/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_20/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_20/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_20/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_20/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_27/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_27/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_27/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_27/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_24/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_24/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_24/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_24/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_33/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_33/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_33/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_33/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_31/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_31/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_31/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/XLXI_31/Mcount_rst_cnt_xor<4>_rt
INV 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/clk1_INV_0
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<4>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<5>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy<6>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<1>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<2>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<3>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<4>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<5>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<6>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<7>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<8>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<9>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_cy<10>_rt
LUT1 		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>_rt
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_wb_reset_cnt_xor<11>_rt
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STATCMD_n
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT
/U_STAT_CNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_S
Q.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPS
TOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
INV
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
ATCMD_n
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[0].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[1].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[2].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[3].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[4].U_LUT
LUT1
		u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_ST
AT_CNT/G[5].U_LUT
LUT1 		u_Aurora_unit_1/u_Aurora_ctrl/Mcount_rst_fifo_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_1/u_Aurora_ctrl/Mcount_rst_fifo_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_1/u_Aurora_ctrl/Mcount_rst_fifo_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_1/u_Aurora_ctrl/Mcount_rst_fifo_cnt_xor<4>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<4>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<5>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<6>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<1>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<2>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<3>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<4>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<5>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<6>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<7>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<8>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<9>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<10>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<11>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<12>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<13>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<14>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<15>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<16>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<17>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<18>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<19>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<20>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<21>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_cy<22>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_cy<4>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_cy<5>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_cy<6>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<1>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<2>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<3>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<4>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<5>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<6>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<7>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<8>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<9>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<10>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<11>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<12>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<13>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<14>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<15>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<16>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<17>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<18>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<19>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<20>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_cy<21>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_gtp_reset_cnt_xor<7>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_300ms_xor<23>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_wait_rst_cnt_xor<7>_rt
LUT1 		u_Aurora_unit_1/u_transceiver_reset/Mcount_dis_100ms_xor<22>_rt
INV 		u_Aurora_unit_1/aurora_module_i/axi_to_ll_pdu_i/LL_OP_SRC_RDY_N1_INV_0
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_cy<1>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_cy<2>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_cy<3>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_cy<4>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_cy<5>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_cy<6>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b
10b_1_lane_init_sm_4byte_i/Mcount_counter1_r_xor<7>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<1>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<2>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<3>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<4>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<5>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<6>_rt
LUT1
		u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_xor<7>_rt
INV 		u_Aurora_unit_1/aurora_module_i/ll_to_axi_pdu_i/AXI4_S_OP_TVALID1_INV_0
INV 		u_Aurora_unit_1/clock_module_i/reset_n1_INV_0
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_cy<4>_rt
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_cy<5>_rt
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_cy<6>_rt
LUT1 		u_Aurora_unit_1/Mcount_init_cnt_xor<7>_rt
INV 		u_Aurora_unit_1/aurora_rst_INV_60_o1_INV_0
INV 		u_Aurora_unit_1/reset_logic_i/RESET_INV_58_o1_INV_0
INV 		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
LUT1
		u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_LUT
LUT1 		u_Aurora_unit_2/u_Aurora_ctrl/Mcount_rst_fifo_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_2/u_Aurora_ctrl/Mcount_rst_fifo_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_2/u_Aurora_ctrl/Mcount_rst_fifo_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_2/u_Aurora_ctrl/Mcount_rst_fifo_cnt_xor<4>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<4>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<5>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_cy<6>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<1>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<2>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<3>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<4>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<5>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<6>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<7>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<8>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<9>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<10>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<11>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<12>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<13>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<14>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<15>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<16>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<17>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<18>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<19>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<20>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<21>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_cy<22>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_cy<4>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_cy<5>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_cy<6>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<1>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<2>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<3>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<4>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<5>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<6>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<7>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<8>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<9>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<10>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<11>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<12>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<13>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<14>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<15>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<16>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<17>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<18>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<19>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<20>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_cy<21>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_gtp_reset_cnt_xor<7>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_300ms_xor<23>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_wait_rst_cnt_xor<7>_rt
LUT1 		u_Aurora_unit_2/u_transceiver_reset/Mcount_dis_100ms_xor<22>_rt
INV 		u_Aurora_unit_2/aurora_module_i/axi_to_ll_pdu_i/LL_OP_SRC_RDY_N1_INV_0
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<1>_rt
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<2>_rt
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<3>_rt
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<4>_rt
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<5>_rt
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_cy<6>_rt
LUT1
		u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_
i/Mcount_free_count_r_xor<7>_rt
INV 		u_Aurora_unit_2/aurora_module_i/ll_to_axi_pdu_i/AXI4_S_OP_TVALID1_INV_0
INV 		u_Aurora_unit_2/clock_module_i/reset_n1_INV_0
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_cy<1>_rt
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_cy<2>_rt
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_cy<3>_rt
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_cy<4>_rt
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_cy<5>_rt
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_cy<6>_rt
LUT1 		u_Aurora_unit_2/Mcount_init_cnt_xor<7>_rt
INV 		u_Aurora_unit_2/aurora_rst_INV_192_o1_INV_0
INV 		u_Aurora_unit_2/reset_logic_i/RESET_INV_190_o1_INV_0
INV 		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDR
GEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
LUT1
		u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U
_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_LUT
INV 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_CE_n
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_LUT
LUT1 		XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_LUT
LUT1 		XLXI_50/Mcount_blink_cnt_cy<1>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<2>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<3>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<4>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<5>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<6>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<7>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<8>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<9>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<10>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<11>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<12>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<13>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<14>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<15>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<16>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<17>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<18>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<19>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_cy<20>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<1>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<2>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<3>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<4>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<5>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<6>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<7>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<8>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<9>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<10>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<11>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<12>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<13>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<14>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<15>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<16>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<17>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<18>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<19>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<20>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<21>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<22>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<23>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_cy<24>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<1>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<2>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<3>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<4>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<5>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<6>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<7>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<8>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<9>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<10>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<11>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<12>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<13>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<14>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<15>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<16>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<17>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<18>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<19>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<20>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<21>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<22>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<23>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_cy<24>_rt
LUT1 		XLXI_50/Mcount_blink_cnt_xor<21>_rt
LUT1 		XLXI_50/Mcount_blink_valid_cnt_xor<25>_rt
LUT1 		XLXI_50/Mcount_blink_red_cnt_xor<25>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<1>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<2>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<3>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<4>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<5>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<6>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<7>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<8>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<9>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<10>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<11>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<12>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<13>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<14>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<15>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<16>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<17>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<18>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<19>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_cy<20>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<1>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<2>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<3>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<4>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<5>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<6>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<7>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<8>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<9>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<10>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<11>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<12>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<13>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<14>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<15>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<16>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<17>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<18>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<19>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<20>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<21>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<22>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<23>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_cy<24>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<1>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<2>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<3>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<4>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<5>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<6>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<7>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<8>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<9>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<10>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<11>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<12>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<13>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<14>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<15>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<16>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<17>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<18>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<19>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<20>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<21>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<22>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<23>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_cy<24>_rt
LUT1 		XLXI_47/Mcount_blink_cnt_xor<21>_rt
LUT1 		XLXI_47/Mcount_blink_valid_cnt_xor<25>_rt
LUT1 		XLXI_47/Mcount_blink_red_cnt_xor<25>_rt
LUT1 		u_fifo_pool_2/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_fifo_pool_2/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_fifo_pool_2/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_fifo_pool_2/Mcount_rst_cnt_xor<4>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_xor<11>_rt
LUT1
		u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_xor<11>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<12>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<11>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<12>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<11>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_xor<13>_rt
LUT1
		u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_xor<13>_rt
LUT1 		u_fifo_pool_1/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_fifo_pool_1/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_fifo_pool_1/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_fifo_pool_1/Mcount_rst_cnt_xor<4>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_164_o_add_0_OUT_xor<11>_rt
LUT1
		u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[11]_GND_176_o_add_0_OUT_xor<11>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<12>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<11>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<12>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<11>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<10>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<9>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<8>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<7>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<6>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<5>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<4>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<3>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_cy<2>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/rpntr/Madd_gc1.count[13]_GND_655_o_add_0_OUT_xor<13>_rt
LUT1
		u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/wpntr/Madd_gcc0.gc1.count[13]_GND_668_o_add_0_OUT_xor<13>_rt
LUT1 		XLXI_70/Mcount_rst_cnt_cy<1>_rt
LUT1 		XLXI_70/Mcount_rst_cnt_cy<2>_rt
LUT1 		XLXI_70/Mcount_rst_cnt_cy<3>_rt
LUT1 		XLXI_70/Mcount_rst_cnt_xor<4>_rt
LUT1 		XLXI_67/Mcount_rst_cnt_cy<1>_rt
LUT1 		XLXI_67/Mcount_rst_cnt_cy<2>_rt
LUT1 		XLXI_67/Mcount_rst_cnt_cy<3>_rt
LUT1 		XLXI_67/Mcount_rst_cnt_xor<4>_rt
OR2 		XLXI_5

Section 11 - Timing Report
--------------------------
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CL | SETUP       |     9.738ns|     3.062ns|       0|           0
  K_2" 78.125 MHz HIGH 50%                  | HOLD        |    -0.695ns|            |     919|      110579
                                            | MINPERIOD   |     4.800ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CL | SETUP       |     9.738ns|     3.062ns|       0|           0
  K_1" 78.125 MHz HIGH 50%                  | HOLD        |    -0.695ns|            |     919|      110579
                                            | MINPERIOD   |     4.800ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_2" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CL | MINPERIOD   |    -0.503ns|     3.703ns|       2|        1006
  K_1" 312.5 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |     5.473ns|     4.054ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clk0 = PERIOD T | HOLD        |    -0.095ns|            |     352|       33440
  IMEGRP "u_Aurora_FPGA_BUS_u_Aurora_FPGA_c |             |            |            |        |            
  lk_gen_top_u_Aurora_FPGA_clock_clk0" TS_W |             |            |            |        |            
  B_CLK_2x_PAD HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBU | SETUP       |     0.220ns|     3.280ns|       0|           0
  S" 3.5 ns DATAPATHONLY                    | HOLD        |     1.393ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS | MAXDELAY    |     0.438ns|     3.062ns|       0|           0
  " 3.5 ns DATAPATHONLY                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_ | MAXDELAY    |     1.943ns|     1.557ns|       0|           0
  PAD" 3.5 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REF | MINPERIOD   |     2.697ns|     3.703ns|       0|           0
  CLK" 156.25 MHz HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK | SETUP       |    13.698ns|     1.302ns|       0|           0
  _2x_PAD" 15 ns HIGH 50%                   | HOLD        |     0.375ns|            |       0|           0
                                            | MINLOWPULSE |     6.999ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | MINPERIOD   |    26.430ns|     3.570ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_ge | SETUP       |    27.808ns|     2.192ns|       0|           0
  n_top_u_Aurora_FPGA_clock_clkdv = PERIOD  | HOLD        |     0.071ns|            |       0|           0
  TIMEGRP "u_Aurora_FPGA_BUS_u_Aurora_FPGA_ | MINPERIOD   |    27.334ns|     2.666ns|       0|           0
  clk_gen_top_u_Aurora_FPGA_clock_clkdv" TS |             |            |            |        |            
  _WB_CLK_2x_PAD * 2 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG1_path" TIG                   | SETUP       |         N/A|     1.072ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     4.180ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.850ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG2_path" TIG                   | SETUP       |         N/A|     1.072ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_WB_CLK_2x_PAD
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_WB_CLK_2x_PAD               |     15.000ns|      8.000ns|      4.054ns|            0|          352|           44|        18969|
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     15.000ns|      4.054ns|          N/A|          352|            0|        15077|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clk0                   |             |             |             |             |             |             |             |
| TS_u_Aurora_FPGA_BUS_u_Aurora_|     30.000ns|      2.666ns|          N/A|            0|            0|         3892|            0|
| FPGA_clk_gen_top_u_Aurora_FPGA|             |             |             |             |             |             |             |
| _clock_clkdv                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| BCLK                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| BUS_ABORT                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_ACK_PAD                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_AD_PAD<0>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<1>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<2>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<3>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<4>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<5>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<6>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<7>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<8>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<9>                      | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<10>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<11>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<12>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<13>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<14>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<15>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<16>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<17>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<18>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<19>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<20>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<21>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<22>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<23>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<24>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<25>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<26>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<27>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<28>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<29>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<30>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD<31>                     | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_M_RDY                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_R_1_PAD                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_REQ_R_2_PAD                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_REQ_W_1_PAD                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_REQ_W_2_PAD                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_STB_PAD                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_S_RDY                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_WE_PAD                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| CHANNEL_UP_1_PAD                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CHANNEL_UP_2_PAD                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GTPD1_N                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| GTPD1_P                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| GTPD2_N                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| GTPD2_P                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| LED_GREEN_1                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_GREEN_2                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_RED_1                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_RED_2                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MGTCLK1N                           | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| MGTCLK1P                           | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| MGTCLK2N                           | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| MGTCLK2P                           | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| MOD1_1                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MOD1_2                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MON_IN                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MON_OUT                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RXN1                               | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| RXN2                               | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| RXP1                               | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| RXP2                               | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| TXN1                               | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| TXN2                               | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| TXP1                               | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| TXP2                               | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| TX_DIS_1                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| TX_DIS_2                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| WB_CLK_2x_PAD                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bc1                                | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| bc2                                | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| end_pulse_in                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| end_pulse_in_led                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| end_pulse_out                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rst_channel_0_pad                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| rst_channel_1_pad                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| start_pulse_in                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| start_pulse_in_led                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| start_pulse_out                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_
CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_N
E0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_
CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_
NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_
CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_
NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_CDONE_MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_CMPRESET_MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_NS0_MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_NS1_MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_SCRST_MSET
u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0]
.U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U
_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_
CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_N
E0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_
CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_
NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_
CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_
NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_CDONE_MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_CMPRESET_MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_NS0_MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_NS1_MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_
SRLT_NE_1.U_SCRST_MSET
u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0]
.U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U
_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6
/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S
6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S
6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.
U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U
_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GA
NDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGE
N/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_
SRL_SET/MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGE
N/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGE
N/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_CDONE_MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_CMPRESET_MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_NS0_MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_NS1_MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_SCRST_MSET
u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/
I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_S
RL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGE
N/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_
SRL_SET/MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGE
N/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGE
N/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_CDONE_MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_CMPRESET_MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_NS0_MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_NS1_MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.
U_SCRST_MSET
u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/
I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_S
RL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM
"u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst":
CLKDV_DIVIDE:2.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
CLKIN_PERIOD = 15.000000
PHASE_SHIFT = 0


PLL_ADV "u_Aurora_unit_1/clock_module_i/pll_adv_i":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 4
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 6.4
CLKIN2_PERIOD = 10.0
CLKOUT0_DIVIDE = 8
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 2
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 8
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 2
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1


PLL_ADV "u_Aurora_unit_2/clock_module_i/pll_adv_i":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 4
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 6.4
CLKIN2_PERIOD = 10.0
CLKOUT0_DIVIDE = 8
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 2
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 8
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 2
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                                            | Reset Signal                                                                                                                                      | Set Signal | Enable Signal                                                                                                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| control3<0>                                                             |                                                                                                                                                   |            |                                                                                                                                                                 | 13               | 21             |
| control3<0>                                                             |                                                                                                                                                   |            | XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<7>                                                                                                                         | 1                | 1              |
| control3<0>                                                             |                                                                                                                                                   |            | control3<8>                                                                                                                                                     | 1                | 2              |
| control3<0>                                                             |                                                                                                                                                   |            | control3<9>                                                                                                                                                     | 13               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | control3<20>                                                                                                                                                    | 20               | 80             |
| control3<0>                                                             |                                                                                                                                                   |            | control4<8>                                                                                                                                                     | 1                | 2              |
| control3<0>                                                             |                                                                                                                                                   |            | control4<9>                                                                                                                                                     | 12               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | control4<20>                                                                                                                                                    | 20               | 80             |
| control3<0>                                                             |                                                                                                                                                   |            | control5<5>                                                                                                                                                     | 4                | 16             |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/control1<8>                                                                                                                                   | 1                | 2              |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/control1<9>                                                                                                                                   | 13               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/control1<20>                                                                                                                                  | 12               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/control2<8>                                                                                                                                   | 1                | 2              |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/control2<9>                                                                                                                                   | 13               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/control2<20>                                                                                                                                  | 12               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<8>                                                                                                                | 1                | 2              |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<9>                                                                                                                | 13               | 48             |
| control3<0>                                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<20>                                                                                                               | 12               | 48             |
| control3<0>                                                             | XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/CFG_CE_n                                                                                                   |            |                                                                                                                                                                 | 2                | 8              |
| control3<0>                                                             | control3<13>                                                                                                                                      |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | control3<14>                                                                                                                                      |            | control3<6>                                                                                                                                                     | 1                | 8              |
| control3<0>                                                             | control3<14>                                                                                                                                      |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                                           | 3                | 10             |
| control3<0>                                                             | control4<13>                                                                                                                                      |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | control4<14>                                                                                                                                      |            | control4<6>                                                                                                                                                     | 1                | 8              |
| control3<0>                                                             | control4<14>                                                                                                                                      |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                                           | 3                | 10             |
| control3<0>                                                             | control5<5>                                                                                                                                       |            | control5<6>                                                                                                                                                     | 2                | 8              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst              |            | u_Aurora_FPGA_BUS/control1<6>                                                                                                                                   | 2                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                 |            | u_Aurora_FPGA_BUS/control1<12>                                                                                                                                  | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                |            | u_Aurora_FPGA_BUS/control1<13>                                                                                                                                  | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                    |            | u_Aurora_FPGA_BUS/control1<5>                                                                                                                                   | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                          |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                                  |            |                                                                                                                                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst              |            | u_Aurora_FPGA_BUS/control2<6>                                                                                                                                   | 2                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                 |            | u_Aurora_FPGA_BUS/control2<12>                                                                                                                                  | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                |            | u_Aurora_FPGA_BUS/control2<13>                                                                                                                                  | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                    |            | u_Aurora_FPGA_BUS/control2<5>                                                                                                                                   | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                          |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                                  |            |                                                                                                                                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/control1<13>                                                                                                                    |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/control1<14>                                                                                                                    |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/control1<14>                                                                                                                    |            | u_Aurora_FPGA_BUS/control1<6>                                                                                                                                   | 2                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/control2<13>                                                                                                                    |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/control2<14>                                                                                                                    |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/control2<14>                                                                                                                    |            | u_Aurora_FPGA_BUS/control2<6>                                                                                                                                   | 2                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<13>                                                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<14>                                                                                                 |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<6>                                                                                                                | 2                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<14>                                                                                                 |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                     | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iSEL_n                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE                                                                             | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/iSTATCMD_CE_n                                                           |            |                                                                                                                                                                 | 2                | 6              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                             |            |                                                                                                                                                                 | 1                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                             |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iGOT_SYNC                                                                             | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst  |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<6>                                                                                                                | 2                | 7              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                     |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<12>                                                                                                               | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                    |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<13>                                                                                                               | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                        |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<5>                                                                                                                | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                              |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                      |            |                                                                                                                                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                      |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst                        |            | control3<6>                                                                                                                                                     | 2                | 8              |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                           |            | control3<12>                                                                                                                                                    | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                          |            | control3<13>                                                                                                                                                    | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                              |            | control3<5>                                                                                                                                                     | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                                    |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                                            |            |                                                                                                                                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst                        |            | control4<6>                                                                                                                                                     | 2                | 8              |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                           |            | control4<12>                                                                                                                                                    | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                          |            | control4<13>                                                                                                                                                    | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                              |            | control4<5>                                                                                                                                                     | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                                    |            |                                                                                                                                                                 | 1                | 1              |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                                            |            |                                                                                                                                                                 | 3                | 10             |
| control3<0>                                                             | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER               |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt<7>_inv                                                                                                  | 2                | 8              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSEL_n                                                                         |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            |                                                                                                                                                                 | 180              | 892            |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | GLOBAL_LOGIC1                                                                                                                                                   | 55               | 362            |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl                                            | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1                                           | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2                                           | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3                                           | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl                                            | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1                                           | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2                                           | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3                                           | 11               | 44             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg<4>                                                                                                          | 5                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg<31>                                                                                                         | 6                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv                                      | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                   |            |                                                                                                                                                                 | 6                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                   |            |                                                                                                                                                                 | 3                | 6              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                          | 8                | 28             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv                                      | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                   |            |                                                                                                                                                                 | 6                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                   |            |                                                                                                                                                                 | 3                | 6              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                          | 7                | 28             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 8                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                   |            |                                                                                                                                                                 | 6                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            |                                                                                                                                                                 | 2                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 7                | 25             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 8                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                   |            |                                                                                                                                                                 | 7                | 32             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            |                                                                                                                                                                 | 2                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 7                | 25             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                           |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                                       | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                           |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                                      | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                           |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                                      | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                          |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                                           | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                      |            |                                                                                                                                                                 | 2                | 8              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                 |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                 |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                                              | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                              |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                                             | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                    |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                    |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                                                | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            |                                                                                                                                                                 | 2                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                                   | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                                      | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<0>                                                                             |            |                                                                                                                                                                 | 3                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<1>                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<2>                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<3>                                                                             |            |                                                                                                                                                                 | 1                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<4>                                                                             |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<5>                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                             |            |                                                                                                                                                                 | 6                | 24             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                             |            | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                                           | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<7>                                                                             |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                           |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                                       | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                           |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                                      | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                           |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                                      | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                          |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                                           | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                      |            |                                                                                                                                                                 | 2                | 8              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                 |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                 |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                                              | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                              |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                                             | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                    |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                    |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                                                | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                                   | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                                      | 2                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<0>                                                                             |            |                                                                                                                                                                 | 3                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<1>                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<2>                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<3>                                                                             |            |                                                                                                                                                                 | 2                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<4>                                                                             |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<5>                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                             |            |                                                                                                                                                                 | 7                | 24             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                             |            | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                                           | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<7>                                                                             |            |                                                                                                                                                                 | 2                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/control1<20>                                                                                                                    |            |                                                                                                                                                                 | 25               | 192            |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/control2<20>                                                                                                                    |            |                                                                                                                                                                 | 25               | 192            |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            |                                                                                                                                                                 | 1                | 4              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                             | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                             | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_20/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_32/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            |                                                                                                                                                                 | 1                | 4              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                             | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                             | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_28/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_34/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top_WB_RST_DELAY_1                                                                                        |            |                                                                                                                                                                 | 15               | 67             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top_WB_RST_DELAY_1                                                                                        |            | u_Aurora_FPGA_BUS/XLXI_16/bus_reg<64>                                                                                                                           | 11               | 64             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top_WB_RST_DELAY_1                                                                                        |            | u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_valid                                                                                                                    | 8                | 64             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<20>                                                                                                 |            |                                                                                                                                                                 | 24               | 192            |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg[31]_debug_bus_reg[37]_equal_11_o_inv                                                              |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg[31]_debug_bus_reg[69]_equal_18_o_inv                                                              |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                               |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                           | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                               |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                          | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                               |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                          | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                              |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                               | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                          |            |                                                                                                                                                                 | 2                | 8              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                     |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                     |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                                  | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                  |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                    |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                    |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                     |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                        |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                        |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                                    | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                     |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                      |            |                                                                                                                                                                 | 2                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                      |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                       | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                      |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                          | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<0>                                                                 |            |                                                                                                                                                                 | 3                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<1>                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<2>                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<3>                                                                 |            |                                                                                                                                                                 | 3                | 3              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<4>                                                                 |            |                                                                                                                                                                 | 1                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<5>                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                 |            |                                                                                                                                                                 | 7                | 24             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                 |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                               | 3                | 10             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iRESET<7>                                                                 |            |                                                                                                                                                                 | 2                | 2              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_bus_master/r_mode_0                                                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | u_Aurora_FPGA_BUS/u_bus_master/r_mode_1                                                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | wb_rst                                                                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | wb_rst                                                                                                                                            |            | u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt<11>_inv                                                                                                | 3                | 12             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | wb_rst_delay                                                                                                                                      |            |                                                                                                                                                                 | 49               | 180            |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | wb_rst_delay                                                                                                                                      |            | u_Aurora_FPGA_BUS/XLXI_17/bus_reg<64>                                                                                                                           | 9                | 64             |
| u_Aurora_FPGA_BUS/wb_clk_2x                                             | wb_rst_delay                                                                                                                                      |            | u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_valid                                                                                                                    | 10               | 64             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| user_clk_1                                                              |                                                                                                                                                   |            |                                                                                                                                                                 | 172              | 733            |
| user_clk_1                                                              |                                                                                                                                                   |            | GLOBAL_LOGIC1                                                                                                                                                   | 53               | 340            |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl                                            | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1                                           | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2                                           | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3                                           | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_SPA_ack_r_OR_98_o                                   | 2                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_SP_ready_r_OR_99_o                                  | 2                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/do_watchdog_count_r_ack_r_OR_100_o                     | 2                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/polarity_r_sp_polarity_c_AND_75_o                      | 1                | 1              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/_n0359_inv                                                  | 1                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/DID_VER_verify_r_OR_173_o                                                       | 2                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_done_w_verify_r_OR_170_o                                             | 2                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r[15]_verify_r_OR_172_o                                                 | 2                | 2              |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl                      | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1                     | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2                     | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3                     | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl              | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1             | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2             | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3             | 11               | 44             |
| user_clk_1                                                              |                                                                                                                                                   |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en                                                      | 1                | 3              |
| user_clk_1                                                              | Aurora_rst_1                                                                                                                                      |            | bcd1/cu_reg_inv                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | bcd1/Reset_OR_DriverANDClockEnable                                                                                                                |            | bcd1/bc_reg_inv                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | control3<20>                                                                                                                                      |            |                                                                                                                                                                 | 43               | 320            |
| user_clk_1                                                              | rst_dr_1                                                                                                                                          |            | rst_dr_1_in                                                                                                                                                     | 2                | 5              |
| user_clk_1                                                              | rst_dr_1_in                                                                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | rst_pool_1                                                                                                                                        |            |                                                                                                                                                                 | 3                | 10             |
| user_clk_1                                                              | rst_pool_1                                                                                                                                        |            | u_fifo_pool_1/rst_cnt<4>_inv                                                                                                                                    | 2                | 5              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 8                | 32             |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                   |            |                                                                                                                                                                 | 6                | 32             |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 8                | 25             |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 3              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv                                      | 1                | 1              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                   |            |                                                                                                                                                                 | 6                | 32             |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                          | 9                | 28             |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            |                                                                                                                                                                 | 1                | 4              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                             | 1                | 1              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                             | 1                | 1              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_24/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| user_clk_1                                                              | u_Aurora_FPGA_BUS/rst_channel_0_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_31/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/ENABLE_ERR_DETECT_inv                      |            |                                                                                                                                                                 | 4                | 15             |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RESET_HARD_ERR_RESET_OR_67_o             |            |                                                                                                                                                                 | 4                | 7              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r<0>_inv                        |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/reset_count_r                            |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/inc_count_c                                            | 2                | 8              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/LANE_UP_inv                                   |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/PWR_44_o_rx_pe_control_r[0]_equal_97_o_inv    |            |                                                                                                                                                                 | 3                | 3              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r<1>                            |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/Mmux_TX_DATA_Buffer[12]_GND_44_o_MUX_547_o11  |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/_n0680_inv                                                  | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/_n0439                                        |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/_n0620_inv                                                  | 1                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_spa_r                                     |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/_n0665_inv                                                  | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r<1>                                    |            |                                                                                                                                                                 | 4                | 8              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r<2>                                    |            |                                                                                                                                                                 | 5                | 8              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r<3>                                    |            |                                                                                                                                                                 | 6                | 8              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_162_o                                      |            |                                                                                                                                                                 | 3                | 10             |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r[15]_all_lanes_v_r_XOR_71_o_inv                          |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_r_inv                                                      |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_rx_stream_i/START_RX_inv                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/CHANNEL_UP_inv                                                                         |            | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/DO_CC_inv                                                                                            | 2                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/_n0031                                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/aurora_module_i/reset_lanes_i                                                                                                     |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/gt_reset_i                                                                                                                        |            |                                                                                                                                                                 | 1                | 4              |
| user_clk_1                                                              | u_Aurora_unit_1/pll_not_locked_i                                                                                                                  |            |                                                                                                                                                                 | 3                | 3              |
| user_clk_1                                                              | u_Aurora_unit_1/rst_cc_module_i                                                                                                                   |            |                                                                                                                                                                 | 8                | 20             |
| user_clk_1                                                              | u_Aurora_unit_1/rst_cc_module_i                                                                                                                   |            | u_Aurora_unit_1/standard_cc_module_i/inner_count_done_r_enable_cc_c_OR_52_o                                                                                     | 3                | 15             |
| user_clk_1                                                              | u_Aurora_unit_1/rst_cc_module_i                                                                                                                   |            | u_Aurora_unit_1/standard_cc_module_i/middle_count_done_c_enable_cc_c_OR_53_o                                                                                    | 2                | 11             |
| user_clk_1                                                              | u_Aurora_unit_1/standard_cc_module_i/middle_count_done_c_0                                                                                        |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/system_reset_i                                                                                                                    |            |                                                                                                                                                                 | 2                | 4              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt<4>_inv                                                                                                 |            |                                                                                                                                                                 | 17               | 68             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/rst_in                                                                                                              |            |                                                                                                                                                                 | 2                | 8              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/rst_in                                                                                                              |            | u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt<4>_inv                                                                                                               | 2                | 5              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/rst_in                                                                                                              |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                       | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/rst_in                                                                                                              |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                               | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/rst_transmitter                                                                                                     |            |                                                                                                                                                                 | 10               | 34             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                 |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>             |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count         | 8                | 32             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>             |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>             |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count         | 2                | 6              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>             |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1                           | 7                | 30             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>             |            | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                    | 10               | 30             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                             |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2         |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>     |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count | 8                | 32             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count | 2                | 6              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1                   | 7                | 31             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>     |            | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                            | 10               | 30             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                     |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                     |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                     |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                                                | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                     |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                                                | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                                    |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                                                     | 3                | 10             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                                |            |                                                                                                                                                                 | 2                | 8              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                           |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                           |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                                                        | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                                        |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                          |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                          |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                                                       | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                              |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                              |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                                                          | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                                             | 1                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                                                | 3                | 10             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<0>                                                                                       |            |                                                                                                                                                                 | 3                | 3              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<1>                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<2>                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<3>                                                                                       |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<4>                                                                                       |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<5>                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                                       |            |                                                                                                                                                                 | 7                | 24             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                                       |            | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                                                     | 3                | 10             |
| user_clk_1                                                              | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<7>                                                                                       |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_fifo_pool_1/rst_cnt<4>_inv                                                                                                                      |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                 |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1                                                        | 4                | 13             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot                                                  | 1                | 3              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot1                                                 | 9                | 42             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                             |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1                                                        | 9                | 31             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                             |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1_cepot                                                | 1                | 2              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                             |            | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot                                                  | 3                | 12             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                             |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                  |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                              |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                              |            | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1                                                         | 2                | 11             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                              |            | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                     | 5                | 22             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                              |            | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1                                                         | 3                | 11             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                              |            | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot                                                   | 5                | 22             |
| user_clk_1                                                              | u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                              |            |                                                                                                                                                                 | 2                | 3              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| user_clk_2                                                              |                                                                                                                                                   |            |                                                                                                                                                                 | 148              | 733            |
| user_clk_2                                                              |                                                                                                                                                   |            | GLOBAL_LOGIC1                                                                                                                                                   | 50               | 340            |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl                                            | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1                                           | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2                                           | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3                                           | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_SPA_ack_r_OR_224_o                                  | 2                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_SP_ready_r_OR_225_o                                 | 2                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/_n0151_inv                                             | 2                | 8              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/do_watchdog_count_r_ack_r_OR_226_o                     | 2                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/polarity_r_sp_polarity_c_AND_300_o                     | 1                | 1              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/_n0359_inv                                                  | 1                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/DID_VER_verify_r_OR_289_o                                                       | 2                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_done_w_verify_r_OR_286_o                                             | 2                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/v_count_r[15]_verify_r_OR_288_o                                                 | 2                | 2              |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl                      | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1                     | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2                     | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3                     | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl              | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1             | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl2             | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3             | 11               | 44             |
| user_clk_2                                                              |                                                                                                                                                   |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en                                                      | 1                | 3              |
| user_clk_2                                                              | Aurora_rst_2                                                                                                                                      |            | bcd2/cu_reg_inv                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | bcd2/Reset_OR_DriverANDClockEnable                                                                                                                |            | bcd2/bc_reg_inv                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | control4<20>                                                                                                                                      |            |                                                                                                                                                                 | 43               | 320            |
| user_clk_2                                                              | rst_dr_2                                                                                                                                          |            | rst_dr_2_in                                                                                                                                                     | 2                | 5              |
| user_clk_2                                                              | rst_dr_2_in                                                                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | rst_pool_2                                                                                                                                        |            |                                                                                                                                                                 | 3                | 10             |
| user_clk_2                                                              | rst_pool_2                                                                                                                                        |            | u_fifo_pool_2/rst_cnt<4>_inv                                                                                                                                    | 2                | 5              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 8                | 32             |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                   |            |                                                                                                                                                                 | 6                | 32             |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                   |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                  | 8                | 25             |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 3              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                       |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv                                      | 1                | 1              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                   |            |                                                                                                                                                                 | 6                | 32             |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                   |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                          | 9                | 28             |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                   |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            |                                                                                                                                                                 | 1                | 4              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                             | 1                | 1              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                             | 1                | 1              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_27/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| user_clk_2                                                              | u_Aurora_FPGA_BUS/rst_channel_1_in                                                                                                                |            | u_Aurora_FPGA_BUS/XLXI_33/rst_cnt<4>_inv                                                                                                                        | 2                | 5              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/ENABLE_ERR_DETECT_inv                      |            |                                                                                                                                                                 | 4                | 15             |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RESET_HARD_ERR_RESET_OR_196_o            |            |                                                                                                                                                                 | 3                | 7              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r<0>_inv                        |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/LANE_UP_inv                                   |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/PWR_99_o_rx_pe_control_r[0]_equal_97_o_inv    |            |                                                                                                                                                                 | 3                | 3              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r<1>                            |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/Mmux_TX_DATA_Buffer[12]_GND_125_o_MUX_959_o11 |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/_n0680_inv                                                  | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/_n0439                                        |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/_n0620_inv                                                  | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_spa_r                                     |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/_n0665_inv                                                  | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r<1>                                    |            |                                                                                                                                                                 | 4                | 8              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r<2>                                    |            |                                                                                                                                                                 | 5                | 8              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r<3>                                    |            |                                                                                                                                                                 | 5                | 8              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/RESET_RESET_CHANNEL_OR_278_o                                      |            |                                                                                                                                                                 | 3                | 10             |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/v_count_r[15]_all_lanes_v_r_XOR_86_o_inv                          |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/verify_r_inv                                                      |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_rx_stream_i/START_RX_inv                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/CHANNEL_UP_inv                                                                         |            | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/DO_CC_inv                                                                                            | 2                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/_n0031                                                                                 |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/aurora_module_i/reset_lanes_i                                                                                                     |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/gt_reset_i                                                                                                                        |            |                                                                                                                                                                 | 1                | 4              |
| user_clk_2                                                              | u_Aurora_unit_2/pll_not_locked_i                                                                                                                  |            |                                                                                                                                                                 | 3                | 3              |
| user_clk_2                                                              | u_Aurora_unit_2/rst_cc_module_i                                                                                                                   |            |                                                                                                                                                                 | 6                | 20             |
| user_clk_2                                                              | u_Aurora_unit_2/rst_cc_module_i                                                                                                                   |            | u_Aurora_unit_2/standard_cc_module_i/inner_count_done_r_enable_cc_c_OR_191_o                                                                                    | 3                | 15             |
| user_clk_2                                                              | u_Aurora_unit_2/rst_cc_module_i                                                                                                                   |            | u_Aurora_unit_2/standard_cc_module_i/middle_count_done_c_enable_cc_c_OR_192_o                                                                                   | 2                | 11             |
| user_clk_2                                                              | u_Aurora_unit_2/standard_cc_module_i/middle_count_done_c_0                                                                                        |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/system_reset_i                                                                                                                    |            |                                                                                                                                                                 | 2                | 4              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt<4>_inv                                                                                                 |            |                                                                                                                                                                 | 17               | 68             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/rst_in                                                                                                              |            |                                                                                                                                                                 | 2                | 8              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/rst_in                                                                                                              |            | u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt<4>_inv                                                                                                               | 2                | 5              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/rst_in                                                                                                              |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                       | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/rst_in                                                                                                              |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                               | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/rst_transmitter                                                                                                     |            |                                                                                                                                                                 | 10               | 34             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                 |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>             |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count         | 8                | 32             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>             |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>             |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count         | 2                | 6              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>             |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1                           | 9                | 30             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>             |            | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                    | 9                | 30             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                             |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2         |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>     |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count | 8                | 32             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count | 2                | 6              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>     |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1                   | 7                | 31             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>     |            | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                            | 9                | 30             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                     |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                     |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                     |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                                                | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                     |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                                                | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                                    |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                                                     | 3                | 10             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                                |            |                                                                                                                                                                 | 2                | 8              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                           |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                           |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                                                        | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                                        |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                          |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                          |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                                                       | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                              |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                              |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                                                          | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                                           |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                                             | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                                                | 3                | 10             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<0>                                                                                       |            |                                                                                                                                                                 | 3                | 3              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<1>                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<2>                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<3>                                                                                       |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<4>                                                                                       |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<5>                                                                                       |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                                       |            |                                                                                                                                                                 | 5                | 24             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<6>                                                                                       |            | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                                                     | 3                | 10             |
| user_clk_2                                                              | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iRESET<7>                                                                                       |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_fifo_pool_2/rst_cnt<4>_inv                                                                                                                      |            |                                                                                                                                                                 | 1                | 1              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                 |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            |                                                                                                                                                                 | 2                | 2              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1                                                        | 3                | 13             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot                                                  | 2                | 3              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                             |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot1                                                 | 10               | 42             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                             |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1                                                        | 8                | 31             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                             |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1_cepot                                                | 1                | 2              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                             |            | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot                                                  | 3                | 12             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                             |            |                                                                                                                                                                 | 2                | 3              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                  |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                              |            |                                                                                                                                                                 | 1                | 2              |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                              |            | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1                                                         | 3                | 11             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                              |            | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                     | 5                | 22             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                              |            | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1                                                         | 3                | 11             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                              |            | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot                                                   | 5                | 22             |
| user_clk_2                                                              | u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                              |            |                                                                                                                                                                 | 2                | 3              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| wb_clk_divide                                                           |                                                                                                                                                   |            |                                                                                                                                                                 | 9                | 20             |
| wb_clk_divide                                                           |                                                                                                                                                   |            | GLOBAL_LOGIC1                                                                                                                                                   | 1                | 4              |
| wb_clk_divide                                                           | XLXI_47/_n0051                                                                                                                                    |            |                                                                                                                                                                 | 7                | 26             |
| wb_clk_divide                                                           | XLXI_47/rdy_inv                                                                                                                                   |            |                                                                                                                                                                 | 8                | 24             |
| wb_clk_divide                                                           | XLXI_47/rdy_inv                                                                                                                                   |            | XLXI_47/blink_red_cnt<25>_inv                                                                                                                                   | 7                | 26             |
| wb_clk_divide                                                           | XLXI_50/_n0051                                                                                                                                    |            |                                                                                                                                                                 | 7                | 26             |
| wb_clk_divide                                                           | XLXI_50/rdy_inv                                                                                                                                   |            |                                                                                                                                                                 | 7                | 24             |
| wb_clk_divide                                                           | XLXI_50/rdy_inv                                                                                                                                   |            | XLXI_50/blink_red_cnt<25>_inv                                                                                                                                   | 7                | 26             |
| wb_clk_divide                                                           | u_Aurora_unit_1/RESET                                                                                                                             |            |                                                                                                                                                                 | 4                | 6              |
| wb_clk_divide                                                           | u_Aurora_unit_1/RESET                                                                                                                             |            | u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd1                                                                                                              | 2                | 8              |
| wb_clk_divide                                                           | u_Aurora_unit_1/RESET                                                                                                                             |            | u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd2                                                                                                              | 2                | 8              |
| wb_clk_divide                                                           | u_Aurora_unit_1/RESET                                                                                                                             |            | u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3                                                                                                              | 6                | 24             |
| wb_clk_divide                                                           | u_Aurora_unit_1/RESET                                                                                                                             |            | u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd5                                                                                                              | 6                | 23             |
| wb_clk_divide                                                           | u_Aurora_unit_1/init_clk_cnt_toggle                                                                                                               |            |                                                                                                                                                                 | 1                | 1              |
| wb_clk_divide                                                           | u_Aurora_unit_1/u_transceiver_reset/dis_300ms<23>_0                                                                                               |            |                                                                                                                                                                 | 1                | 1              |
| wb_clk_divide                                                           | u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd4                                                                                                |            |                                                                                                                                                                 | 1                | 1              |
| wb_clk_divide                                                           | u_Aurora_unit_2/RESET                                                                                                                             |            |                                                                                                                                                                 | 3                | 6              |
| wb_clk_divide                                                           | u_Aurora_unit_2/RESET                                                                                                                             |            | u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd1                                                                                                              | 2                | 8              |
| wb_clk_divide                                                           | u_Aurora_unit_2/RESET                                                                                                                             |            | u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd2                                                                                                              | 2                | 8              |
| wb_clk_divide                                                           | u_Aurora_unit_2/RESET                                                                                                                             |            | u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd3                                                                                                              | 6                | 24             |
| wb_clk_divide                                                           | u_Aurora_unit_2/RESET                                                                                                                             |            | u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd5                                                                                                              | 6                | 23             |
| wb_clk_divide                                                           | u_Aurora_unit_2/init_clk_cnt_toggle                                                                                                               |            |                                                                                                                                                                 | 1                | 1              |
| wb_clk_divide                                                           | u_Aurora_unit_2/u_transceiver_reset/dis_300ms<23>_0                                                                                               |            |                                                                                                                                                                 | 1                | 1              |
| wb_clk_divide                                                           | u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd4                                                                                                |            |                                                                                                                                                                 | 1                | 1              |
| wb_clk_divide                                                           | wb_rst                                                                                                                                            |            | u_Aurora_unit_1/init_cnt<7>_inv                                                                                                                                 | 2                | 8              |
| wb_clk_divide                                                           | wb_rst                                                                                                                                            |            | u_Aurora_unit_2/init_cnt<7>_inv                                                                                                                                 | 2                | 8              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~control3<13>                                                           | u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~control4<13>                                                           | u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iARM                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~u_Aurora_FPGA_BUS/control1<13>                                         | u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~u_Aurora_FPGA_BUS/control2<13>                                         | u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                                  |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<13>                      | u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iARM                                                                      |            |                                                                                                                                                                 | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                    | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                                                                               |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Aurora_FPGA/                                                              |           | 6/3229        | 0/7419        | 6/6689        | 0/2454        | 0/110     | 0/0     | 0/7   | 0/0   | 0/0   | 0/1   | 0/2       | Aurora_FPGA                                                                                                                                                                                                                                                                          |
| +XLXI_4                                                                   |           | 0/32          | 0/36          | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4                                                                                                                                                                                                                                                                   |
| ++u_Aurora_vioa                                                           |           | 0/32          | 0/36          | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa                                                                                                                                                                                                                                                     |
| +++U0                                                                     |           | 0/32          | 0/36          | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0                                                                                                                                                                                                                                                  |
| ++++I_VIO                                                                 |           | 1/32          | 0/36          | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO                                                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[0].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[1].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[2].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[2].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[3].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[4].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[5].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[6].ASYNC_OUT_CELL                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[6].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_ASYNC_OUT[7].ASYNC_OUT_CELL                                      |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[7].ASYNC_OUT_CELL                                                                                                                                                                                                            |
| +++++GEN_UPDATE_OUT[10].UPDATE_CELL                                       |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[10].UPDATE_CELL                                                                                                                                                                                                             |
| +++++GEN_UPDATE_OUT[11].UPDATE_CELL                                       |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[11].UPDATE_CELL                                                                                                                                                                                                             |
| +++++GEN_UPDATE_OUT[12].UPDATE_CELL                                       |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[12].UPDATE_CELL                                                                                                                                                                                                             |
| +++++GEN_UPDATE_OUT[13].UPDATE_CELL                                       |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[13].UPDATE_CELL                                                                                                                                                                                                             |
| +++++GEN_UPDATE_OUT[14].UPDATE_CELL                                       |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[14].UPDATE_CELL                                                                                                                                                                                                             |
| +++++GEN_UPDATE_OUT[15].UPDATE_CELL                                       |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL                                                                                                                                                                                                             |
| +++++GEN_UPDATE_OUT[8].UPDATE_CELL                                        |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[8].UPDATE_CELL                                                                                                                                                                                                              |
| +++++GEN_UPDATE_OUT[9].UPDATE_CELL                                        |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[9].UPDATE_CELL                                                                                                                                                                                                              |
| +++++U_STATUS                                                             |           | 1/5           | 1/9           | 0/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS                                                                                                                                                                                                                                   |
| ++++++U_SMUX                                                              |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX                                                                                                                                                                                                                            |
| +++++++U_CS_MUX                                                           |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX                                                                                                                                                                                                                   |
| ++++++++I4.U_MUX16                                                        |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16                                                                                                                                                                                                        |
| ++++++U_STAT_CNT                                                          |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT                                                                                                                                                                                                                        |
| +++++reset_f_edge                                                         |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge                                                                                                                                                                                                                               |
| +XLXI_47                                                                  |           | 32/32         | 78/78         | 92/92         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_47                                                                                                                                                                                                                                                                  |
| +XLXI_50                                                                  |           | 30/30         | 78/78         | 90/90         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_50                                                                                                                                                                                                                                                                  |
| +XLXI_67                                                                  |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_67                                                                                                                                                                                                                                                                  |
| +XLXI_70                                                                  |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_70                                                                                                                                                                                                                                                                  |
| +XLXI_8                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_8                                                                                                                                                                                                                                                                   |
| +XLXI_9                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/XLXI_9                                                                                                                                                                                                                                                                   |
| +bcd1                                                                     |           | 4/4           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/bcd1                                                                                                                                                                                                                                                                     |
| +bcd2                                                                     |           | 5/5           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/bcd2                                                                                                                                                                                                                                                                     |
| +data_repeater_1                                                          |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/data_repeater_1                                                                                                                                                                                                                                                          |
| +data_repeater_2                                                          |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/data_repeater_2                                                                                                                                                                                                                                                          |
| +u_Aurora_FPGA_BUS                                                        |           | 3/1392        | 0/3269        | 3/2887        | 0/1144        | 0/18      | 0/0     | 0/3   | 0/0   | 0/0   | 0/1   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS                                                                                                                                                                                                                                                        |
| ++Aurora_rd_fifo_1                                                        |           | 0/117         | 0/174         | 0/301         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1                                                                                                                                                                                                                                       |
| +++U0                                                                     |           | 0/117         | 0/174         | 0/301         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0                                                                                                                                                                                                                                    |
| ++++xst_fifo_generator                                                    |           | 0/117         | 0/174         | 0/301         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator                                                                                                                                                                                                                 |
| +++++gconvfifo.rf                                                         |           | 0/117         | 0/174         | 0/301         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                    |
| ++++++grf.rf                                                              |           | 0/117         | 0/174         | 0/301         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                             |
| +++++++gntv_or_sync_fifo.gcx.clkx                                         |           | 12/12         | 64/64         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 3/19          | 0/27          | 5/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |
| ++++++++gras.rsts                                                         |           | 4/8           | 2/2           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                                          |
| +++++++++c1                                                               |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                                       |
| ++++++++rpntr                                                             |           | 8/8           | 25/25         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 4/24          | 0/36          | 3/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |
| ++++++++gwas.gpf.wrpf                                                     |           | 4/4           | 7/7           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                                                      |
| ++++++++gwas.wsts                                                         |           | 4/8           | 1/1           | 5/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                                          |
| +++++++++c2                                                               |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                                       |
| ++++++++wpntr                                                             |           | 8/8           | 28/28         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/55          | 0/32          | 1/211         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                       |
| ++++++++gdm.dm                                                            |           | 54/54         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                                                |
| +++++++rstblk                                                             |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                      |
| ++Aurora_rd_fifo_2                                                        |           | 0/114         | 0/174         | 0/300         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2                                                                                                                                                                                                                                       |
| +++U0                                                                     |           | 0/114         | 0/174         | 0/300         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0                                                                                                                                                                                                                                    |
| ++++xst_fifo_generator                                                    |           | 0/114         | 0/174         | 0/300         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator                                                                                                                                                                                                                 |
| +++++gconvfifo.rf                                                         |           | 0/114         | 0/174         | 0/300         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                    |
| ++++++grf.rf                                                              |           | 0/114         | 0/174         | 0/300         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                             |
| +++++++gntv_or_sync_fifo.gcx.clkx                                         |           | 12/12         | 64/64         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 3/17          | 0/27          | 4/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |
| ++++++++gras.rsts                                                         |           | 3/6           | 2/2           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                                          |
| +++++++++c1                                                               |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                                       |
| ++++++++rpntr                                                             |           | 8/8           | 25/25         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 3/23          | 0/36          | 3/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |
| ++++++++gwas.gpf.wrpf                                                     |           | 4/4           | 7/7           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                                                      |
| ++++++++gwas.wsts                                                         |           | 5/9           | 1/1           | 5/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                                          |
| +++++++++c2                                                               |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                                       |
| ++++++++wpntr                                                             |           | 7/7           | 28/28         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/55          | 0/32          | 1/211         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                       |
| ++++++++gdm.dm                                                            |           | 54/54         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                                                |
| +++++++rstblk                                                             |           | 7/7           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                      |
| ++Aurora_wr_fifo_1                                                        |           | 0/114         | 0/168         | 0/290         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1                                                                                                                                                                                                                                       |
| +++U0                                                                     |           | 0/114         | 0/168         | 0/290         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0                                                                                                                                                                                                                                    |
| ++++xst_fifo_generator                                                    |           | 0/114         | 0/168         | 0/290         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator                                                                                                                                                                                                                 |
| +++++gconvfifo.rf                                                         |           | 0/114         | 0/168         | 0/290         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                    |
| ++++++grf.rf                                                              |           | 0/114         | 0/168         | 0/290         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                             |
| +++++++gntv_or_sync_fifo.gcx.clkx                                         |           | 12/12         | 64/64         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 3/18          | 0/27          | 4/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |
| ++++++++gras.rsts                                                         |           | 4/8           | 2/2           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                                          |
| +++++++++c1                                                               |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                                       |
| ++++++++rpntr                                                             |           | 7/7           | 25/25         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 2/22          | 0/30          | 3/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |
| ++++++++gwas.wsts                                                         |           | 8/11          | 2/2           | 9/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                                          |
| +++++++++c2                                                               |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                                       |
| ++++++++wpntr                                                             |           | 9/9           | 28/28         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/55          | 0/32          | 1/211         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                       |
| ++++++++gdm.dm                                                            |           | 54/54         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                                                |
| +++++++rstblk                                                             |           | 7/7           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                      |
| ++Aurora_wr_fifo_2                                                        |           | 0/112         | 0/168         | 0/288         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2                                                                                                                                                                                                                                       |
| +++U0                                                                     |           | 0/112         | 0/168         | 0/288         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0                                                                                                                                                                                                                                    |
| ++++xst_fifo_generator                                                    |           | 0/112         | 0/168         | 0/288         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator                                                                                                                                                                                                                 |
| +++++gconvfifo.rf                                                         |           | 0/112         | 0/168         | 0/288         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                    |
| ++++++grf.rf                                                              |           | 0/112         | 0/168         | 0/288         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                             |
| +++++++gntv_or_sync_fifo.gcx.clkx                                         |           | 13/13         | 64/64         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 3/17          | 0/27          | 4/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |
| ++++++++gras.rsts                                                         |           | 4/7           | 2/2           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                                          |
| +++++++++c1                                                               |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                                       |
| ++++++++rpntr                                                             |           | 7/7           | 25/25         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 2/20          | 0/30          | 3/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |
| ++++++++gwas.wsts                                                         |           | 6/9           | 2/2           | 9/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                                          |
| +++++++++c2                                                               |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                                       |
| ++++++++wpntr                                                             |           | 9/9           | 28/28         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                              |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/55          | 0/32          | 1/211         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                       |
| ++++++++gdm.dm                                                            |           | 54/54         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                                                |
| +++++++rstblk                                                             |           | 7/7           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                      |
| ++XLXI_16                                                                 |           | 48/251        | 261/812       | 124/512       | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16                                                                                                                                                                                                                                                |
| +++u_Aurora_FPGA_ila                                                      |           | 0/203         | 0/551         | 0/388         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila                                                                                                                                                                                                                              |
| ++++U0                                                                    |           | 21/203        | 96/551        | 18/388        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0                                                                                                                                                                                                                           |
| +++++I_NO_D.U_ILA                                                         |           | 1/182         | 0/455         | 1/370         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA                                                                                                                                                                                                              |
| ++++++I_DQ.U_DQQ                                                          |           | 14/14         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                                   |
| ++++++U_CAPSTOR                                                           |           | 0/24          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                                    |
| +++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/24          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                                    |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                         |
| +++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                                        |
| +++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                                   |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                                     |
| ++++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                              |
| +++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                                    |
| ++++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                         |
| +++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                          |
| +++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                                        |
| ++++++++U_RD_COL_MUX                                                      |           | 0/13          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                       |
| +++++++++I7.U_MUX128                                                      |           | 13/13         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                                           |
| ++++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                                      |
| ++++++U_G2_SQ.U_CAPCTRL                                                   |           | 6/39          | 7/66          | 5/71          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                                     |
| +++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                       |
| +++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                                      |
| +++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                                      |
| +++++++U_CAP_ADDRGEN                                                      |           | 8/20          | 36/56         | 15/47         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                              |
| ++++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                                 |
| ++++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                           |
| ++++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                                   |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                           |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                     |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                        |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                       |
| ++++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                                  |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                          |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                    |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                       |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                      |
| ++++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                                  |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                          |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                    |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                       |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                      |
| ++++++U_RST                                                               |           | 4/16          | 9/25          | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                        |
| +++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                             |
| +++++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                            |
| ++++++U_STAT                                                              |           | 18/40         | 24/43         | 8/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                       |
| +++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                               |
| ++++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                                      |
| +++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                            |
| +++++++U_DSL1                                                             |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                                |
| +++++++U_MUX                                                              |           | 0/10          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                                 |
| ++++++++U_CS_MUX                                                          |           | 0/10          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                        |
| +++++++++I1.U_MUX2                                                        |           | 10/10         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                              |
| +++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                          |
| +++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                            |
| ++++++U_TRIG                                                              |           | 1/48          | 1/201         | 0/152         | 0/49          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                       |
| +++++++U_TC                                                               |           | 1/7           | 1/5           | 0/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                                  |
| ++++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                                    |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                     |
| ++++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                   |
| ++++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                        |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                         |
| ++++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                       |
| +++++++U_TM                                                               |           | 0/40          | 0/195         | 0/149         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                                  |
| ++++++++G_NMU[0].U_M                                                      |           | 1/40          | 1/195         | 0/149         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                                     |
| +++++++++U_MU                                                             |           | 1/39          | 1/194         | 0/149         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                                |
| ++++++++++I_MUT_GANDX.U_match                                             |           | 0/38          | 0/193         | 0/149         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                            |
| +++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/38          | 0/193         | 0/149         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                                  |
| ++++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 25/38         | 192/193       | 100/149       | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                           |
| +++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                          |
| ++++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                             |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE              |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE              |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE               |
| ++XLXI_17                                                                 |           | 48/251        | 261/812       | 124/506       | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17                                                                                                                                                                                                                                                |
| +++u_Aurora_FPGA_ila                                                      |           | 0/203         | 0/551         | 0/382         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila                                                                                                                                                                                                                              |
| ++++U0                                                                    |           | 20/203        | 96/551        | 16/382        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0                                                                                                                                                                                                                           |
| +++++I_NO_D.U_ILA                                                         |           | 1/183         | 0/455         | 1/366         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA                                                                                                                                                                                                              |
| ++++++I_DQ.U_DQQ                                                          |           | 16/16         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                                   |
| ++++++U_CAPSTOR                                                           |           | 0/26          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                                    |
| +++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/26          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                                    |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                         |
| +++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                                        |
| +++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                                   |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                                     |
| ++++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                              |
| +++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                                    |
| ++++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                         |
| +++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                          |
| +++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                          |
| +++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                                        |
| ++++++++U_RD_COL_MUX                                                      |           | 0/15          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                       |
| +++++++++I7.U_MUX128                                                      |           | 15/15         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                                           |
| ++++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                                      |
| ++++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/40          | 7/66          | 4/71          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                                     |
| +++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                       |
| +++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                        |
| +++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                                      |
| +++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                                      |
| +++++++U_CAP_ADDRGEN                                                      |           | 8/20          | 36/56         | 16/48         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                              |
| ++++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                                 |
| ++++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                           |
| ++++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                                   |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                           |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                     |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                        |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                       |
| ++++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                                  |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                          |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                    |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                       |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                      |
| ++++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                                  |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                          |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                    |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                       |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                      |
| ++++++U_RST                                                               |           | 4/15          | 9/25          | 3/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                        |
| +++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                             |
| +++++++U_HALT_XFER                                                        |           | 5/5           | 7/7           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                            |
| ++++++U_STAT                                                              |           | 16/37         | 24/43         | 10/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                       |
| +++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                               |
| ++++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                                      |
| +++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                            |
| +++++++U_DSL1                                                             |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                                |
| +++++++U_MUX                                                              |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                                 |
| ++++++++U_CS_MUX                                                          |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                        |
| +++++++++I1.U_MUX2                                                        |           | 9/9           | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                              |
| +++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                          |
| +++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                            |
| ++++++U_TRIG                                                              |           | 1/48          | 1/201         | 0/144         | 0/49          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                       |
| +++++++U_TC                                                               |           | 1/7           | 1/5           | 0/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                                  |
| ++++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                                    |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                     |
| ++++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                   |
| ++++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                        |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                         |
| ++++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                       |
| +++++++U_TM                                                               |           | 0/40          | 0/195         | 0/141         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                                  |
| ++++++++G_NMU[0].U_M                                                      |           | 1/40          | 1/195         | 0/141         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                                     |
| +++++++++U_MU                                                             |           | 1/39          | 1/194         | 0/141         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                                |
| ++++++++++I_MUT_GANDX.U_match                                             |           | 0/38          | 0/193         | 0/141         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                            |
| +++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/38          | 0/193         | 0/141         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                                  |
| ++++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 25/38         | 192/193       | 92/141        | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                           |
| +++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                          |
| ++++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                             |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE              |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE              |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE               |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE               |
| ++XLXI_20                                                                 |           | 3/3           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_20                                                                                                                                                                                                                                                |
| ++XLXI_24                                                                 |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_24                                                                                                                                                                                                                                                |
| ++XLXI_27                                                                 |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_27                                                                                                                                                                                                                                                |
| ++XLXI_28                                                                 |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_28                                                                                                                                                                                                                                                |
| ++XLXI_31                                                                 |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_31                                                                                                                                                                                                                                                |
| ++XLXI_32                                                                 |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_32                                                                                                                                                                                                                                                |
| ++XLXI_33                                                                 |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_33                                                                                                                                                                                                                                                |
| ++XLXI_34                                                                 |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/XLXI_34                                                                                                                                                                                                                                                |
| ++u_Aurora_FPGA_clk_gen_top                                               |           | 8/8           | 21/21         | 23/23         | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top                                                                                                                                                                                                                              |
| +++u_Aurora_FPGA_clock                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock                                                                                                                                                                                                          |
| ++u_Aurora_FPGA_debug                                                     |           | 49/327        | 206/785       | 88/539        | 38/172        | 0/6       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug                                                                                                                                                                                                                                    |
| +++u_Aurora_FPGA_icon                                                     |           | 0/69          | 0/28          | 0/78          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon                                                                                                                                                                                                                 |
| ++++U0                                                                    |           | 0/69          | 0/28          | 0/78          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0                                                                                                                                                                                                              |
| +++++U_ICON                                                               |           | 4/69          | 3/28          | 2/78          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON                                                                                                                                                                                                       |
| ++++++I_YES_BSCAN.U_BS                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                                                                                                      |
| +++++++I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG                                                                                                                   |
| ++++++U_CMD                                                               |           | 5/15          | 10/10         | 3/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD                                                                                                                                                                                                 |
| +++++++U_COMMAND_SEL                                                      |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                                                                                                                   |
| +++++++U_CORE_ID_SEL                                                      |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                                                                                                                   |
| ++++++U_CTRL_OUT                                                          |           | 41/41         | 0/0           | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT                                                                                                                                                                                            |
| ++++++U_STAT                                                              |           | 2/4           | 1/7           | 2/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT                                                                                                                                                                                                |
| +++++++U_STAT_CNT                                                         |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                                                                                                                     |
| ++++++U_SYNC                                                              |           | 3/3           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC                                                                                                                                                                                                |
| ++++++U_TDO_MUX                                                           |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX                                                                                                                                                                                             |
| +++++++U_CS_MUX                                                           |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX                                                                                                                                                                                    |
| ++++++++I4.U_MUX16                                                        |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16                                                                                                                                                                         |
| +++u_Aurora_FPGA_ila                                                      |           | 0/209         | 0/551         | 0/373         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila                                                                                                                                                                                                                  |
| ++++U0                                                                    |           | 22/209        | 96/551        | 8/373         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0                                                                                                                                                                                                               |
| +++++I_NO_D.U_ILA                                                         |           | 1/187         | 0/455         | 1/365         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA                                                                                                                                                                                                  |
| ++++++I_DQ.U_DQQ                                                          |           | 15/15         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                       |
| ++++++U_CAPSTOR                                                           |           | 0/26          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                        |
| +++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/26          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                        |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 2/5           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                             |
| +++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                            |
| +++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                       |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                         |
| ++++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                  |
| +++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                        |
| ++++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                             |
| +++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                              |
| +++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                            |
| ++++++++U_RD_COL_MUX                                                      |           | 0/14          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                           |
| +++++++++I7.U_MUX128                                                      |           | 14/14         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                               |
| ++++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                          |
| ++++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/40          | 7/66          | 4/71          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                |
| +++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                         |
| +++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                           |
| +++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                          |
| +++++++U_CAP_ADDRGEN                                                      |           | 8/20          | 36/56         | 16/48         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                  |
| ++++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                     |
| ++++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                               |
| ++++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                       |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                               |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                         |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                            |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                           |
| ++++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                      |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                              |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                        |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                           |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                          |
| ++++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                      |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                              |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                        |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                           |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                          |
| ++++++U_RST                                                               |           | 4/16          | 9/25          | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                            |
| +++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                 |
| +++++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                |
| ++++++U_STAT                                                              |           | 19/42         | 24/43         | 8/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                           |
| +++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                   |
| ++++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                          |
| +++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                |
| +++++++U_DSL1                                                             |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                    |
| +++++++U_MUX                                                              |           | 0/11          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                     |
| ++++++++U_CS_MUX                                                          |           | 0/11          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                            |
| +++++++++I1.U_MUX2                                                        |           | 11/11         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                  |
| +++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                              |
| +++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                |
| ++++++U_TRIG                                                              |           | 1/47          | 1/201         | 0/147         | 0/49          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                           |
| +++++++U_TC                                                               |           | 1/7           | 1/5           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                      |
| ++++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                        |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                         |
| ++++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                       |
| ++++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                            |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                             |
| ++++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                           |
| +++++++U_TM                                                               |           | 0/39          | 0/195         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                      |
| ++++++++G_NMU[0].U_M                                                      |           | 1/39          | 1/195         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                         |
| +++++++++U_MU                                                             |           | 1/38          | 1/194         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                    |
| ++++++++++I_MUT_GANDX.U_match                                             |           | 0/37          | 0/193         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                |
| +++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/37          | 0/193         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                      |
| ++++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 24/37         | 192/193       | 96/145        | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                               |
| +++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                              |
| ++++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                 |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE   |
| ++u_Aurora_FPGA_iobuf                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf                                                                                                                                                                                                                                    |
| ++u_bus_master                                                            |           | 42/42         | 40/40         | 65/65         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_bus_master                                                                                                                                                                                                                                           |
| ++u_bus_master_pipeline                                                   |           | 23/23         | 75/75         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_FPGA_BUS/u_bus_master_pipeline                                                                                                                                                                                                                                  |
| +u_Aurora_unit_1                                                          |           | 31/714        | 158/1764      | 84/1474       | 72/653        | 0/9       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | Aurora_FPGA/u_Aurora_unit_1                                                                                                                                                                                                                                                          |
| ++aurora_module_i                                                         |           | 0/144         | 0/330         | 0/263         | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i                                                                                                                                                                                                                                          |
| +++aurora_8b10b_1_aurora_lane_4byte_0_i                                   |           | 0/107         | 0/272         | 0/218         | 0/20          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i                                                                                                                                                                                                     |
| ++++aurora_8b10b_1_err_detect_4byte_i                                     |           | 6/6           | 17/17         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i                                                                                                                                                                   |
| ++++aurora_8b10b_1_lane_init_sm_4byte_i                                   |           | 20/20         | 30/30         | 28/28         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i                                                                                                                                                                 |
| ++++aurora_8b10b_1_sym_dec_4byte_i                                        |           | 36/36         | 139/139       | 91/91         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i                                                                                                                                                                      |
| ++++aurora_8b10b_1_sym_gen_4byte_i                                        |           | 45/45         | 86/86         | 86/86         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i                                                                                                                                                                      |
| +++aurora_8b10b_1_global_logic_i                                          |           | 0/27          | 0/52          | 0/37          | 0/6           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i                                                                                                                                                                                                            |
| ++++channel_err_detect_i                                                  |           | 4/4           | 6/6           | 3/3           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i                                                                                                                                                                                       |
| ++++channel_init_sm_i                                                     |           | 15/15         | 22/22         | 22/22         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i                                                                                                                                                                                          |
| ++++idle_and_ver_gen_i                                                    |           | 8/8           | 24/24         | 12/12         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i                                                                                                                                                                                         |
| +++aurora_8b10b_1_rx_stream_i                                             |           | 3/3           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_rx_stream_i                                                                                                                                                                                                               |
| +++aurora_8b10b_1_tx_stream_i                                             |           | 6/6           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i                                                                                                                                                                                                               |
| +++axi_to_ll_pdu_i                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/axi_to_ll_pdu_i                                                                                                                                                                                                                          |
| +++gtp_wrapper_i                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i                                                                                                                                                                                                                            |
| ++++GTP_TILE_INST                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST                                                                                                                                                                                                              |
| ++clock_module_i                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 1/1       | Aurora_FPGA/u_Aurora_unit_1/clock_module_i                                                                                                                                                                                                                                           |
| ++reset_logic_i                                                           |           | 4/4           | 11/11         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/reset_logic_i                                                                                                                                                                                                                                            |
| ++standard_cc_module_i                                                    |           | 17/17         | 50/50         | 21/21         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/standard_cc_module_i                                                                                                                                                                                                                                     |
| ++u_Aurora_ctrl                                                           |           | 4/236         | 5/331         | 7/525         | 0/352         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl                                                                                                                                                                                                                                            |
| +++u_Aurora_receiver                                                      |           | 9/9           | 33/33         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver                                                                                                                                                                                                                          |
| +++u_Aurora_transmitter                                                   |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_transmitter                                                                                                                                                                                                                       |
| +++u_hold_fifo                                                            |           | 8/106         | 34/145        | 1/253         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo                                                                                                                                                                                                                                |
| ++++u_hold_fifo_1k                                                        |           | 0/98          | 0/111         | 0/252         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k                                                                                                                                                                                                                 |
| +++++U0                                                                   |           | 0/98          | 0/111         | 0/252         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0                                                                                                                                                                                                              |
| ++++++xst_fifo_generator                                                  |           | 0/98          | 0/111         | 0/252         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator                                                                                                                                                                                           |
| +++++++gconvfifo.rf                                                       |           | 0/98          | 0/111         | 0/252         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                              |
| ++++++++grf.rf                                                            |           | 2/98          | 0/111         | 2/252         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                       |
| +++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 1/18          | 0/38          | 2/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                              |
| ++++++++++grss.rsts                                                       |           | 5/8           | 2/2           | 8/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                                    |
| +++++++++++c2                                                             |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                                 |
| ++++++++++rpntr                                                           |           | 9/9           | 36/36         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                        |
| +++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 2/17          | 0/31          | 2/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                              |
| ++++++++++gwss.wsts                                                       |           | 2/5           | 1/1           | 3/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                                    |
| +++++++++++c1                                                             |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                                 |
| ++++++++++wpntr                                                           |           | 10/10         | 30/30         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                        |
| +++++++++gntv_or_sync_fifo.mem                                            |           | 2/56          | 0/32          | 2/212         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                 |
| ++++++++++gdm.dm                                                          |           | 54/54         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                          |
| +++++++++rstblk                                                           |           | 5/5           | 10/10         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                |
| +++u_prefetch_fifo                                                        |           | 10/116        | 34/147        | 1/264         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo                                                                                                                                                                                                                            |
| ++++u_prefetch_fifo_1k                                                    |           | 0/106         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k                                                                                                                                                                                                         |
| +++++U0                                                                   |           | 0/106         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0                                                                                                                                                                                                      |
| ++++++xst_fifo_generator                                                  |           | 0/106         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator                                                                                                                                                                                   |
| +++++++gconvfifo.rf                                                       |           | 0/106         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                      |
| ++++++++grf.rf                                                            |           | 2/106         | 0/113         | 2/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                               |
| +++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 2/19          | 0/39          | 2/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                      |
| ++++++++++grss.rsts                                                       |           | 6/8           | 2/2           | 8/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                            |
| +++++++++++c2                                                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                         |
| ++++++++++rpntr                                                           |           | 9/9           | 37/37         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                |
| +++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 2/24          | 0/32          | 2/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                      |
| ++++++++++gwss.wsts                                                       |           | 8/12          | 2/2           | 9/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                            |
| +++++++++++c1                                                             |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                         |
| ++++++++++wpntr                                                           |           | 10/10         | 30/30         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                |
| +++++++++gntv_or_sync_fifo.mem                                            |           | 2/55          | 0/32          | 2/212         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                         |
| ++++++++++gdm.dm                                                          |           | 53/53         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                  |
| +++++++++rstblk                                                           |           | 6/6           | 10/10         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                        |
| ++u_Aurora_ctrl_ila                                                       |           | 0/256         | 0/809         | 0/510         | 0/201         | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila                                                                                                                                                                                                                                        |
| +++U0                                                                     |           | 38/256        | 160/809       | 8/510         | 0/201         | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0                                                                                                                                                                                                                                     |
| ++++I_NO_D.U_ILA                                                          |           | 1/218         | 0/649         | 0/502         | 0/201         | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA                                                                                                                                                                                                                        |
| +++++I_DQ.U_DQQ                                                           |           | 27/27         | 160/160       | 88/88         | 88/88         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                                             |
| +++++U_CAPSTOR                                                            |           | 0/21          | 0/26          | 0/69          | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                                              |
| ++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                     |           | 2/21          | 0/26          | 6/69          | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                                              |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR                                         |           | 2/5           | 0/8           | 2/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                                   |
| ++++++++I_WIDTH_8.u_tc_0                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_8.u_tc_0                                                                                                                                  |
| ++++++++u_cnt                                                             |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                                             |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                     |           | 1/1           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                                               |
| +++++++U_RAM                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                                        |
| ++++++++I_S6.U_CS_BRAM_CASCADE_S6                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                                              |
| +++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[5].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[6].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[7].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[8].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18                                                                                    |
| +++++++U_RD_COL_MUX                                                       |           | 0/10          | 0/0           | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                                 |
| ++++++++I8.U_MUX256                                                       |           | 10/10         | 0/0           | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256                                                                                                                                                     |
| +++++++U_RD_ROW_ADDR                                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                                                |
| +++++U_G2_SQ.U_CAPCTRL                                                    |           | 7/40          | 7/66          | 4/71          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                                      |
| ++++++I_SRLT_NE_1.U_CDONE                                                 |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                                  |
| ++++++I_SRLT_NE_1.U_CMPRESET                                              |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                                               |
| ++++++I_SRLT_NE_1.U_NS0                                                   |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_NS1                                                   |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_SCE                                                   |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_SCMPCE                                                |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_SCRST                                                 |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                                  |
| ++++++I_SRLT_NE_1.U_WCE                                                   |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_WHCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                                                |
| ++++++I_SRLT_NE_1.U_WLCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                                                |
| ++++++U_CAP_ADDRGEN                                                       |           | 8/20          | 36/56         | 16/48         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                                        |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                       |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                                           |
| +++++++I_SRLT_NE_1.U_WCNT                                                 |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                                     |
| +++++++U_SCNT_CMP                                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                                             |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                                     |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                            |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                               |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                                  |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                               |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                                 |
| +++++++U_WCNT_HCMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                                            |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                                    |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                            |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                              |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                                 |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                               |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                                |
| +++++++U_WCNT_LCMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                                            |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                                    |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                            |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                              |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                                 |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                               |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                                |
| +++++U_RST                                                                |           | 4/16          | 9/25          | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                                  |
| ++++++U_ARM_XFER                                                          |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                                       |
| ++++++U_HALT_XFER                                                         |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                                      |
| +++++U_STAT                                                               |           | 19/39         | 24/43         | 10/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                                 |
| ++++++U_DMUX4                                                             |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                                         |
| +++++++U_CS_MUX                                                           |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                                                |
| ++++++++I3.U_MUX8                                                         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                                      |
| ++++++U_DSL1                                                              |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                                          |
| ++++++U_MUX                                                               |           | 0/8           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                                           |
| +++++++U_CS_MUX                                                           |           | 0/8           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                                  |
| ++++++++I1.U_MUX2                                                         |           | 8/8           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                                        |
| ++++++U_RESET_EDGE                                                        |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                                    |
| ++++++U_STAT_CNT                                                          |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                                      |
| +++++U_TRIG                                                               |           | 1/74          | 1/329         | 0/231         | 0/81          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                                 |
| ++++++U_TC                                                                |           | 1/7           | 1/5           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                                            |
| +++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                      |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                                              |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                    |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                               |
| +++++++++I_NMU_EQ1.U_iDOUT                                                |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                             |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION                                          |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                                  |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                    |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                                   |
| +++++++++I_NMU_EQ1.U_iDOUT                                                |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                                 |
| ++++++U_TM                                                                |           | 0/66          | 0/323         | 0/229         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                                            |
| +++++++G_NMU[0].U_M                                                       |           | 1/66          | 1/323         | 0/229         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                                               |
| ++++++++U_MU                                                              |           | 1/65          | 1/322         | 0/229         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                                          |
| +++++++++I_MUT_GANDX.U_match                                              |           | 0/64          | 0/321         | 0/229         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                                      |
| ++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                       |           | 0/64          | 0/321         | 0/229         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                                            |
| +++++++++++I_S6.U_CS_GANDX_SRL_S6                                         |           | 43/64         | 320/321       | 148/229       | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                                     |
| ++++++++++++U_CS_GAND_SRL_S6                                              |           | 0/21          | 0/1           | 0/81          | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                                    |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                 |           | 0/21          | 0/1           | 0/81          | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                       |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE              |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE                         |
| ++u_transceiver_reset                                                     |           | 25/25         | 75/75         | 67/67         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_1/u_transceiver_reset                                                                                                                                                                                                                                      |
| +u_Aurora_unit_2                                                          |           | 31/694        | 158/1764      | 84/1514       | 72/653        | 0/9       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | Aurora_FPGA/u_Aurora_unit_2                                                                                                                                                                                                                                                          |
| ++aurora_module_i                                                         |           | 0/141         | 0/330         | 0/275         | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i                                                                                                                                                                                                                                          |
| +++aurora_8b10b_2_aurora_lane_4byte_0_i                                   |           | 0/100         | 0/272         | 0/227         | 0/20          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i                                                                                                                                                                                                     |
| ++++aurora_8b10b_2_err_detect_4byte_i                                     |           | 6/6           | 17/17         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i                                                                                                                                                                   |
| ++++aurora_8b10b_2_lane_init_sm_4byte_i                                   |           | 21/21         | 30/30         | 30/30         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i                                                                                                                                                                 |
| ++++aurora_8b10b_2_sym_dec_4byte_i                                        |           | 35/35         | 139/139       | 90/90         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i                                                                                                                                                                      |
| ++++aurora_8b10b_2_sym_gen_4byte_i                                        |           | 38/38         | 86/86         | 94/94         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i                                                                                                                                                                      |
| +++aurora_8b10b_2_global_logic_i                                          |           | 0/30          | 0/52          | 0/40          | 0/6           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i                                                                                                                                                                                                            |
| ++++channel_err_detect_i                                                  |           | 5/5           | 6/6           | 3/3           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i                                                                                                                                                                                       |
| ++++channel_init_sm_i                                                     |           | 16/16         | 22/22         | 23/23         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i                                                                                                                                                                                          |
| ++++idle_and_ver_gen_i                                                    |           | 9/9           | 24/24         | 14/14         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i                                                                                                                                                                                         |
| +++aurora_8b10b_2_rx_stream_i                                             |           | 3/3           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_rx_stream_i                                                                                                                                                                                                               |
| +++aurora_8b10b_2_tx_stream_i                                             |           | 7/7           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i                                                                                                                                                                                                               |
| +++axi_to_ll_pdu_i                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/axi_to_ll_pdu_i                                                                                                                                                                                                                          |
| +++gtp_wrapper_i                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i                                                                                                                                                                                                                            |
| ++++GTP_TILE_INST                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST                                                                                                                                                                                                              |
| ++clock_module_i                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 1/1       | Aurora_FPGA/u_Aurora_unit_2/clock_module_i                                                                                                                                                                                                                                           |
| ++reset_logic_i                                                           |           | 4/4           | 11/11         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/reset_logic_i                                                                                                                                                                                                                                            |
| ++standard_cc_module_i                                                    |           | 15/15         | 50/50         | 21/21         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/standard_cc_module_i                                                                                                                                                                                                                                     |
| ++u_Aurora_ctrl                                                           |           | 4/229         | 5/331         | 7/535         | 0/352         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl                                                                                                                                                                                                                                            |
| +++u_Aurora_receiver                                                      |           | 9/9           | 33/33         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver                                                                                                                                                                                                                          |
| +++u_Aurora_transmitter                                                   |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_transmitter                                                                                                                                                                                                                       |
| +++u_hold_fifo                                                            |           | 8/103         | 34/145        | 5/259         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo                                                                                                                                                                                                                                |
| ++++u_hold_fifo_1k                                                        |           | 0/95          | 0/111         | 0/254         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k                                                                                                                                                                                                                 |
| +++++U0                                                                   |           | 0/95          | 0/111         | 0/254         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0                                                                                                                                                                                                              |
| ++++++xst_fifo_generator                                                  |           | 0/95          | 0/111         | 0/254         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator                                                                                                                                                                                           |
| +++++++gconvfifo.rf                                                       |           | 0/95          | 0/111         | 0/254         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                              |
| ++++++++grf.rf                                                            |           | 2/95          | 0/111         | 2/254         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                       |
| +++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 1/18          | 0/38          | 2/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                              |
| ++++++++++grss.rsts                                                       |           | 3/6           | 2/2           | 8/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                                    |
| +++++++++++c2                                                             |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                                 |
| ++++++++++rpntr                                                           |           | 11/11         | 36/36         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                        |
| +++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 2/15          | 0/31          | 2/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                              |
| ++++++++++gwss.wsts                                                       |           | 2/4           | 1/1           | 3/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                                    |
| +++++++++++c1                                                             |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                                 |
| ++++++++++wpntr                                                           |           | 9/9           | 30/30         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                        |
| +++++++++gntv_or_sync_fifo.mem                                            |           | 2/55          | 0/32          | 2/212         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                 |
| ++++++++++gdm.dm                                                          |           | 53/53         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                          |
| +++++++++rstblk                                                           |           | 5/5           | 10/10         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                |
| +++u_prefetch_fifo                                                        |           | 10/112        | 34/147        | 1/264         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo                                                                                                                                                                                                                            |
| ++++u_prefetch_fifo_1k                                                    |           | 0/102         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k                                                                                                                                                                                                         |
| +++++U0                                                                   |           | 0/102         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0                                                                                                                                                                                                      |
| ++++++xst_fifo_generator                                                  |           | 0/102         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator                                                                                                                                                                                   |
| +++++++gconvfifo.rf                                                       |           | 0/102         | 0/113         | 0/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                      |
| ++++++++grf.rf                                                            |           | 2/102         | 0/113         | 2/263         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                               |
| +++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 2/17          | 0/39          | 2/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                      |
| ++++++++++grss.rsts                                                       |           | 3/6           | 2/2           | 8/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                            |
| +++++++++++c2                                                             |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                         |
| ++++++++++rpntr                                                           |           | 9/9           | 37/37         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                |
| +++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 2/22          | 0/32          | 2/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                      |
| ++++++++++gwss.wsts                                                       |           | 7/11          | 2/2           | 9/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                            |
| +++++++++++c1                                                             |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                         |
| ++++++++++wpntr                                                           |           | 9/9           | 30/30         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                |
| +++++++++gntv_or_sync_fifo.mem                                            |           | 2/56          | 0/32          | 2/212         | 0/176         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                         |
| ++++++++++gdm.dm                                                          |           | 54/54         | 32/32         | 210/210       | 176/176       | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm                                                                                                                                  |
| +++++++++rstblk                                                           |           | 5/5           | 10/10         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                        |
| ++u_Aurora_ctrl_ila                                                       |           | 0/248         | 0/809         | 0/528         | 0/201         | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila                                                                                                                                                                                                                                        |
| +++U0                                                                     |           | 35/248        | 160/809       | 20/528        | 0/201         | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0                                                                                                                                                                                                                                     |
| ++++I_NO_D.U_ILA                                                          |           | 1/213         | 0/649         | 0/508         | 0/201         | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA                                                                                                                                                                                                                        |
| +++++I_DQ.U_DQQ                                                           |           | 25/25         | 160/160       | 88/88         | 88/88         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                                             |
| +++++U_CAPSTOR                                                            |           | 0/21          | 0/26          | 0/69          | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                                              |
| ++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                     |           | 2/21          | 0/26          | 6/69          | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                                              |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR                                         |           | 2/5           | 0/8           | 2/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                                   |
| ++++++++I_WIDTH_8.u_tc_0                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_8.u_tc_0                                                                                                                                  |
| ++++++++u_cnt                                                             |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                                             |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                     |           | 1/1           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                                               |
| +++++++U_RAM                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                                        |
| ++++++++I_S6.U_CS_BRAM_CASCADE_S6                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                                              |
| +++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/9       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[5].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[6].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[7].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[8].u_ramb18                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18                                                                                    |
| +++++++U_RD_COL_MUX                                                       |           | 0/10          | 0/0           | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                                 |
| ++++++++I8.U_MUX256                                                       |           | 10/10         | 0/0           | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256                                                                                                                                                     |
| +++++++U_RD_ROW_ADDR                                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                                                |
| +++++U_G2_SQ.U_CAPCTRL                                                    |           | 5/37          | 7/66          | 4/75          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                                      |
| ++++++I_SRLT_NE_1.U_CDONE                                                 |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                                  |
| ++++++I_SRLT_NE_1.U_CMPRESET                                              |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                                               |
| ++++++I_SRLT_NE_1.U_NS0                                                   |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_NS1                                                   |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_SCE                                                   |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_SCMPCE                                                |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_SCRST                                                 |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                                  |
| ++++++I_SRLT_NE_1.U_WCE                                                   |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_WHCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                                                |
| ++++++I_SRLT_NE_1.U_WLCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                                                |
| ++++++U_CAP_ADDRGEN                                                       |           | 7/19          | 36/56         | 20/52         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                                        |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                       |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                                           |
| +++++++I_SRLT_NE_1.U_WCNT                                                 |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                                     |
| +++++++U_SCNT_CMP                                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                                             |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                                     |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                            |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                               |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                                  |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                               |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                                 |
| +++++++U_WCNT_HCMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                                            |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                                    |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                            |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                              |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                                 |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                               |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                                |
| +++++++U_WCNT_LCMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                                            |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                                    |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                            |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                              |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                                 |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                               |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                                |
| +++++U_RST                                                                |           | 4/16          | 9/25          | 2/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                                  |
| ++++++U_ARM_XFER                                                          |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                                       |
| ++++++U_HALT_XFER                                                         |           | 6/6           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                                      |
| +++++U_STAT                                                               |           | 18/39         | 24/43         | 10/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                                 |
| ++++++U_DMUX4                                                             |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                                         |
| +++++++U_CS_MUX                                                           |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                                                |
| ++++++++I3.U_MUX8                                                         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                                      |
| ++++++U_DSL1                                                              |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                                          |
| ++++++U_MUX                                                               |           | 0/9           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                                           |
| +++++++U_CS_MUX                                                           |           | 0/9           | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                                  |
| ++++++++I1.U_MUX2                                                         |           | 9/9           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                                        |
| ++++++U_RESET_EDGE                                                        |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                                    |
| ++++++U_STAT_CNT                                                          |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                                      |
| +++++U_TRIG                                                               |           | 1/74          | 1/329         | 0/230         | 0/81          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                                 |
| ++++++U_TC                                                                |           | 1/7           | 1/5           | 0/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                                            |
| +++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                      |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                                              |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                    |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                               |
| +++++++++I_NMU_EQ1.U_iDOUT                                                |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                             |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION                                          |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                                  |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                    |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                                   |
| +++++++++I_NMU_EQ1.U_iDOUT                                                |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                                 |
| ++++++U_TM                                                                |           | 0/66          | 0/323         | 0/227         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                                            |
| +++++++G_NMU[0].U_M                                                       |           | 1/66          | 1/323         | 0/227         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                                               |
| ++++++++U_MU                                                              |           | 1/65          | 1/322         | 0/227         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                                          |
| +++++++++I_MUT_GANDX.U_match                                              |           | 0/64          | 0/321         | 0/227         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                                      |
| ++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                       |           | 0/64          | 0/321         | 0/227         | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                                            |
| +++++++++++I_S6.U_CS_GANDX_SRL_S6                                         |           | 43/64         | 320/321       | 146/227       | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                                     |
| ++++++++++++U_CS_GAND_SRL_S6                                              |           | 0/21          | 0/1           | 0/81          | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                                    |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                 |           | 0/21          | 0/1           | 0/81          | 0/80          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                       |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE              |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE                         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE               |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE                         |
| ++u_transceiver_reset                                                     |           | 25/25         | 75/75         | 67/67         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_Aurora_unit_2/u_transceiver_reset                                                                                                                                                                                                                                      |
| +u_fifo_pool_1                                                            |           | 3/157         | 5/207         | 6/296         | 0/0           | 0/37      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1                                                                                                                                                                                                                                                            |
| ++u_data_repeater                                                         |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_data_repeater                                                                                                                                                                                                                                            |
| ++u_fifo_16k                                                              |           | 0/101         | 0/120         | 0/187         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k                                                                                                                                                                                                                                                 |
| +++U0                                                                     |           | 0/101         | 0/120         | 0/187         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0                                                                                                                                                                                                                                              |
| ++++xst_fifo_generator                                                    |           | 0/101         | 0/120         | 0/187         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator                                                                                                                                                                                                                           |
| +++++gconvfifo.rf                                                         |           | 0/101         | 0/120         | 0/187         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                              |
| ++++++grf.rf                                                              |           | 2/101         | 0/120         | 2/187         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                                       |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 4/27          | 0/60          | 3/59          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                              |
| ++++++++grss.rsts                                                         |           | 2/6           | 2/2           | 1/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                                                                    |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                                                                                                 |
| +++++++++c2                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                                                                 |
| ++++++++rpntr                                                             |           | 17/17         | 58/58         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                                        |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 5/29          | 0/47          | 5/54          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                              |
| ++++++++gwss.wsts                                                         |           | 2/8           | 2/2           | 2/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                                                                    |
| +++++++++c0                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                                                                                                 |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                                                                 |
| +++++++++gaf.c2                                                           |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.c2                                                                                                                                                             |
| ++++++++wpntr                                                             |           | 16/16         | 45/45         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                                        |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/38          | 0/3           | 1/71          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                                 |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                                          |           | 0/37          | 0/3           | 0/70          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                        |
| +++++++++blk_mem_generator                                                |           | 0/37          | 0/3           | 0/70          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                                                      |
| ++++++++++valid.cstr                                                      |           | 0/37          | 0/3           | 0/70          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                                                           |
| +++++++++++bindec_a.bindec_inst_a                                         |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                                                    |
| +++++++++++bindec_b.bindec_inst_b                                         |           | 5/5           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                                                    |
| +++++++++++has_mux_b.B                                                    |           | 28/28         | 3/3           | 58/58         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                                               |
| +++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[10].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[11].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[12].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[13].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[14].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[15].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[16].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[17].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[18].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[19].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[1].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[20].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[21].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[22].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[23].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[24].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[25].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[26].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[27].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[28].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[2].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[3].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[4].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[5].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[6].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[7].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[8].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[9].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram                                                                                            |
| +++++++rstblk                                                             |           | 5/5           | 10/10         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                                |
| ++u_fifo_4k                                                               |           | 0/52          | 0/81          | 0/102         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k                                                                                                                                                                                                                                                  |
| +++U0                                                                     |           | 0/52          | 0/81          | 0/102         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0                                                                                                                                                                                                                                               |
| ++++xst_fifo_generator                                                    |           | 0/52          | 0/81          | 0/102         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator                                                                                                                                                                                                                            |
| +++++gconvfifo.rf                                                         |           | 0/52          | 0/81          | 0/102         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                               |
| ++++++grf.rf                                                              |           | 2/52          | 0/81          | 2/102         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                                        |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 2/15          | 0/35          | 2/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                               |
| ++++++++grss.rsts                                                         |           | 2/6           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                                                                     |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                                                                                                  |
| +++++++++c2                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                                                                  |
| ++++++++rpntr                                                             |           | 7/7           | 33/33         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                                         |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 3/20          | 0/35          | 3/51          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                               |
| ++++++++gwss.wsts                                                         |           | 1/7           | 2/2           | 2/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                                                                     |
| +++++++++c0                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                                                                                                  |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                                                                  |
| +++++++++gaf.c2                                                           |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.c2                                                                                                                                                              |
| ++++++++wpntr                                                             |           | 10/10         | 33/33         | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                                         |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/10          | 0/1           | 1/12          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                                  |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                                          |           | 0/9           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                         |
| +++++++++blk_mem_generator                                                |           | 0/9           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                                                       |
| ++++++++++valid.cstr                                                      |           | 0/9           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                                                            |
| +++++++++++bindec_a.bindec_inst_a                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                                                     |
| +++++++++++bindec_b.bindec_inst_b                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                                                     |
| +++++++++++has_mux_b.B                                                    |           | 7/7           | 1/1           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                                                |
| +++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[1].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[2].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[3].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[4].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[5].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[6].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[7].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                                                             |
| +++++++rstblk                                                             |           | 5/5           | 10/10         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                                 |
| +u_fifo_pool_2                                                            |           | 3/155         | 5/207         | 6/295         | 0/0           | 0/37      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2                                                                                                                                                                                                                                                            |
| ++u_data_repeater                                                         |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_data_repeater                                                                                                                                                                                                                                            |
| ++u_fifo_16k                                                              |           | 0/99          | 0/120         | 0/190         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k                                                                                                                                                                                                                                                 |
| +++U0                                                                     |           | 0/99          | 0/120         | 0/190         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0                                                                                                                                                                                                                                              |
| ++++xst_fifo_generator                                                    |           | 0/99          | 0/120         | 0/190         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator                                                                                                                                                                                                                           |
| +++++gconvfifo.rf                                                         |           | 0/99          | 0/120         | 0/190         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                              |
| ++++++grf.rf                                                              |           | 2/99          | 0/120         | 2/190         | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                                       |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 4/28          | 0/60          | 3/62          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                              |
| ++++++++grss.rsts                                                         |           | 2/6           | 2/2           | 1/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                                                                    |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                                                                                                 |
| +++++++++c2                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                                                                 |
| ++++++++rpntr                                                             |           | 18/18         | 58/58         | 44/44         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                                        |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 5/27          | 0/47          | 5/58          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                              |
| ++++++++gwss.wsts                                                         |           | 2/8           | 2/2           | 2/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                                                                    |
| +++++++++c0                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                                                                                                 |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                                                                 |
| +++++++++gaf.c2                                                           |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.c2                                                                                                                                                             |
| ++++++++wpntr                                                             |           | 14/14         | 45/45         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                                        |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/37          | 0/3           | 1/67          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                                 |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                                          |           | 0/36          | 0/3           | 0/66          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                        |
| +++++++++blk_mem_generator                                                |           | 0/36          | 0/3           | 0/66          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                                                      |
| ++++++++++valid.cstr                                                      |           | 0/36          | 0/3           | 0/66          | 0/0           | 0/29      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                                                           |
| +++++++++++bindec_a.bindec_inst_a                                         |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                                                    |
| +++++++++++bindec_b.bindec_inst_b                                         |           | 4/4           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                                                    |
| +++++++++++has_mux_b.B                                                    |           | 28/28         | 3/3           | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                                               |
| +++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[10].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[11].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[12].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[13].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[14].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[15].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[16].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[17].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[18].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[19].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[1].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[20].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[21].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[22].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[23].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[24].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[25].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[26].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[27].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[28].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r                                                                                                         |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram                                                                                           |
| +++++++++++ramloop[2].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[3].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[4].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[5].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[6].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[7].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[8].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram                                                                                            |
| +++++++++++ramloop[9].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r                                                                                                          |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram                                                                                            |
| +++++++rstblk                                                             |           | 5/5           | 10/10         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                                |
| ++u_fifo_4k                                                               |           | 0/52          | 0/81          | 0/98          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k                                                                                                                                                                                                                                                  |
| +++U0                                                                     |           | 0/52          | 0/81          | 0/98          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0                                                                                                                                                                                                                                               |
| ++++xst_fifo_generator                                                    |           | 0/52          | 0/81          | 0/98          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator                                                                                                                                                                                                                            |
| +++++gconvfifo.rf                                                         |           | 0/52          | 0/81          | 0/98          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                               |
| ++++++grf.rf                                                              |           | 2/52          | 0/81          | 2/98          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                                        |
| +++++++gntv_or_sync_fifo.gl0.rd                                           |           | 2/15          | 0/35          | 2/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                               |
| ++++++++grss.rsts                                                         |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                                                                                                     |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1                                                                                                                                                                  |
| +++++++++c2                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2                                                                                                                                                                  |
| ++++++++rpntr                                                             |           | 8/8           | 33/33         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                                         |
| +++++++gntv_or_sync_fifo.gl0.wr                                           |           | 3/20          | 0/35          | 3/51          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                               |
| ++++++++gwss.wsts                                                         |           | 1/7           | 2/2           | 2/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                                                                                                     |
| +++++++++c0                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0                                                                                                                                                                  |
| +++++++++c1                                                               |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1                                                                                                                                                                  |
| +++++++++gaf.c2                                                           |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaf.c2                                                                                                                                                              |
| ++++++++wpntr                                                             |           | 10/10         | 33/33         | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                                         |
| +++++++gntv_or_sync_fifo.mem                                              |           | 1/10          | 0/1           | 1/12          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                                  |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                                          |           | 0/9           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                         |
| +++++++++blk_mem_generator                                                |           | 0/9           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                                                       |
| ++++++++++valid.cstr                                                      |           | 0/9           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                                                            |
| +++++++++++bindec_a.bindec_inst_a                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                                                     |
| +++++++++++bindec_b.bindec_inst_b                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                                                     |
| +++++++++++has_mux_b.B                                                    |           | 7/7           | 1/1           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                                                |
| +++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[1].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[2].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[3].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[4].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[5].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[6].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                                                             |
| +++++++++++ramloop[7].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                                                           |
| ++++++++++++s6_noinit.ram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                                                             |
| +++++++rstblk                                                             |           | 5/5           | 10/10         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | Aurora_FPGA/u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                                 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
