%%%%%%%%%%
\begin{table*}[!tp]
    \centering
    \scriptsize
    \caption{Features comparison (prior works v.s. \Accel)}
    \vspace{-3mm}
    \resizebox{\textwidth}{!}{
    \begin{tabular}{ccccccc}
        \hline
            Work & \makecell{Dataflow \\ Switching } & \makecell{Load \\Balancing}  & \makecell{Reorder Methodology\\ (no reorder/off-chip/on-chip)}  & Challenge & \Accel solution \\
            \hline
            NVDLA~\cite{nvdla} &\xmark &\cmark  & no reorder &  Underutilization & Dataflows switching \\
            \makecell{DPU~\cite{xilinx_dpu},Gemmini~\cite{gemmini},\\Simba~\cite{simba},TPU~\cite{tpuv4i},Eyeriss~\cite{chen2016eyeriss}} &\xmark &\xmark & no reorder & \makecell{Reduction sync-up overhead \\ from load imbalance} & \makecell{load balancing through fixed compute \\ latency for kernels with various sizes.} \\
             Eyeriss\_v2~\cite{chen2018eyeriss},SARA~\cite{SARA}  &\cmark & \xmark & off-chip  & Energy and latency overhead & on-chip RIR without moving data off-chip \\ 
            MAERI, SIGMA~\cite{kwon2018maeri,sigma} &\cmark &\cmark & off-chip & \makecell{expensive row-wise ART/BENES/FAN} & \makecell{One AFFT for all rows of PEs}\\
            Medusa~\cite{Medusa} &\cmark &\xmark & on-chip (line rotation) & Bank conflicts in large parallel & Word-granularity layout reordering\\
            MTIA~\cite{MITA} &\cmark &\xmark & on-chip (transpose, concatenate, reshape) & Extra reordering latency & reorder lat. hidden behind reduction.\\
            \Accel (this work) &\cmark &\cmark & on-chip (arbitrary word shuffle using RIR) & & \\ 
% \multicolumn{2}{c}{Kill low utilization through co-switching dataflow and layout for every layer.}  \\
        \hline
    \end{tabular}}
    \vspace{-3mm}
    \label{tab:cmp_other_accel}
\end{table*}
\input{fig/reorder_overview}