# SPI_Slave_with_SPR
Designed an SPI slave module with integrated single-port RAM using Verilog. Verified functionality via QuestaSim simulation and implemented the design on FPGA using Xilinx Vivado for synthesis and hardware deployment. Demonstrates SPI communication and memory interfacing on FPGA.
