$date
	Tue Nov 04 19:50:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q_tb $end
$var wire 3 ! f [2:0] $end
$var reg 3 " A [2:0] $end
$var reg 3 # B [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module Q_ins $end
$var wire 3 & A [2:0] $end
$var wire 3 ' B [2:0] $end
$var wire 1 ( Dm $end
$var wire 1 ) Dn $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 3 * f [2:0] $end
$var wire 1 + N $end
$var wire 1 , M $end
$scope module DFF_1 $end
$var wire 1 ( D $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 , Q $end
$upscope $end
$scope module DFF_2 $end
$var wire 1 ) D $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 + Q $end
$upscope $end
$scope module MUX4to1Con_ins $end
$var wire 3 - A [2:0] $end
$var wire 3 . B [2:0] $end
$var wire 2 / s [1:0] $end
$var wire 3 0 sum [2:0] $end
$var wire 3 1 diff [2:0] $end
$var wire 1 2 c2 $end
$var wire 1 3 c1 $end
$var reg 3 4 f [2:0] $end
$scope module addsub_ins $end
$var wire 3 5 a [2:0] $end
$var wire 3 6 b [2:0] $end
$var wire 1 7 ctrl $end
$var wire 3 8 s [2:0] $end
$var wire 1 3 cout $end
$var wire 2 9 c [1:0] $end
$scope module fulladder1 $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 7 cin $end
$var wire 1 < cout $end
$var wire 1 = s $end
$upscope $end
$scope module fulladder2 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ cin $end
$var wire 1 A cout $end
$var wire 1 B s $end
$upscope $end
$scope module fulladder3 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E cin $end
$var wire 1 3 cout $end
$var wire 1 F s $end
$upscope $end
$upscope $end
$scope module addsub_ins1 $end
$var wire 3 G a [2:0] $end
$var wire 3 H b [2:0] $end
$var wire 1 I ctrl $end
$var wire 3 J s [2:0] $end
$var wire 1 2 cout $end
$var wire 2 K c [1:0] $end
$scope module fulladder1 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 I cin $end
$var wire 1 N cout $end
$var wire 1 O s $end
$upscope $end
$scope module fulladder2 $end
$var wire 1 P a $end
$var wire 1 Q b $end
$var wire 1 R cin $end
$var wire 1 S cout $end
$var wire 1 T s $end
$upscope $end
$scope module fulladder3 $end
$var wire 1 U a $end
$var wire 1 V b $end
$var wire 1 W cin $end
$var wire 1 2 cout $end
$var wire 1 X s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0X
1W
1V
0U
0T
1S
1R
1Q
0P
0O
1N
1M
0L
b11 K
b0 J
1I
b0 H
b0 G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
b0 9
b0 8
07
b0 6
b0 5
b0 4
03
12
b0 1
b0 0
b0 /
b0 .
b0 -
0,
0+
b0 *
1)
0(
b0 '
b0 &
1%
0$
b0 #
b0 "
b0 !
$end
#2
0)
1(
b1 /
1+
0W
b1 K
0S
1B
1T
b11 !
b11 *
b11 4
1=
b111 0
b111 8
1F
1O
b11 1
b11 J
0X
1?
0Q
1:
1C
1L
1U
b10 #
b10 '
b10 .
b10 6
b10 H
b101 "
b101 &
b101 -
b101 5
b101 G
0%
1$
#4
0$
#6
1)
1,
b10 /
0+
13
1@
0F
1<
1E
1X
0=
0O
b11 9
1A
b11 !
b11 *
b11 4
1W
b10 0
b10 8
1B
b100 1
b100 J
0T
b11 K
1S
1;
0M
1>
1P
1$
b11 #
b11 '
b11 .
b11 6
b11 H
b111 "
b111 &
b111 -
b111 5
b111 G
#8
0$
#10
0)
0(
b11 /
1+
0E
0A
02
0@
b0 9
0<
1R
0W
0=
1B
b10 0
b10 8
0F
03
0O
1N
1T
b1 K
0S
b110 1
b110 J
1X
0;
1M
0:
0>
0C
0L
0P
0U
b10 !
b10 *
b10 4
1$
b10 #
b10 '
b10 .
b10 6
b10 H
b0 "
b0 &
b0 -
b0 5
b0 G
#12
0$
#14
1)
0,
b0 /
0+
12
0X
1@
1W
b1 9
1<
b11 K
1S
1B
0T
b10 0
b10 8
0=
b0 1
b0 J
0O
1;
0?
0M
1Q
1:
1L
b10 !
b10 *
b10 4
1$
b1 #
b1 '
b1 .
b1 6
b1 H
b1 "
b1 &
b1 -
b1 5
b1 G
#16
0$
#18
b0 !
b0 *
b0 4
0)
1(
b1 /
1+
1$
