$date
	Sat Oct 22 22:55:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#509606
b11100 &
b11100 %
1$
b11100 !
1"
#509607
0"
#509610
b1110 &
b1110 %
#509614
b111 &
b111 %
#509618
b10110 &
b10110 %
#509622
b1011 &
b1011 %
#509626
b100010 &
b100010 %
#509630
b10001 &
b10001 %
#509634
b110100 &
b110100 %
#509638
b11010 &
b11010 %
#509642
b1101 &
b1101 %
#509646
b101000 &
b101000 %
#509650
b10100 &
b10100 %
#509654
b1010 &
b1010 %
#509658
b101 &
b101 %
#509662
b10000 &
b10000 %
#509666
b1000 &
b1000 %
#509670
b100 &
b100 %
#509674
b10 &
b10 %
#509678
b1 &
1#
b1 %
#509682
b0 &
b0 %
0#
0$
#1471275
b11001 !
1"
#1471278
b11001 &
b11001 %
1$
#1471279
0"
#1471282
b1001100 &
b1001100 %
#1471286
b100110 &
b100110 %
#1471290
b10011 &
b10011 %
#1471294
b111010 &
b111010 %
#1471298
b11101 &
b11101 %
#1471302
b1011000 &
b1011000 %
#1471306
b101100 &
b101100 %
#1471310
b10110 &
b10110 %
#1471314
b1011 &
b1011 %
#1471318
b100010 &
b100010 %
#1471322
b10001 &
b10001 %
#1471326
b110100 &
b110100 %
#1471330
b11010 &
b11010 %
#1471334
b1101 &
b1101 %
#1471338
b101000 &
b101000 %
#1471342
b10100 &
b10100 %
#1471346
b1010 &
b1010 %
#1471350
b101 &
b101 %
#1471354
b10000 &
b10000 %
#1471358
b1000 &
b1000 %
#1471362
b100 &
b100 %
#1471366
b10 &
b10 %
#1471370
b1 &
b1 %
1#
#1471374
b0 &
0#
b0 %
0$
#2467246
b10010 &
b10010 %
1$
b10010 !
1"
#2467247
0"
#2467250
b1001 &
b1001 %
#2467254
b11100 &
b11100 %
#2467258
b1110 &
b1110 %
#2467262
b111 &
b111 %
#2467266
b10110 &
b10110 %
#2467270
b1011 &
b1011 %
#2467274
b100010 &
b100010 %
#2467278
b10001 &
b10001 %
#2467282
b110100 &
b110100 %
#2467286
b11010 &
b11010 %
#2467290
b1101 &
b1101 %
#2467294
b101000 &
b101000 %
#2467298
b10100 &
b10100 %
#2467302
b1010 &
b1010 %
#2467306
b101 &
b101 %
#2467310
b10000 &
b10000 %
#2467314
b1000 &
b1000 %
#2467318
b100 &
b100 %
#2467322
b10 &
b10 %
#2467326
b1 &
1#
b1 %
#2467330
b0 &
b0 %
0#
0$
#4500012
