Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 12 21:42:36 2021
| Host         : DESKTOP-P0B4VES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.077        0.000                      0                   73        0.225        0.000                      0                   73        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.077        0.000                      0                   73        0.225        0.000                      0                   73        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.952ns (19.478%)  route 3.935ns (80.522%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.999     9.910    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.124    10.034 r  ms_ctrl_0/cnt_0/count[17]_i_1/O
                         net (fo=1, routed)           0.000    10.034    ms_ctrl_0/cnt_0/next_count[17]
    SLICE_X0Y24          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.029    15.111    ms_ctrl_0/cnt_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.952ns (19.584%)  route 3.909ns (80.416%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.972     9.883    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124    10.007 r  ms_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000    10.007    ms_ctrl_0/cnt_0/next_count[21]
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.029    15.097    ms_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.980ns (19.937%)  route 3.935ns (80.063%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.999     9.910    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.152    10.062 r  ms_ctrl_0/cnt_0/count[19]_i_1/O
                         net (fo=1, routed)           0.000    10.062    ms_ctrl_0/cnt_0/next_count[19]
    SLICE_X0Y24          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.075    15.157    ms_ctrl_0/cnt_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.952ns (19.612%)  route 3.902ns (80.388%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.966     9.877    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124    10.001 r  ms_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000    10.001    ms_ctrl_0/cnt_0/next_count[25]
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.031    15.099    ms_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.978ns (20.012%)  route 3.909ns (79.988%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.972     9.883    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.150    10.033 r  ms_ctrl_0/cnt_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000    10.033    ms_ctrl_0/cnt_0/next_count[23]
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[23]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.075    15.143    ms_ctrl_0/cnt_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.981ns (20.089%)  route 3.902ns (79.911%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.966     9.877    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.153    10.030 r  ms_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000    10.030    ms_ctrl_0/cnt_0/next_count[26]
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.075    15.143    ms_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.952ns (19.779%)  route 3.861ns (80.220%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.924     9.835    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.124     9.959 r  ms_ctrl_0/cnt_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.959    ms_ctrl_0/cnt_0/next_count[1]
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.029    15.140    ms_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.952ns (19.826%)  route 3.850ns (80.174%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.913     9.824    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.124     9.948 r  ms_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.948    ms_ctrl_0/cnt_0/next_count[2]
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.031    15.142    ms_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.978ns (20.210%)  route 3.861ns (79.789%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.924     9.835    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.150     9.985 r  ms_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.985    ms_ctrl_0/cnt_0/next_count[3]
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.075    15.186    ms_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.978ns (20.257%)  route 3.850ns (79.742%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.625     5.146    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ms_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.202     6.804    ms_ctrl_0/cnt_0/count[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.124     6.928 r  ms_ctrl_0/cnt_0/count[0]_i_8/O
                         net (fo=1, routed)           1.125     8.053    ms_ctrl_0/cnt_0/count[0]_i_8_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     8.177 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.610     8.787    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          0.913     9.824    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.150     9.974 r  ms_ctrl_0/cnt_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.974    ms_ctrl_0/cnt_0/next_count[4]
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[4]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.075    15.186    ms_ctrl_0/cnt_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  5.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.522%)  route 0.144ns (40.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    db_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  db_0/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  db_0/DFF_reg[3]/Q
                         net (fo=2, routed)           0.144     1.776    db_0/DFF[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I3_O)        0.048     1.824 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.824    op_0/pb_one_pulse_reg_0
    SLICE_X2Y21          FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.854     1.981    op_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.131     1.599    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.524%)  route 0.169ns (54.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.469    db_0/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.169     1.779    db_0/DFF[0]
    SLICE_X3Y21          FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.854     1.981    db_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.070     1.552    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db_1/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_1/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.485%)  route 0.162ns (53.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.469    db_1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  db_1/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db_1/DFF_reg[0]/Q
                         net (fo=3, routed)           0.162     1.772    db_1/DFF[0]
    SLICE_X2Y22          FDRE                                         r  db_1/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    db_1/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  db_1/DFF_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.060     1.541    db_1/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 op_1/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_1/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    op_1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  op_1/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  op_1/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.156     1.765    db_1/pb_debounced_delay
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.042     1.807 r  db_1/pb_one_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    op_1/pb_one_pulse_reg_1
    SLICE_X3Y22          FDRE                                         r  op_1/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    op_1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  op_1/pb_one_pulse_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.107     1.575    op_1/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.178%)  route 0.144ns (40.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    db_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  db_0/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  db_0/DFF_reg[3]/Q
                         net (fo=2, routed)           0.144     1.776    db_0/DFF[3]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.821 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.821    op_0/db_request
    SLICE_X2Y21          FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.854     1.981    op_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120     1.588    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.204%)  route 0.131ns (34.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    op_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  op_0/pb_one_pulse_reg/Q
                         net (fo=2, routed)           0.131     1.747    ms_ctrl_0/cnt_0/op_request
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.098     1.845 r  ms_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    ms_ctrl_0/cnt_0_n_3
    SLICE_X2Y22          FDRE                                         r  ms_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  ms_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120     1.601    ms_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/request2s_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.830%)  route 0.133ns (35.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    op_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  op_0/pb_one_pulse_reg/Q
                         net (fo=2, routed)           0.133     1.750    ms_ctrl_0/op_request
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.098     1.848 r  ms_ctrl_0/request2s_i_1/O
                         net (fo=1, routed)           0.000     1.848    ms_ctrl_0/next_request2s
    SLICE_X2Y23          FDRE                                         r  ms_ctrl_0/request2s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  ms_ctrl_0/request2s_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121     1.600    ms_ctrl_0/request2s_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    db_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.182     1.791    db_0/DFF[1]
    SLICE_X2Y21          FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.854     1.981    db_0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.052     1.533    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ms_ctrl_0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  ms_ctrl_0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ms_ctrl_0/start_reg/Q
                         net (fo=5, routed)           0.171     1.804    ms_ctrl_0/cnt_0/notice_reg
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  ms_ctrl_0/cnt_0/start_i_1/O
                         net (fo=1, routed)           0.000     1.849    ms_ctrl_0/cnt_0_n_2
    SLICE_X2Y22          FDRE                                         r  ms_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  ms_ctrl_0/start_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.589    ms_ctrl_0/start_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ms_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.672%)  route 0.190ns (47.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  ms_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ms_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.190     1.823    ms_ctrl_0/cnt_0/state__0[1]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.048     1.871 r  ms_ctrl_0/cnt_0/valid_i_1/O
                         net (fo=1, routed)           0.000     1.871    ms_ctrl_0/next_valid
    SLICE_X2Y23          FDRE                                         r  ms_ctrl_0/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  ms_ctrl_0/valid_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.131     1.610    ms_ctrl_0/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    db_1/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    db_1/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    db_1/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    db_1/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    ms_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    db_0/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    db_0/DFF_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    db_0/DFF_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    db_0/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    db_1/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    db_1/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    db_1/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    db_1/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    db_1/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    db_1/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    ms_ctrl_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    ms_ctrl_0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    ms_ctrl_0/cnt_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    ms_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    ms_ctrl_0/cnt_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    ms_ctrl_0/cnt_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    ms_ctrl_0/cnt_0/count_reg[13]/C



