
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 373.375 ; gain = 102.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [G:/Vivado/CPU/CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDisp' [G:/Vivado/CPU/CPU.srcs/sources_1/new/SevenSegDisp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Select' [G:/Vivado/CPU/CPU.srcs/sources_1/new/Select.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Select' (1#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/Select.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [G:/Vivado/CPU/CPU.srcs/sources_1/new/SevenSegDecoder.v:23]
INFO: [Synth 8-226] default block is never used [G:/Vivado/CPU/CPU.srcs/sources_1/new/SevenSegDecoder.v:33]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (2#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/SevenSegDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter8' [G:/Vivado/CPU/CPU.srcs/sources_1/new/Counter8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter8' (3#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/Counter8.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder3_8' [G:/Vivado/CPU/CPU.srcs/sources_1/new/Decoder3_8.v:22]
INFO: [Synth 8-226] default block is never used [G:/Vivado/CPU/CPU.srcs/sources_1/new/Decoder3_8.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Decoder3_8' (4#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/Decoder3_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDisp' (5#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/SevenSegDisp.v:23]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivider' [G:/Vivado/CPU/CPU.srcs/sources_1/new/FrequencyDivider.v:22]
	Parameter N1000 bound to: 50000 - type: integer 
	Parameter N100 bound to: 500000 - type: integer 
	Parameter N10 bound to: 5000000 - type: integer 
	Parameter N1 bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivider' (6#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/FrequencyDivider.v:22]
INFO: [Synth 8-6157] synthesizing module 'mips' [G:/Vivado/CPU/CPU.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFU' [G:/Vivado/CPU/CPU.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [G:/Vivado/CPU/CPU.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [G:/Vivado/CPU/CPU.srcs/sources_1/new/PC.v:35]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC' [G:/Vivado/CPU/CPU.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExt' [G:/Vivado/CPU/CPU.srcs/sources_1/new/SignExt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExt' (8#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/SignExt.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [G:/Vivado/CPU/CPU.srcs/sources_1/new/mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (9#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/mux_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder30' [G:/Vivado/CPU/CPU.srcs/sources_1/new/Adder30.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder30' (10#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/Adder30.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (11#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'im_4k' [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:23]
INFO: [Synth 8-4471] merging register 'imem_reg[3092][31:0]' into 'imem_reg[3096][31:0]' [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:33]
WARNING: [Synth 8-6014] Unused sequential element imem_reg[3092] was removed.  [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:33]
WARNING: [Synth 8-3848] Net imem[4096] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4095] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4094] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4093] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4092] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4091] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4090] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4089] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4088] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4087] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4086] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4085] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4084] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4083] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4082] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4081] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4080] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4079] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4078] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4077] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4076] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4075] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4074] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4073] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4072] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4071] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4070] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4069] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4068] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4067] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4066] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4065] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4064] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4063] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4062] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4061] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4060] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4059] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4058] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4057] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4056] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4055] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4054] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4053] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4052] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4051] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4050] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4049] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4048] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4047] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4046] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4045] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4044] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4043] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4042] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4041] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4040] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4039] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4038] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4037] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4036] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4035] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4034] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4033] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4032] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4031] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4030] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4029] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4028] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4027] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4026] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4025] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4024] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4023] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4022] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4021] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4020] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4019] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4018] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4017] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4016] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4015] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4014] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4013] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4012] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4011] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4010] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4009] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4008] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4007] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4006] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4005] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4004] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4003] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4002] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4001] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[4000] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[3999] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[3998] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
WARNING: [Synth 8-3848] Net imem[3997] in module/entity im_4k does not have driver. [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'im_4k' (12#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/im_4k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFU' (13#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/IFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MainControl' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:23]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:41]
INFO: [Synth 8-6155] done synthesizing module 'MainControl' (14#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (15#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_5_2' [G:/Vivado/CPU/CPU.srcs/sources_1/new/mux_5_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_5_2' (16#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/mux_5_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [G:/Vivado/CPU/CPU.srcs/sources_1/new/RF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RF' (17#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/RF.v:24]
INFO: [Synth 8-6157] synthesizing module 'EXT' [G:/Vivado/CPU/CPU.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (18#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'FixedComplementAdder32' [G:/Vivado/CPU/CPU.srcs/sources_1/new/FixedComplementAdder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PartialCarryLookAheadAdder_32' [G:/Vivado/CPU/CPU.srcs/sources_1/new/PartialCarryLookAheadAdder_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PartialCarryLookAheadAdder_16' [G:/Vivado/CPU/CPU.srcs/sources_1/new/PartialCarryLookAheadAdder_16.v:22]
INFO: [Synth 8-6157] synthesizing module 'ParallelAdder4' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ParallelAdder4.v:23]
INFO: [Synth 8-6157] synthesizing module 'GU' [G:/Vivado/CPU/CPU.srcs/sources_1/new/GU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'GU' (19#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/GU.v:2]
INFO: [Synth 8-6157] synthesizing module 'PU' [G:/Vivado/CPU/CPU.srcs/sources_1/new/PU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PU' (20#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/PU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CarryLookAhead_4' [G:/Vivado/CPU/CPU.srcs/sources_1/new/CarryLookAhead_4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CarryLookAhead_4' (21#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/CarryLookAhead_4.v:5]
INFO: [Synth 8-6157] synthesizing module 'SUM' [G:/Vivado/CPU/CPU.srcs/sources_1/new/SUM.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SUM' (22#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/SUM.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ParallelAdder4' (23#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/ParallelAdder4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PartialCarryLookAheadAdder_16' (24#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/PartialCarryLookAheadAdder_16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PartialCarryLookAheadAdder_32' (25#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/PartialCarryLookAheadAdder_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [G:/Vivado/CPU/CPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (26#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Minus' [G:/Vivado/CPU/CPU.srcs/sources_1/new/Minus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Minus' (27#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/Minus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FixedComplementAdder32' (28#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/FixedComplementAdder32.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (29#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'dm_4k' [G:/Vivado/CPU/CPU.srcs/sources_1/new/dm_4k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dm_4k' (30#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/dm_4k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (31#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (32#1) [G:/Vivado/CPU/CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[31]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[30]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[29]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[28]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[27]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[26]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[25]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[24]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[23]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[22]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[21]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[20]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[19]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[18]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[17]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[16]
WARNING: [Synth 8-3331] design im_4k has unconnected port addr[15]
WARNING: [Synth 8-3331] design IFU has unconnected port busA[1]
WARNING: [Synth 8-3331] design IFU has unconnected port busA[0]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[15]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[14]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[13]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[12]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[11]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[10]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[9]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[8]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[7]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[6]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[5]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[4]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[3]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[2]
WARNING: [Synth 8-3331] design SevenSegDisp has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 437.844 ; gain = 166.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 437.844 ; gain = 166.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 437.844 ; gain = 166.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Vivado/CPU/CPU.srcs/constrs_1/new/N4.xdc]
Finished Parsing XDC File [G:/Vivado/CPU/CPU.srcs/constrs_1/new/N4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Vivado/CPU/CPU.srcs/constrs_1/new/N4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 774.758 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 774.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 774.758 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 774.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 774.758 ; gain = 503.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 774.758 ; gain = 503.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 774.758 ; gain = 503.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk1000Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk100Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter100" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk10Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JrDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rezero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZF0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrc_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'Extop_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'rezero_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'RaDst_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'JrDst_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'SfDst_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'ExDst_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/MainControl.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'ALUCtr_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALUControl.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'Imm32_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/EXT.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'Result_high_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'OF_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'ZF_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'SF_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [G:/Vivado/CPU/CPU.srcs/sources_1/new/ALU.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 774.758 ; gain = 503.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     30 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 64    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	1024 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	1025 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSegDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 7     
Module Counter8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Decoder3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module FrequencyDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
Module Adder30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module im_4k 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 44    
+---Muxes : 
	1024 Input     32 Bit        Muxes := 1     
	1025 Input     10 Bit        Muxes := 1     
Module IFU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
Module MainControl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
Module mux_5_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module SUM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module FixedComplementAdder32 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  17 Input      2 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mips 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ZF0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
INFO: [Synth 8-5545] ROM "U_FRQNCYDVD/counter1000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_FRQNCYDVD/clk1000Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_FRQNCYDVD/counter10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_FRQNCYDVD/clk10Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port BTNC
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3073][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3074][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3075][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3076][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3077][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3078][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3079][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3080][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3081][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3082][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3083][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3084][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3085][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3086][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3087][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3088][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3089][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3090][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3091][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3093][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3094][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3095][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3096][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3097][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3098][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3099][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3100][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3101][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3102][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3103][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3104][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3105][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3106][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3107][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3108][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3109][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3110][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3111][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3112][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3113][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3114][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3115][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3116][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3072][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3073][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3074][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3075][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3076][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3077][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3078][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3079][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3080][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3081][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3082][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3083][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3084][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3085][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3086][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3087][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3088][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3089][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3090][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3091][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3093][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3094][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3095][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3096][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3097][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3098][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3099][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3100][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3101][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3102][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3103][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3104][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3105][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3106][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3107][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3108][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3109][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3110][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3111][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3112][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3113][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3114][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3115][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3116][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3072][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3073][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3074][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3075][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3076][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3077][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3078][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3079][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3080][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3081][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3082][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3083][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_CPU/ifu/U_IM/imem_reg[3084][27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (U_CPU/alucontrol/ALUCtr_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_CPU/alucontrol/ALUCtr_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_CPU/alucontrol/ALUCtr_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_CPU/alucontrol/ALUCtr_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_CPU/alucontrol/ALUCtr_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (U_CPU/alucontrol/ALUCtr_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (OF_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module ALU.
INFO: [Synth 8-3886] merging instance 'U_CPU/ext/Imm32_reg[25]' (LD) to 'U_CPU/ext/Imm32_reg[23]'
INFO: [Synth 8-3886] merging instance 'U_CPU/ext/Imm32_reg[9]' (LD) to 'U_CPU/ext/Imm32_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 777.562 ; gain = 506.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives        | 
+------------+----------------------+-----------+----------------------+-------------------+
|top         | U_CPU/dm/dmem_reg    | Implied   | 1 K x 32             | RAM256X1S x 128   | 
|top         | U_CPU/regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12       | 
+------------+----------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 840.039 ; gain = 568.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 842.559 ; gain = 571.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives        | 
+------------+----------------------+-----------+----------------------+-------------------+
|top         | U_CPU/dm/dmem_reg    | Implied   | 1 K x 32             | RAM256X1S x 128   | 
|top         | U_CPU/regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12       | 
+------------+----------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   356|
|3     |DSP48E1   |     4|
|4     |LUT1      |   102|
|5     |LUT2      |   247|
|6     |LUT3      |  1118|
|7     |LUT4      |   220|
|8     |LUT5      |   308|
|9     |LUT6      |   731|
|10    |MUXF7     |    33|
|11    |RAM256X1S |   128|
|12    |RAM32M    |    12|
|13    |FDCE      |    31|
|14    |FDPE      |     2|
|15    |FDRE      |    66|
|16    |LD        |   114|
|17    |IBUF      |     2|
|18    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |  3493|
|2     |  U_CPU           |mips             |  3353|
|3     |    alu           |ALU              |  1545|
|4     |    dm            |dm_4k            |   162|
|5     |    ext           |EXT              |   425|
|6     |    ifu           |IFU              |   667|
|7     |      U_NPC       |NPC              |     8|
|8     |        U_Adder32 |Adder30          |     8|
|9     |      U_PC        |PC               |   659|
|10    |    maincontrol   |MainControl      |   406|
|11    |    regfile       |RF               |   148|
|12    |  U_DISP          |SevenSegDisp     |    14|
|13    |    U_CNT         |Counter8         |    14|
|14    |  U_FRQNCYDVD     |FrequencyDivider |   104|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 944.863 ; gain = 336.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 944.863 ; gain = 673.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 647 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 140 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 944.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 254 instances were transformed.
  LD => LDCE: 114 instances
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 944.863 ; gain = 686.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 944.863 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/Vivado/CPU/CPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 10:40:21 2024...
