{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 12:41:19 2025 " "Info: Processing started: Thu Sep 25 12:41:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1_1 -c Block1_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1_1 -c Block1_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst11\|f74163:sub\|34 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst11\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst11\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst11\|f74163:sub\|134 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst11\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst11\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst11\|f74163:sub\|111 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst11\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst11\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst11\|f74163:sub\|122 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst11\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst11\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block1_2:inst1\|inst6 " "Info: Detected gated clock \"Block1_2:inst1\|inst6\" as buffer" {  } { { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 456 816 880 536 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst2\|f74163:sub\|111 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst2\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst2\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst2\|f74163:sub\|134 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst2\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst2\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst2\|f74163:sub\|34 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst2\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst2\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|74163:inst2\|f74163:sub\|122 " "Info: Detected ripple clock \"Block1_2:inst1\|74163:inst2\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|74163:inst2\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block1_2:inst1\|inst17 " "Info: Detected gated clock \"Block1_2:inst1\|inst17\" as buffer" {  } { { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 336 912 976 384 "inst17" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_2:inst1\|inst15 " "Info: Detected ripple clock \"Block1_2:inst1\|inst15\" as buffer" {  } { { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_2:inst1\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_1:inst\|74163:inst\|f74163:sub\|111 " "Info: Detected ripple clock \"Block1_1:inst\|74163:inst\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_1:inst\|74163:inst\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_1:inst\|74163:inst\|f74163:sub\|134 " "Info: Detected ripple clock \"Block1_1:inst\|74163:inst\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_1:inst\|74163:inst\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_1:inst\|74163:inst\|f74163:sub\|34 " "Info: Detected ripple clock \"Block1_1:inst\|74163:inst\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_1:inst\|74163:inst\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block1_1:inst\|inst6 " "Info: Detected gated clock \"Block1_1:inst\|inst6\" as buffer" {  } { { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 256 632 696 304 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_1:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block1_1:inst\|inst13 " "Info: Detected ripple clock \"Block1_1:inst\|inst13\" as buffer" {  } { { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 240 776 840 320 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Block1_1:inst\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Block1_2:inst1\|74163:inst11\|f74163:sub\|122 register Block1_2:inst1\|74163:inst2\|f74163:sub\|111 356.13 MHz 2.808 ns Internal " "Info: Clock \"clk\" has Internal fmax of 356.13 MHz between source register \"Block1_2:inst1\|74163:inst11\|f74163:sub\|122\" and destination register \"Block1_2:inst1\|74163:inst2\|f74163:sub\|111\" (period= 2.808 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.966 ns + Longest register register " "Info: + Longest register to register delay is 0.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1_2:inst1\|74163:inst11\|f74163:sub\|122 1 REG LCFF_X21_Y1_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1\|74163:inst11\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 0.531 ns Block1_2:inst1\|inst6 2 COMB LCCOMB_X21_Y1_N20 4 " "Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 4; COMB Node = 'Block1_2:inst1\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 456 816 880 536 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 0.811 ns Block1_2:inst1\|74163:inst2\|f74163:sub\|110 3 COMB LCCOMB_X21_Y1_N6 1 " "Info: 3: + IC(0.227 ns) + CELL(0.053 ns) = 0.811 ns; Loc. = LCCOMB_X21_Y1_N6; Fanout = 1; COMB Node = 'Block1_2:inst1\|74163:inst2\|f74163:sub\|110'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Block1_2:inst1|inst6 Block1_2:inst1|74163:inst2|f74163:sub|110 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 352 416 480 392 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.966 ns Block1_2:inst1\|74163:inst2\|f74163:sub\|111 4 REG LCFF_X21_Y1_N7 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 0.966 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1\|74163:inst2\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Block1_2:inst1|74163:inst2|f74163:sub|110 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 49.69 % ) " "Info: Total cell delay = 0.480 ns ( 49.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 50.31 % ) " "Info: Total interconnect delay = 0.486 ns ( 50.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|74163:inst2|f74163:sub|110 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|74163:inst2|f74163:sub|110 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.259ns 0.227ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.254 ns - Smallest " "Info: - Smallest clock skew is -0.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.452 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.712 ns) 2.635 ns Block1_1:inst\|74163:inst\|f74163:sub\|111 2 REG LCFF_X7_Y8_N11 6 " "Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N11; Fanout = 6; REG Node = 'Block1_1:inst\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.053 ns) 2.939 ns Block1_1:inst\|inst6 3 COMB LCCOMB_X7_Y8_N24 2 " "Info: 3: + IC(0.251 ns) + CELL(0.053 ns) = 2.939 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 256 632 696 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.712 ns) 4.606 ns Block1_1:inst\|inst13 4 REG LCFF_X15_Y7_N9 10 " "Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.606 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Block1_1:inst|inst6 Block1_1:inst|inst13 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 240 776 840 320 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.618 ns) 6.452 ns Block1_2:inst1\|74163:inst2\|f74163:sub\|111 5 REG LCFF_X21_Y1_N7 4 " "Info: 5: + IC(1.228 ns) + CELL(0.618 ns) = 6.452 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1\|74163:inst2\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 45.71 % ) " "Info: Total cell delay = 2.949 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.503 ns ( 54.29 % ) " "Info: Total interconnect delay = 3.503 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|111 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.000ns 1.069ns 0.251ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.706 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.712 ns) 2.635 ns Block1_1:inst\|74163:inst\|f74163:sub\|34 2 REG LCFF_X7_Y8_N5 6 " "Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N5; Fanout = 6; REG Node = 'Block1_1:inst\|74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.272 ns) 3.193 ns Block1_1:inst\|inst6 3 COMB LCCOMB_X7_Y8_N24 2 " "Info: 3: + IC(0.286 ns) + CELL(0.272 ns) = 3.193 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 256 632 696 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.712 ns) 4.860 ns Block1_1:inst\|inst13 4 REG LCFF_X15_Y7_N9 10 " "Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.860 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Block1_1:inst|inst6 Block1_1:inst|inst13 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 240 776 840 320 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.618 ns) 6.706 ns Block1_2:inst1\|74163:inst11\|f74163:sub\|122 5 REG LCFF_X21_Y1_N13 5 " "Info: 5: + IC(1.228 ns) + CELL(0.618 ns) = 6.706 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1\|74163:inst11\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 47.24 % ) " "Info: Total cell delay = 3.168 ns ( 47.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.538 ns ( 52.76 % ) " "Info: Total interconnect delay = 3.538 ns ( 52.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.706 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|111 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.000ns 1.069ns 0.251ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.706 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|74163:inst2|f74163:sub|110 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|74163:inst2|f74163:sub|110 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.259ns 0.227ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|111 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.000ns 1.069ns 0.251ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.706 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block1_2:inst1\|74163:inst2\|f74163:sub\|111 Block1_2:inst1\|inst15 clk 969 ps " "Info: Found hold time violation between source  pin or register \"Block1_2:inst1\|74163:inst2\|f74163:sub\|111\" and destination pin or register \"Block1_2:inst1\|inst15\" for clock \"clk\" (Hold time is 969 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.710 ns + Largest " "Info: + Largest clock skew is 2.710 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.162 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.712 ns) 2.635 ns Block1_1:inst\|74163:inst\|f74163:sub\|34 2 REG LCFF_X7_Y8_N5 6 " "Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N5; Fanout = 6; REG Node = 'Block1_1:inst\|74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.272 ns) 3.193 ns Block1_1:inst\|inst6 3 COMB LCCOMB_X7_Y8_N24 2 " "Info: 3: + IC(0.286 ns) + CELL(0.272 ns) = 3.193 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 256 632 696 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.712 ns) 4.860 ns Block1_1:inst\|inst13 4 REG LCFF_X15_Y7_N9 10 " "Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.860 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Block1_1:inst|inst6 Block1_1:inst|inst13 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 240 776 840 320 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.712 ns) 6.800 ns Block1_2:inst1\|74163:inst11\|f74163:sub\|122 5 REG LCFF_X21_Y1_N13 5 " "Info: 5: + IC(1.228 ns) + CELL(0.712 ns) = 6.800 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1\|74163:inst11\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 7.331 ns Block1_2:inst1\|inst6 6 COMB LCCOMB_X21_Y1_N20 4 " "Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 7.331 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 4; COMB Node = 'Block1_2:inst1\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 456 816 880 536 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 7.608 ns Block1_2:inst1\|inst17 7 COMB LCCOMB_X21_Y1_N28 2 " "Info: 7: + IC(0.224 ns) + CELL(0.053 ns) = 7.608 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'Block1_2:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Block1_2:inst1|inst6 Block1_2:inst1|inst17 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 336 912 976 384 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.618 ns) 9.162 ns Block1_2:inst1\|inst15 8 REG LCFF_X30_Y4_N25 3 " "Info: 8: + IC(0.936 ns) + CELL(0.618 ns) = 9.162 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 3; REG Node = 'Block1_2:inst1\|inst15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { Block1_2:inst1|inst17 Block1_2:inst1|inst15 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 45.90 % ) " "Info: Total cell delay = 4.205 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.957 ns ( 54.10 % ) " "Info: Total interconnect delay = 4.957 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|inst17 Block1_2:inst1|inst15 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns 0.259ns 0.224ns 0.936ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.712ns 0.272ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.452 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.712 ns) 2.635 ns Block1_1:inst\|74163:inst\|f74163:sub\|111 2 REG LCFF_X7_Y8_N11 6 " "Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N11; Fanout = 6; REG Node = 'Block1_1:inst\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.053 ns) 2.939 ns Block1_1:inst\|inst6 3 COMB LCCOMB_X7_Y8_N24 2 " "Info: 3: + IC(0.251 ns) + CELL(0.053 ns) = 2.939 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 256 632 696 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.712 ns) 4.606 ns Block1_1:inst\|inst13 4 REG LCFF_X15_Y7_N9 10 " "Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.606 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Block1_1:inst|inst6 Block1_1:inst|inst13 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 240 776 840 320 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.618 ns) 6.452 ns Block1_2:inst1\|74163:inst2\|f74163:sub\|111 5 REG LCFF_X21_Y1_N7 4 " "Info: 5: + IC(1.228 ns) + CELL(0.618 ns) = 6.452 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1\|74163:inst2\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 45.71 % ) " "Info: Total cell delay = 2.949 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.503 ns ( 54.29 % ) " "Info: Total interconnect delay = 3.503 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|111 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.000ns 1.069ns 0.251ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|inst17 Block1_2:inst1|inst15 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns 0.259ns 0.224ns 0.936ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.712ns 0.272ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|111 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.000ns 1.069ns 0.251ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.796 ns - Shortest register register " "Info: - Shortest register to register delay is 1.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1_2:inst1\|74163:inst2\|f74163:sub\|111 1 REG LCFF_X21_Y1_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1\|74163:inst2\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.154 ns) 0.379 ns Block1_2:inst1\|inst17 2 COMB LCCOMB_X21_Y1_N28 2 " "Info: 2: + IC(0.225 ns) + CELL(0.154 ns) = 0.379 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'Block1_2:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { Block1_2:inst1|74163:inst2|f74163:sub|111 Block1_2:inst1|inst17 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 336 912 976 384 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.272 ns) 1.641 ns Block1_2:inst1\|inst15~0 3 COMB LCCOMB_X30_Y4_N24 1 " "Info: 3: + IC(0.990 ns) + CELL(0.272 ns) = 1.641 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 1; COMB Node = 'Block1_2:inst1\|inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { Block1_2:inst1|inst17 Block1_2:inst1|inst15~0 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.796 ns Block1_2:inst1\|inst15 4 REG LCFF_X30_Y4_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.796 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 3; REG Node = 'Block1_2:inst1\|inst15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Block1_2:inst1|inst15~0 Block1_2:inst1|inst15 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.581 ns ( 32.35 % ) " "Info: Total cell delay = 0.581 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 67.65 % ) " "Info: Total interconnect delay = 1.215 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Block1_2:inst1|74163:inst2|f74163:sub|111 Block1_2:inst1|inst17 Block1_2:inst1|inst15~0 Block1_2:inst1|inst15 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.796 ns" { Block1_2:inst1|74163:inst2|f74163:sub|111 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15~0 {} Block1_2:inst1|inst15 {} } { 0.000ns 0.225ns 0.990ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|inst17 Block1_2:inst1|inst15 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns 0.259ns 0.224ns 0.936ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.712ns 0.272ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { clk Block1_1:inst|74163:inst|f74163:sub|111 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst2|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|111 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst2|f74163:sub|111 {} } { 0.000ns 0.000ns 1.069ns 0.251ns 0.955ns 1.228ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Block1_2:inst1|74163:inst2|f74163:sub|111 Block1_2:inst1|inst17 Block1_2:inst1|inst15~0 Block1_2:inst1|inst15 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.796 ns" { Block1_2:inst1|74163:inst2|f74163:sub|111 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15~0 {} Block1_2:inst1|inst15 {} } { 0.000ns 0.225ns 0.990ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74163:inst3\|f74163:sub\|111 B clk 3.827 ns register " "Info: tsu for register \"74163:inst3\|f74163:sub\|111\" (data pin = \"B\", clock pin = \"clk\") is 3.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.224 ns + Longest pin register " "Info: + Longest pin to register delay is 6.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns B 1 PIN PIN_B8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 1; PIN Node = 'B'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 528 296 464 544 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.940 ns) + CELL(0.272 ns) 6.069 ns 74163:inst3\|f74163:sub\|114~0 2 COMB LCCOMB_X30_Y2_N20 1 " "Info: 2: + IC(4.940 ns) + CELL(0.272 ns) = 6.069 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = '74163:inst3\|f74163:sub\|114~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { B 74163:inst3|f74163:sub|114~0 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.224 ns 74163:inst3\|f74163:sub\|111 3 REG LCFF_X30_Y2_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.224 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 4; REG Node = '74163:inst3\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74163:inst3|f74163:sub|114~0 74163:inst3|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 20.63 % ) " "Info: Total cell delay = 1.284 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.940 ns ( 79.37 % ) " "Info: Total interconnect delay = 4.940 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { B 74163:inst3|f74163:sub|114~0 74163:inst3|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { B {} B~combout {} 74163:inst3|f74163:sub|114~0 {} 74163:inst3|f74163:sub|111 {} } { 0.000ns 0.000ns 4.940ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns 74163:inst3\|f74163:sub\|111 3 REG LCFF_X30_Y2_N21 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 4; REG Node = '74163:inst3\|f74163:sub\|111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl 74163:inst3|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl 74163:inst3|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} 74163:inst3|f74163:sub|111 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { B 74163:inst3|f74163:sub|114~0 74163:inst3|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { B {} B~combout {} 74163:inst3|f74163:sub|114~0 {} 74163:inst3|f74163:sub|111 {} } { 0.000ns 0.000ns 4.940ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl 74163:inst3|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} 74163:inst3|f74163:sub|111 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D_ca\[4\] Block1_3:inst2\|74163:inst2\|f74163:sub\|134 18.541 ns register " "Info: tco from clock \"clk\" to destination pin \"D_ca\[4\]\" through register \"Block1_3:inst2\|74163:inst2\|f74163:sub\|134\" is 18.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.395 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.712 ns) 2.635 ns Block1_1:inst\|74163:inst\|f74163:sub\|34 2 REG LCFF_X7_Y8_N5 6 " "Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N5; Fanout = 6; REG Node = 'Block1_1:inst\|74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.272 ns) 3.193 ns Block1_1:inst\|inst6 3 COMB LCCOMB_X7_Y8_N24 2 " "Info: 3: + IC(0.286 ns) + CELL(0.272 ns) = 3.193 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 256 632 696 304 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.712 ns) 4.860 ns Block1_1:inst\|inst13 4 REG LCFF_X15_Y7_N9 10 " "Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.860 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst\|inst13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Block1_1:inst|inst6 Block1_1:inst|inst13 } "NODE_NAME" } } { "Block1_1.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_1.bdf" { { 240 776 840 320 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.712 ns) 6.800 ns Block1_2:inst1\|74163:inst11\|f74163:sub\|122 5 REG LCFF_X21_Y1_N13 5 " "Info: 5: + IC(1.228 ns) + CELL(0.712 ns) = 6.800 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1\|74163:inst11\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 7.331 ns Block1_2:inst1\|inst6 6 COMB LCCOMB_X21_Y1_N20 4 " "Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 7.331 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 4; COMB Node = 'Block1_2:inst1\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 456 816 880 536 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 7.608 ns Block1_2:inst1\|inst17 7 COMB LCCOMB_X21_Y1_N28 2 " "Info: 7: + IC(0.224 ns) + CELL(0.053 ns) = 7.608 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'Block1_2:inst1\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Block1_2:inst1|inst6 Block1_2:inst1|inst17 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 336 912 976 384 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.712 ns) 9.256 ns Block1_2:inst1\|inst15 8 REG LCFF_X30_Y4_N25 3 " "Info: 8: + IC(0.936 ns) + CELL(0.712 ns) = 9.256 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 3; REG Node = 'Block1_2:inst1\|inst15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Block1_2:inst1|inst17 Block1_2:inst1|inst15 } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 11.097 ns Block1_2:inst1\|inst15~clkctrl 9 COMB CLKCTRL_G10 4 " "Info: 9: + IC(1.841 ns) + CELL(0.000 ns) = 11.097 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'Block1_2:inst1\|inst15~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { Block1_2:inst1|inst15 Block1_2:inst1|inst15~clkctrl } "NODE_NAME" } } { "Block1_2.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_2.bdf" { { 312 1048 1112 392 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 12.395 ns Block1_3:inst2\|74163:inst2\|f74163:sub\|134 10 REG LCFF_X35_Y6_N3 17 " "Info: 10: + IC(0.680 ns) + CELL(0.618 ns) = 12.395 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 17; REG Node = 'Block1_3:inst2\|74163:inst2\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { Block1_2:inst1|inst15~clkctrl Block1_3:inst2|74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.917 ns ( 39.67 % ) " "Info: Total cell delay = 4.917 ns ( 39.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.478 ns ( 60.33 % ) " "Info: Total interconnect delay = 7.478 ns ( 60.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.395 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|inst17 Block1_2:inst1|inst15 Block1_2:inst1|inst15~clkctrl Block1_3:inst2|74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.395 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15 {} Block1_2:inst1|inst15~clkctrl {} Block1_3:inst2|74163:inst2|f74163:sub|134 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns 0.259ns 0.224ns 0.936ns 1.841ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.712ns 0.272ns 0.053ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.052 ns + Longest register pin " "Info: + Longest register to pin delay is 6.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1_3:inst2\|74163:inst2\|f74163:sub\|134 1 REG LCFF_X35_Y6_N3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 17; REG Node = 'Block1_3:inst2\|74163:inst2\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1_3:inst2|74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.366 ns) 0.704 ns Block1_3:inst2\|74154:inst5\|32~11 2 COMB LCCOMB_X35_Y6_N14 1 " "Info: 2: + IC(0.338 ns) + CELL(0.366 ns) = 0.704 ns; Loc. = LCCOMB_X35_Y6_N14; Fanout = 1; COMB Node = 'Block1_3:inst2\|74154:inst5\|32~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Block1_3:inst2|74163:inst2|f74163:sub|134 Block1_3:inst2|74154:inst5|32~11 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.204 ns) + CELL(2.144 ns) 6.052 ns D_ca\[4\] 3 PIN PIN_L20 0 " "Info: 3: + IC(3.204 ns) + CELL(2.144 ns) = 6.052 ns; Loc. = PIN_L20; Fanout = 0; PIN Node = 'D_ca\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { Block1_3:inst2|74154:inst5|32~11 D_ca[4] } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 712 888 256 "D_ca\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.510 ns ( 41.47 % ) " "Info: Total cell delay = 2.510 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 58.53 % ) " "Info: Total interconnect delay = 3.542 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { Block1_3:inst2|74163:inst2|f74163:sub|134 Block1_3:inst2|74154:inst5|32~11 D_ca[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.052 ns" { Block1_3:inst2|74163:inst2|f74163:sub|134 {} Block1_3:inst2|74154:inst5|32~11 {} D_ca[4] {} } { 0.000ns 0.338ns 3.204ns } { 0.000ns 0.366ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.395 ns" { clk Block1_1:inst|74163:inst|f74163:sub|34 Block1_1:inst|inst6 Block1_1:inst|inst13 Block1_2:inst1|74163:inst11|f74163:sub|122 Block1_2:inst1|inst6 Block1_2:inst1|inst17 Block1_2:inst1|inst15 Block1_2:inst1|inst15~clkctrl Block1_3:inst2|74163:inst2|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.395 ns" { clk {} clk~combout {} Block1_1:inst|74163:inst|f74163:sub|34 {} Block1_1:inst|inst6 {} Block1_1:inst|inst13 {} Block1_2:inst1|74163:inst11|f74163:sub|122 {} Block1_2:inst1|inst6 {} Block1_2:inst1|inst17 {} Block1_2:inst1|inst15 {} Block1_2:inst1|inst15~clkctrl {} Block1_3:inst2|74163:inst2|f74163:sub|134 {} } { 0.000ns 0.000ns 1.069ns 0.286ns 0.955ns 1.228ns 0.259ns 0.224ns 0.936ns 1.841ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.712ns 0.272ns 0.053ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { Block1_3:inst2|74163:inst2|f74163:sub|134 Block1_3:inst2|74154:inst5|32~11 D_ca[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.052 ns" { Block1_3:inst2|74163:inst2|f74163:sub|134 {} Block1_3:inst2|74154:inst5|32~11 {} D_ca[4] {} } { 0.000ns 0.338ns 3.204ns } { 0.000ns 0.366ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74163:inst3\|f74163:sub\|122 C clk -2.604 ns register " "Info: th for register \"74163:inst3\|f74163:sub\|122\" (data pin = \"C\", clock pin = \"clk\") is -2.604 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 240 96 264 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns 74163:inst3\|f74163:sub\|122 3 REG LCFF_X30_Y2_N27 3 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = '74163:inst3\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl 74163:inst3|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl 74163:inst3|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} 74163:inst3|f74163:sub|122 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.240 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns C 1 PIN PIN_W2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W2; Fanout = 1; PIN Node = 'C'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Block1_4.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab2/Block1_4.bdf" { { 544 296 464 560 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.898 ns) + CELL(0.357 ns) 5.085 ns 74163:inst3\|f74163:sub\|125~0 2 COMB LCCOMB_X30_Y2_N26 1 " "Info: 2: + IC(3.898 ns) + CELL(0.357 ns) = 5.085 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = '74163:inst3\|f74163:sub\|125~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.255 ns" { C 74163:inst3|f74163:sub|125~0 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 528 512 576 568 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.240 ns 74163:inst3\|f74163:sub\|122 3 REG LCFF_X30_Y2_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.240 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = '74163:inst3\|f74163:sub\|122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74163:inst3|f74163:sub|125~0 74163:inst3|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.342 ns ( 25.61 % ) " "Info: Total cell delay = 1.342 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 74.39 % ) " "Info: Total interconnect delay = 3.898 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { C 74163:inst3|f74163:sub|125~0 74163:inst3|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { C {} C~combout {} 74163:inst3|f74163:sub|125~0 {} 74163:inst3|f74163:sub|122 {} } { 0.000ns 0.000ns 3.898ns 0.000ns } { 0.000ns 0.830ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl 74163:inst3|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} 74163:inst3|f74163:sub|122 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { C 74163:inst3|f74163:sub|125~0 74163:inst3|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { C {} C~combout {} 74163:inst3|f74163:sub|125~0 {} 74163:inst3|f74163:sub|122 {} } { 0.000ns 0.000ns 3.898ns 0.000ns } { 0.000ns 0.830ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 12:41:19 2025 " "Info: Processing ended: Thu Sep 25 12:41:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
