Analysis & Synthesis report for RISC-V_32bit
Mon Oct 21 11:00:31 2024
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated
 15. Source assignments for part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated
 16. Source assignments for ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0|altsyncram_tpr1:auto_generated
 17. Parameter Settings for User Entity Instance: EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component
 18. Parameter Settings for User Entity Instance: EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component
 19. Parameter Settings for User Entity Instance: MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: part1:inst2|lpm_mux0:inst|LPM_MUX:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component
 22. Parameter Settings for User Entity Instance: part1:inst2|lpm_ram_dq2:inst3
 23. Parameter Settings for User Entity Instance: part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: lpm_mux0:inst1|LPM_MUX:LPM_MUX_component
 25. Parameter Settings for Inferred Entity Instance: ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 21 11:00:31 2024        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; RISC-V_32bit                                 ;
; Top-level Entity Name              ; RISC-V_32bit                                 ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 1,195                                        ;
;     Total combinational functions  ; 903                                          ;
;     Dedicated logic registers      ; 406                                          ;
; Total registers                    ; 406                                          ;
; Total pins                         ; 501                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 263,168                                      ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; RISC-V_32bit       ; RISC-V_32bit       ;
; Family name                                                  ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                ; Full               ;                    ;
; Resynthesis Optimization Effort                              ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                     ; Normal             ;                    ;
; Use Generated Physical Constraints File                      ; On                 ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                          ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+
; EX.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/EX.bdf                                                      ;
; part1.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/part1.bdf                                                   ;
; MEM.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/MEM.bdf                                                     ;
; EXE_WB.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/EXE_WB.bdf                                                  ;
; ReadRegister1.vhd                ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/ReadRegister1.vhd                                           ;
; ReadRegister2.vhd                ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/ReadRegister2.vhd                                           ;
; Control.vhd                      ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/Control.vhd                                                 ;
; DFF1.vhd                         ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/DFF1.vhd                                                    ;
; Register_files.vhd               ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/Register_files.vhd                                          ;
; Alu_control.vhd                  ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/Alu_control.vhd                                             ;
; ALU32.vhd                        ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/ALU32.vhd                                                   ;
; DFF2.vhd                         ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/DFF2.vhd                                                    ;
; DFF3.vhd                         ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/DFF3.vhd                                                    ;
; DFF5.vhd                         ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/DFF5.vhd                                                    ;
; DFF32.vhd                        ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/DFF32.vhd                                                   ;
; Imm_Gen.vhd                      ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/Imm_Gen.vhd                                                 ;
; lpm_mux0.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/asus/Desktop/SRC/lpm_mux0.vhd                                                ;
; lpm_ram_dq0.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/asus/Desktop/SRC/lpm_ram_dq0.vhd                                             ;
; ID.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/ID.bdf                                                      ;
; RISC-V_32bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/RISC-V_32bit.bdf                                            ;
; IF_ID.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/IF_ID.bdf                                                   ;
; ID_EXE.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/ID_EXE.bdf                                                  ;
; MEM_WB.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/asus/Desktop/SRC/MEM_WB.bdf                                                  ;
; PC_REG.vhd                       ; yes             ; User VHDL File                     ; C:/Users/asus/Desktop/SRC/PC_REG.vhd                                                  ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf             ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; muxlut.inc                       ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; db/mux_t7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/asus/Desktop/SRC/db/mux_t7e.tdf                                              ;
; lpm_add_sub0.vhd                 ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/asus/Desktop/SRC/lpm_add_sub0.vhd                                            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_2ph.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/asus/Desktop/SRC/db/add_sub_2ph.tdf                                          ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                       ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_06g1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/asus/Desktop/SRC/db/altsyncram_06g1.tdf                                      ;
; lpm_add_sub1.vhd                 ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/asus/Desktop/SRC/lpm_add_sub1.vhd                                            ;
; db/add_sub_msh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/asus/Desktop/SRC/db/add_sub_msh.tdf                                          ;
; lpm_ram_dq2.tdf                  ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/asus/Desktop/SRC/lpm_ram_dq2.tdf                                             ;
; altsyncram.inc                   ; yes             ; Auto-Found AHDL File               ; e:/program files/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc          ;
; db/altsyncram_8lk1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/asus/Desktop/SRC/db/altsyncram_8lk1.tdf                                      ;
; db/altsyncram_tpr1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/asus/Desktop/SRC/db/altsyncram_tpr1.tdf                                      ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,195     ;
;                                             ;           ;
; Total combinational functions               ; 903       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 421       ;
;     -- 3 input functions                    ; 397       ;
;     -- <=2 input functions                  ; 85        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 556       ;
;     -- arithmetic mode                      ; 347       ;
;                                             ;           ;
; Total registers                             ; 406       ;
;     -- Dedicated logic registers            ; 406       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 501       ;
; Total memory bits                           ; 263168    ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 438       ;
; Total fan-out                               ; 6206      ;
; Average fan-out                             ; 2.58      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |RISC-V_32bit                                  ; 903 (0)           ; 406 (0)      ; 263168      ; 0            ; 0       ; 0         ; 501  ; 0            ; |RISC-V_32bit                                                                                                ; work         ;
;    |EX:inst3|                                  ; 785 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EX:inst3                                                                                       ; work         ;
;       |ALU32:inst|                             ; 737 (737)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EX:inst3|ALU32:inst                                                                            ; work         ;
;       |alu_control:inst1|                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EX:inst3|alu_control:inst1                                                                     ; work         ;
;       |lpm_mux0:inst3|                         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EX:inst3|lpm_mux0:inst3                                                                        ; work         ;
;          |lpm_mux:LPM_MUX_component|           ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EX:inst3|lpm_mux0:inst3|lpm_mux:LPM_MUX_component                                              ; work         ;
;             |mux_t7e:auto_generated|           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EX:inst3|lpm_mux0:inst3|lpm_mux:LPM_MUX_component|mux_t7e:auto_generated                       ; work         ;
;    |EXE_WB:inst8|                              ; 32 (0)            ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8                                                                                   ; work         ;
;       |DFF1:inst2|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8|DFF1:inst2                                                                        ; work         ;
;       |DFF2:inst|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8|DFF2:inst                                                                         ; work         ;
;       |DFF32:inst4|                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8|DFF32:inst4                                                                       ; work         ;
;       |DFF32:inst5|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8|DFF32:inst5                                                                       ; work         ;
;       |DFF32:inst6|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8|DFF32:inst6                                                                       ; work         ;
;       |DFF3:inst1|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|EXE_WB:inst8|DFF3:inst1                                                                        ; work         ;
;    |ID:inst|                                   ; 21 (0)            ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID:inst                                                                                        ; work         ;
;       |Control:inst1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID:inst|Control:inst1                                                                          ; work         ;
;       |Imm_Gen:inst2|                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID:inst|Imm_Gen:inst2                                                                          ; work         ;
;       |register_files:inst|                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID:inst|register_files:inst                                                                    ; work         ;
;          |altsyncram:\regfile:registers_rtl_0| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0                                ; work         ;
;             |altsyncram_tpr1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0|altsyncram_tpr1:auto_generated ; work         ;
;    |ID_EXE:inst7|                              ; 0 (0)             ; 145 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7                                                                                   ; work         ;
;       |DFF2:inst|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF2:inst                                                                         ; work         ;
;       |DFF32:inst3|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF32:inst3                                                                       ; work         ;
;       |DFF32:inst4|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF32:inst4                                                                       ; work         ;
;       |DFF32:inst5|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF32:inst5                                                                       ; work         ;
;       |DFF32:inst6|                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF32:inst6                                                                       ; work         ;
;       |DFF32:inst7|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF32:inst7                                                                       ; work         ;
;       |DFF3:inst1|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF3:inst1                                                                        ; work         ;
;       |DFF3:inst2|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|ID_EXE:inst7|DFF3:inst2                                                                        ; work         ;
;    |IF_ID:inst5|                               ; 0 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|IF_ID:inst5                                                                                    ; work         ;
;       |DFF32:inst1|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|IF_ID:inst5|DFF32:inst1                                                                        ; work         ;
;       |DFF32:inst|                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|IF_ID:inst5|DFF32:inst                                                                         ; work         ;
;    |MEM:inst12|                                ; 1 (1)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM:inst12                                                                                     ; work         ;
;       |lpm_ram_dq0:inst|                       ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM:inst12|lpm_ram_dq0:inst                                                                    ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component                                    ; work         ;
;             |altsyncram_06g1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated     ; work         ;
;    |MEM_WB:inst13|                             ; 0 (0)             ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM_WB:inst13                                                                                  ; work         ;
;       |DFF2:inst|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM_WB:inst13|DFF2:inst                                                                        ; work         ;
;       |DFF32:inst6|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM_WB:inst13|DFF32:inst6                                                                      ; work         ;
;       |DFF32:inst7|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|MEM_WB:inst13|DFF32:inst7                                                                      ; work         ;
;    |lpm_mux0:inst1|                            ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|lpm_mux0:inst1                                                                                 ; work         ;
;       |lpm_mux:LPM_MUX_component|              ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|lpm_mux0:inst1|lpm_mux:LPM_MUX_component                                                       ; work         ;
;          |mux_t7e:auto_generated|              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|lpm_mux0:inst1|lpm_mux:LPM_MUX_component|mux_t7e:auto_generated                                ; work         ;
;    |part1:inst2|                               ; 32 (0)            ; 32 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2                                                                                    ; work         ;
;       |PC_REG:inst4|                           ; 31 (31)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|PC_REG:inst4                                                                       ; work         ;
;       |lpm_mux0:inst|                          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|lpm_mux0:inst                                                                      ; work         ;
;          |lpm_mux:LPM_MUX_component|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|lpm_mux0:inst|lpm_mux:LPM_MUX_component                                            ; work         ;
;             |mux_t7e:auto_generated|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|lpm_mux0:inst|lpm_mux:LPM_MUX_component|mux_t7e:auto_generated                     ; work         ;
;       |lpm_ram_dq2:inst3|                      ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|lpm_ram_dq2:inst3                                                                  ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_8lk1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC-V_32bit|part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated   ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0|altsyncram_tpr1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RISC-V_32bit.ram0_register_files_9d27cb4e.hdl.mif ;
; MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port    ; 4096         ; 32           ; --           ; --           ; 131072 ; None                                                 ;
; part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port    ; 4096         ; 32           ; --           ; --           ; 131072 ; C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif           ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal             ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------+------------------------+
; EX:inst3|alu_control:inst1|operation[2]            ; EX:inst3|alu_control:inst1|Mux9 ; yes                    ;
; EX:inst3|alu_control:inst1|operation[0]            ; EX:inst3|alu_control:inst1|Mux9 ; yes                    ;
; EX:inst3|alu_control:inst1|operation[1]            ; EX:inst3|alu_control:inst1|Mux9 ; yes                    ;
; EX:inst3|alu_control:inst1|operation[3]            ; EX:inst3|alu_control:inst1|Mux9 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                 ;                        ;
+----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+---------------------------------------------+-----------------------------------------------------+
; Register name                               ; Reason for Removal                                  ;
+---------------------------------------------+-----------------------------------------------------+
; ID_EXE:inst7|DFF5:inst8|Q_internal[0..4]    ; Lost fanout                                         ;
; EXE_WB:inst8|DFF5:inst8|Q_internal[0..4]    ; Stuck at GND due to stuck port data_in              ;
; MEM_WB:inst13|DFF5:inst8|Q_internal[0..4]   ; Stuck at GND due to stuck port data_in              ;
; ID_EXE:inst7|DFF3:inst1|Q_internal[2]       ; Merged with ID_EXE:inst7|DFF2:inst|Q_internal[1]    ;
; ID_EXE:inst7|DFF3:inst2|Q_internal[0]       ; Merged with ID_EXE:inst7|DFF3:inst1|Q_internal[0]   ;
; ID_EXE:inst7|DFF32:inst6|Q_internal[12..31] ; Merged with ID_EXE:inst7|DFF32:inst6|Q_internal[11] ;
; EXE_WB:inst8|DFF3:inst1|Q_internal[2]       ; Merged with EXE_WB:inst8|DFF2:inst|Q_internal[1]    ;
; MEM_WB:inst13|DFF2:inst|Q_internal[0]       ; Lost fanout                                         ;
; EXE_WB:inst8|DFF2:inst|Q_internal[0]        ; Lost fanout                                         ;
; ID_EXE:inst7|DFF2:inst|Q_internal[0]        ; Lost fanout                                         ;
; Total Number of Removed Registers = 41      ;                                                     ;
+---------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; EXE_WB:inst8|DFF5:inst8|Q_internal[0] ; Stuck at GND              ; MEM_WB:inst13|DFF5:inst8|Q_internal[0], MEM_WB:inst13|DFF2:inst|Q_internal[0], ;
;                                       ; due to stuck port data_in ; EXE_WB:inst8|DFF2:inst|Q_internal[0], ID_EXE:inst7|DFF2:inst|Q_internal[0]     ;
; EXE_WB:inst8|DFF5:inst8|Q_internal[1] ; Stuck at GND              ; MEM_WB:inst13|DFF5:inst8|Q_internal[1]                                         ;
;                                       ; due to stuck port data_in ;                                                                                ;
; EXE_WB:inst8|DFF5:inst8|Q_internal[2] ; Stuck at GND              ; MEM_WB:inst13|DFF5:inst8|Q_internal[2]                                         ;
;                                       ; due to stuck port data_in ;                                                                                ;
; EXE_WB:inst8|DFF5:inst8|Q_internal[3] ; Stuck at GND              ; MEM_WB:inst13|DFF5:inst8|Q_internal[3]                                         ;
;                                       ; due to stuck port data_in ;                                                                                ;
; EXE_WB:inst8|DFF5:inst8|Q_internal[4] ; Stuck at GND              ; MEM_WB:inst13|DFF5:inst8|Q_internal[4]                                         ;
;                                       ; due to stuck port data_in ;                                                                                ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 406   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+------------------------------------------+--------------------------------------------------+------+
; Register Name                            ; Megafunction                                     ; Type ;
+------------------------------------------+--------------------------------------------------+------+
; ID:inst|register_files:inst|rs1_data[0]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[1]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[2]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[3]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[4]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[5]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[6]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[7]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[8]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[9]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[10] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[11] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[12] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[13] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[14] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[15] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[16] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[17] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[18] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[19] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[20] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[21] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[22] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[23] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[24] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[25] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[26] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[27] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[28] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[29] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[30] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs1_data[31] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[0]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[1]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[2]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[3]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[4]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[5]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[6]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[7]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[8]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[9]  ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[10] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[11] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[12] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[13] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[14] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[15] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[16] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[17] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[18] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[19] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[20] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[21] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[22] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[23] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[24] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[25] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[26] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[27] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[28] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[29] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[30] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
; ID:inst|register_files:inst|rs2_data[31] ; ID:inst|register_files:inst|\regfile:registers~0 ; RAM  ;
+------------------------------------------+--------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 16:1               ; 31 bits   ; 310 LEs       ; 248 LEs              ; 62 LEs                 ; No         ; |RISC-V_32bit|EX:inst3|ALU32:inst|Mux20   ;
; 128:1              ; 7 bits    ; 595 LEs       ; 7 LEs                ; 588 LEs                ; No         ; |RISC-V_32bit|ID:inst|Imm_Gen:inst2|Mux26 ;
; 128:1              ; 5 bits    ; 425 LEs       ; 15 LEs               ; 410 LEs                ; No         ; |RISC-V_32bit|ID:inst|Imm_Gen:inst2|Mux29 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0|altsyncram_tpr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 32          ; Signed Integer                                          ;
; LPM_SIZE               ; 2           ; Signed Integer                                          ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                          ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                 ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                             ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                             ;
; STYLE                  ; FAST        ; Untyped                                                             ;
; CBXI_PARAMETER         ; add_sub_2ph ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_06g1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:inst2|lpm_mux0:inst|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 32          ; Signed Integer                                            ;
; LPM_SIZE               ; 2           ; Signed Integer                                            ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                            ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                   ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                ;
; CBXI_PARAMETER         ; add_sub_msh ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                         ;
+------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:inst2|lpm_ram_dq2:inst3 ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                          ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                          ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                      ; Type                     ;
+------------------------------------+--------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped                  ;
; WIDTH_A                            ; 32                                         ; Untyped                  ;
; WIDTHAD_A                          ; 12                                         ; Untyped                  ;
; NUMWORDS_A                         ; 4096                                       ; Untyped                  ;
; OUTDATA_REG_A                      ; CLOCK0                                     ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                  ;
; WIDTH_B                            ; 1                                          ; Untyped                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                  ;
; INIT_FILE                          ; C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone III                                ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_8lk1                            ; Untyped                  ;
+------------------------------------+--------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 32          ; Signed Integer                                 ;
; LPM_SIZE               ; 2           ; Signed Integer                                 ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                 ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                 ;
; CBXI_PARAMETER         ; mux_t7e     ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                        ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0 ;
+------------------------------------+------------------------------------------------------+----------------------+
; Parameter Name                     ; Value                                                ; Type                 ;
+------------------------------------+------------------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ; Untyped              ;
; WIDTH_A                            ; 32                                                   ; Untyped              ;
; WIDTHAD_A                          ; 5                                                    ; Untyped              ;
; NUMWORDS_A                         ; 32                                                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped              ;
; WIDTH_B                            ; 32                                                   ; Untyped              ;
; WIDTHAD_B                          ; 5                                                    ; Untyped              ;
; NUMWORDS_B                         ; 32                                                   ; Untyped              ;
; INDATA_REG_B                       ; CLOCK0                                               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped              ;
; BYTE_SIZE                          ; 8                                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped              ;
; INIT_FILE                          ; db/RISC-V_32bit.ram0_register_files_9d27cb4e.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone III                                          ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_tpr1                                      ; Untyped              ;
+------------------------------------+------------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 3                                                               ;
; Entity Instance                           ; MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 32                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 32                                                              ;
;     -- NUMWORDS_B                         ; 32                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 21 11:00:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V_32bit -c RISC-V_32bit
Info: Found 1 design units, including 1 entities, in source file EX.bdf
    Info: Found entity 1: EX
Info: Found 1 design units, including 1 entities, in source file part1.bdf
    Info: Found entity 1: part1
Info: Found 1 design units, including 1 entities, in source file MEM.bdf
    Info: Found entity 1: MEM
Info: Found 1 design units, including 1 entities, in source file EXE_WB.bdf
    Info: Found entity 1: EXE_WB
Info: Found 2 design units, including 1 entities, in source file ReadRegister1.vhd
    Info: Found design unit 1: ReadRegister1-Behavioral
    Info: Found entity 1: ReadRegister1
Info: Found 2 design units, including 1 entities, in source file ReadRegister2.vhd
    Info: Found design unit 1: ReadRegister2-Behavioral
    Info: Found entity 1: ReadRegister2
Info: Found 2 design units, including 1 entities, in source file Control.vhd
    Info: Found design unit 1: Control-Behavioral
    Info: Found entity 1: Control
Info: Found 2 design units, including 1 entities, in source file DFF1.vhd
    Info: Found design unit 1: DFF1-bhv
    Info: Found entity 1: DFF1
Info: Found 2 design units, including 1 entities, in source file Register_files.vhd
    Info: Found design unit 1: register_files-behaviour
    Info: Found entity 1: register_files
Info: Found 2 design units, including 1 entities, in source file add4.vhd
    Info: Found design unit 1: add4-Behavioral
    Info: Found entity 1: add4
Info: Found 2 design units, including 1 entities, in source file Alu_control.vhd
    Info: Found design unit 1: alu_control-behaviour
    Info: Found entity 1: alu_control
Info: Found 2 design units, including 1 entities, in source file ALU32.vhd
    Info: Found design unit 1: ALU32-behaviour
    Info: Found entity 1: ALU32
Warning: Entity "DFF2" obtained from "C:/Users/asus/Desktop/SRC/DFF2.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file DFF2.vhd
    Info: Found design unit 1: DFF2-bhv
    Info: Found entity 1: DFF2
Info: Found 2 design units, including 1 entities, in source file DFF3.vhd
    Info: Found design unit 1: DFF3-bhv
    Info: Found entity 1: DFF3
Info: Found 2 design units, including 1 entities, in source file WriteRegister.vhd
    Info: Found design unit 1: WriteRegister-Behavioral
    Info: Found entity 1: WriteRegister
Info: Found 2 design units, including 1 entities, in source file DFF5.vhd
    Info: Found design unit 1: DFF5-bhv
    Info: Found entity 1: DFF5
Info: Found 2 design units, including 1 entities, in source file DFF32.vhd
    Info: Found design unit 1: DFF32-bhv
    Info: Found entity 1: DFF32
Info: Found 2 design units, including 1 entities, in source file Imm_Gen.vhd
    Info: Found design unit 1: Imm_Gen-Behavioral
    Info: Found entity 1: Imm_Gen
Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd
    Info: Found design unit 1: lpm_ram_dq0-SYN
    Info: Found entity 1: lpm_ram_dq0
Info: Found 2 design units, including 1 entities, in source file DFF4.vhd
    Info: Found design unit 1: DFF4-bhv
    Info: Found entity 1: DFF4
Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd
    Info: Found design unit 1: lpm_mux2-SYN
    Info: Found entity 1: lpm_mux2
Info: Found 1 design units, including 1 entities, in source file ID.bdf
    Info: Found entity 1: ID
Info: Found 1 design units, including 1 entities, in source file RISC-V_32bit.bdf
    Info: Found entity 1: RISC-V_32bit
Info: Found 1 design units, including 1 entities, in source file IF_ID.bdf
    Info: Found entity 1: IF_ID
Info: Found 1 design units, including 1 entities, in source file ID_EXE.bdf
    Info: Found entity 1: ID_EXE
Info: Found 1 design units, including 1 entities, in source file MEM_WB.bdf
    Info: Found entity 1: MEM_WB
Info: Found 2 design units, including 1 entities, in source file PC_REG.vhd
    Info: Found design unit 1: PC_REG-bhv
    Info: Found entity 1: PC_REG
Info: Elaborating entity "RISC-V_32bit" for the top level hierarchy
Info: Elaborating entity "EX" for hierarchy "EX:inst3"
Info: Elaborating entity "ALU32" for hierarchy "EX:inst3|ALU32:inst"
Warning (10492): VHDL Process Statement warning at ALU32.vhd(35): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU32.vhd(59): signal "F9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "lpm_mux0" for hierarchy "EX:inst3|lpm_mux0:inst3"
Info: Elaborating entity "LPM_MUX" for hierarchy "EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component"
Info: Elaborated megafunction instantiation "EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component"
Info: Instantiated megafunction "EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_t7e.tdf
    Info: Found entity 1: mux_t7e
Info: Elaborating entity "mux_t7e" for hierarchy "EX:inst3|lpm_mux0:inst3|LPM_MUX:LPM_MUX_component|mux_t7e:auto_generated"
Info: Elaborating entity "alu_control" for hierarchy "EX:inst3|alu_control:inst1"
Warning (10631): VHDL Process Statement warning at Alu_control.vhd(18): inferring latch(es) for signal or variable "operation", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "operation[0]" at Alu_control.vhd(18)
Info (10041): Inferred latch for "operation[1]" at Alu_control.vhd(18)
Info (10041): Inferred latch for "operation[2]" at Alu_control.vhd(18)
Info (10041): Inferred latch for "operation[3]" at Alu_control.vhd(18)
Warning: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Elaborating entity "lpm_add_sub0" for hierarchy "EX:inst3|lpm_add_sub0:inst2"
Info: Elaborating entity "lpm_add_sub" for hierarchy "EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ph.tdf
    Info: Found entity 1: add_sub_2ph
Info: Elaborating entity "add_sub_2ph" for hierarchy "EX:inst3|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated"
Info: Elaborating entity "ID_EXE" for hierarchy "ID_EXE:inst7"
Info: Elaborating entity "DFF3" for hierarchy "ID_EXE:inst7|DFF3:inst2"
Info: Elaborating entity "DFF32" for hierarchy "ID_EXE:inst7|DFF32:inst6"
Info: Elaborating entity "DFF2" for hierarchy "ID_EXE:inst7|DFF2:inst"
Info: Elaborating entity "DFF5" for hierarchy "ID_EXE:inst7|DFF5:inst8"
Info: Elaborating entity "ID" for hierarchy "ID:inst"
Info: Elaborating entity "Control" for hierarchy "ID:inst|Control:inst1"
Info: Elaborating entity "Imm_Gen" for hierarchy "ID:inst|Imm_Gen:inst2"
Info: Elaborating entity "register_files" for hierarchy "ID:inst|register_files:inst"
Info: Elaborating entity "ReadRegister1" for hierarchy "ID:inst|ReadRegister1:inst3"
Info: Elaborating entity "ReadRegister2" for hierarchy "ID:inst|ReadRegister2:inst4"
Info: Elaborating entity "MEM_WB" for hierarchy "MEM_WB:inst13"
Info: Elaborating entity "EXE_WB" for hierarchy "EXE_WB:inst8"
Warning: Block or symbol "DFF1" of instance "inst2" overlaps another block or symbol
Info: Elaborating entity "DFF1" for hierarchy "EXE_WB:inst8|DFF1:inst2"
Info: Elaborating entity "MEM" for hierarchy "MEM:inst12"
Info: Elaborating entity "lpm_ram_dq0" for hierarchy "MEM:inst12|lpm_ram_dq0:inst"
Info: Elaborating entity "altsyncram" for hierarchy "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_06g1.tdf
    Info: Found entity 1: altsyncram_06g1
Info: Elaborating entity "altsyncram_06g1" for hierarchy "MEM:inst12|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated"
Info: Elaborating entity "IF_ID" for hierarchy "IF_ID:inst5"
Info: Elaborating entity "part1" for hierarchy "part1:inst2"
Info: Elaborating entity "PC_REG" for hierarchy "part1:inst2|PC_REG:inst4"
Warning: Using design file lpm_add_sub1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_add_sub1-SYN
    Info: Found entity 1: lpm_add_sub1
Info: Elaborating entity "lpm_add_sub1" for hierarchy "part1:inst2|lpm_add_sub1:inst2"
Info: Elaborating entity "lpm_add_sub" for hierarchy "part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_msh.tdf
    Info: Found entity 1: add_sub_msh
Info: Elaborating entity "add_sub_msh" for hierarchy "part1:inst2|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_msh:auto_generated"
Warning: Using design file lpm_ram_dq2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ram_dq2
Info: Elaborating entity "lpm_ram_dq2" for hierarchy "part1:inst2|lpm_ram_dq2:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone III"
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "C:/Users/asus/Desktop/SRC/INS_MEM_INIT.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8lk1.tdf
    Info: Found entity 1: altsyncram_8lk1
Info: Elaborating entity "altsyncram_8lk1" for hierarchy "part1:inst2|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_8lk1:auto_generated"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "ID:inst|register_files:inst|\regfile:registers~0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to db/RISC-V_32bit.ram0_register_files_9d27cb4e.hdl.mif
Info: Elaborated megafunction instantiation "ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0"
Info: Instantiated megafunction "ID:inst|register_files:inst|altsyncram:\regfile:registers_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "db/RISC-V_32bit.ram0_register_files_9d27cb4e.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tpr1.tdf
    Info: Found entity 1: altsyncram_tpr1
Warning: Latch EX:inst3|alu_control:inst1|operation[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ID_EXE:inst7|DFF3:inst2|Q_internal[1]
Warning: Latch EX:inst3|alu_control:inst1|operation[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ID_EXE:inst7|DFF3:inst1|Q_internal[0]
Warning: Latch EX:inst3|alu_control:inst1|operation[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ID_EXE:inst7|DFF3:inst2|Q_internal[1]
Warning: Latch EX:inst3|alu_control:inst1|operation[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ID_EXE:inst7|DFF3:inst1|Q_internal[0]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "count[3]" is stuck at GND
    Warning (13410): Pin "count[2]" is stuck at GND
    Warning (13410): Pin "count[1]" is stuck at GND
    Warning (13410): Pin "WB_WBADDR[4]" is stuck at GND
    Warning (13410): Pin "WB_WBADDR[3]" is stuck at GND
    Warning (13410): Pin "WB_WBADDR[2]" is stuck at GND
    Warning (13410): Pin "WB_WBADDR[1]" is stuck at GND
    Warning (13410): Pin "WB_WBADDR[0]" is stuck at GND
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "ID_EXE:inst7|DFF5:inst8|Q_internal[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ID_EXE:inst7|DFF5:inst8|Q_internal[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ID_EXE:inst7|DFF5:inst8|Q_internal[2]" lost all its fanouts during netlist optimizations.
    Info: Register "ID_EXE:inst7|DFF5:inst8|Q_internal[3]" lost all its fanouts during netlist optimizations.
    Info: Register "ID_EXE:inst7|DFF5:inst8|Q_internal[4]" lost all its fanouts during netlist optimizations.
    Info: Register "MEM_WB:inst13|DFF2:inst|Q_internal[0]" lost all its fanouts during netlist optimizations.
    Info: Register "EXE_WB:inst8|DFF2:inst|Q_internal[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ID_EXE:inst7|DFF2:inst|Q_internal[0]" lost all its fanouts during netlist optimizations.
Info: Implemented 1841 device resources after synthesis - the final resource count might be different
    Info: Implemented 35 input pins
    Info: Implemented 466 output pins
    Info: Implemented 1244 logic cells
    Info: Implemented 96 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Mon Oct 21 11:00:31 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


