Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  7 20:10:32 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.019        0.000                      0                10073        0.029        0.000                      0                10073        0.634        0.000                       0                  3545  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         
dig0_clk                    {0.000 2.034}        4.069           245.761         
  clk_122_88_MHz_DIG0_MMCM  {0.000 4.069}        8.138           122.880         
  clkfbout_DIG0_MMCM        {0.000 2.034}        4.069           245.761         
dig1_clk                    {0.000 2.034}        4.069           245.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  
dig0_clk                                                                                                                                                                      0.634        0.000                       0                     2  
  clk_122_88_MHz_DIG0_MMCM        1.019        0.000                      0                 9501        0.029        0.000                      0                 9501        2.819        0.000                       0                  3530  
  clkfbout_DIG0_MMCM                                                                                                                                                          1.914        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_122_88_MHz_DIG0_MMCM  clk_122_88_MHz_DIG0_MMCM        1.369        0.000                      0                  572        0.668        0.000                      0                  572  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dig0_clk
  To Clock:  dig0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dig0_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { DIG0_CLKOUT_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.069       1.914      BUFGCTRL_X0Y16   dig0_mmcm_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 3.086ns (44.932%)  route 3.782ns (55.068%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 12.914 - 8.138 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.720     5.292    WFM_ACQ_0/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X63Y16         FDSE                                         r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDSE (Prop_fdse_C_Q)         0.456     5.748 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[2]/Q
                         net (fo=2, routed)           0.627     6.376    WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[2]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.050    WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.272 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.583     7.855    WFM_ACQ_0/WVB/WR_CTRL/wvb_wused_carry__1[0]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.299     8.154 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wused_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.154    WFM_ACQ_0/WVB/OVERFLOW_CTRL/i_rd_data[4]_i_15[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.704 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.038 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/O[1]
                         net (fo=1, routed)           1.270    10.308    CUPPA_0/CRSM_0/i_rd_data_reg[15]_1[9]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.303    10.611 r  CUPPA_0/CRSM_0/i_rd_data[9]_i_13/O
                         net (fo=1, routed)           0.716    11.327    CUPPA_0/CRSM_0/i_rd_data[9]_i_13_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.451 r  CUPPA_0/CRSM_0/i_rd_data[9]_i_6/O
                         net (fo=1, routed)           0.585    12.037    CUPPA_0/CRSM_0/i_rd_data[9]_i_6_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.161 r  CUPPA_0/CRSM_0/i_rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000    12.161    CUPPA_0/CRSM_0/i_rd_data[9]_i_1_n_0
    SLICE_X44Y13         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.486    12.914    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X44Y13         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[9]/C
                         clock pessimism              0.296    13.211    
                         clock uncertainty           -0.063    13.148    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)        0.031    13.179    CUPPA_0/CRSM_0/i_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.335ns (19.315%)  route 5.577ns (80.684%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 12.915 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X49Y7          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.419     5.654 r  CUPPA_0/CRSM_0/y_adr_reg[8]/Q
                         net (fo=45, routed)          1.552     7.206    CUPPA_0/CRSM_0/y_adr_reg[10]_0[8]
    SLICE_X44Y9          LUT4 (Prop_lut4_I0_O)        0.296     7.502 f  CUPPA_0/CRSM_0/i_rd_data[9]_i_24/O
                         net (fo=2, routed)           0.773     8.275    CUPPA_0/CRSM_0/i_rd_data[9]_i_24_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.399 f  CUPPA_0/CRSM_0/i_rd_data[9]_i_21/O
                         net (fo=20, routed)          1.060     9.458    CUPPA_0/CRSM_0/i_rd_data[9]_i_21_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.582 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_17/O
                         net (fo=1, routed)           0.866    10.449    CUPPA_0/CRSM_0/i_rd_data[3]_i_17_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.573 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_12/O
                         net (fo=1, routed)           0.592    11.165    CUPPA_0/CRSM_0/i_rd_data[3]_i_12_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.289 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_5/O
                         net (fo=1, routed)           0.734    12.023    CUPPA_0/CRSM_0/i_rd_data[3]_i_5_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.147 r  CUPPA_0/CRSM_0/i_rd_data[3]_i_1/O
                         net (fo=1, routed)           0.000    12.147    CUPPA_0/CRSM_0/i_rd_data[3]_i_1_n_0
    SLICE_X44Y12         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.487    12.915    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X44Y12         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[3]/C
                         clock pessimism              0.397    13.312    
                         clock uncertainty           -0.063    13.250    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.029    13.279    CUPPA_0/CRSM_0/i_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.982ns (30.679%)  route 4.478ns (69.321%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 13.089 - 8.138 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.716     5.288    WFM_ACQ_0/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X63Y19         FDSE                                         r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.456     5.744 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]/Q
                         net (fo=2, routed)           1.101     6.845    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry__0[5]
    SLICE_X66Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.969    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X66Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.502 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.756 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.495     8.251    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X69Y19         LUT2 (Prop_lut2_I0_O)        0.367     8.618 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.154     8.772    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X69Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          1.148    10.044    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X90Y23         LUT4 (Prop_lut4_I2_O)        0.124    10.168 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=3, routed)           1.581    11.749    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y9          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.661    13.089    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.397    13.486    
                         clock uncertainty           -0.063    13.423    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.980    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.567ns (22.905%)  route 5.274ns (77.095%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 12.914 - 8.138 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.664     5.236    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y7          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.419     5.655 r  CUPPA_0/CRSM_0/y_adr_reg[9]/Q
                         net (fo=40, routed)          1.074     6.730    CUPPA_0/CRSM_0/y_adr_reg[10]_0[9]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.296     7.026 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_22/O
                         net (fo=3, routed)           0.822     7.848    CUPPA_0/CRSM_0/i_rd_data[15]_i_22_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.972 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_27/O
                         net (fo=23, routed)          0.763     8.734    CUPPA_0/CRSM_0/i_rd_data[15]_i_27_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_19/O
                         net (fo=31, routed)          0.924     9.782    CUPPA_0/CRSM_0/i_rd_data[15]_i_19_n_0
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.153     9.935 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_11/O
                         net (fo=13, routed)          1.094    11.029    CUPPA_0/CRSM_0/i_rd_data[15]_i_11_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I2_O)        0.327    11.356 f  CUPPA_0/CRSM_0/i_rd_data[2]_i_4/O
                         net (fo=1, routed)           0.598    11.954    CUPPA_0/CRSM_0/i_rd_data[2]_i_4_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.078 r  CUPPA_0/CRSM_0/i_rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000    12.078    CUPPA_0/CRSM_0/i_rd_data[2]_i_1_n_0
    SLICE_X45Y13         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.486    12.914    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y13         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[2]/C
                         clock pessimism              0.431    13.345    
                         clock uncertainty           -0.063    13.283    
    SLICE_X45Y13         FDRE (Setup_fdre_C_D)        0.029    13.312    CUPPA_0/CRSM_0/i_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 1.791ns (26.169%)  route 5.053ns (73.831%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 12.916 - 8.138 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.664     5.236    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y7          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.419     5.655 f  CUPPA_0/CRSM_0/y_adr_reg[9]/Q
                         net (fo=40, routed)          1.074     6.730    CUPPA_0/CRSM_0/y_adr_reg[10]_0[9]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.296     7.026 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_22/O
                         net (fo=3, routed)           0.888     7.914    CUPPA_0/CRSM_0/i_rd_data[15]_i_22_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.038 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_10/O
                         net (fo=28, routed)          0.725     8.763    CUPPA_0/CRSM_0/i_rd_data[15]_i_10_n_0
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.148     8.911 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_15/O
                         net (fo=25, routed)          1.058     9.969    CUPPA_0/CRSM_0/i_rd_data[15]_i_15_n_0
    SLICE_X44Y11         LUT4 (Prop_lut4_I0_O)        0.354    10.323 r  CUPPA_0/CRSM_0/i_rd_data[6]_i_8/O
                         net (fo=1, routed)           0.659    10.982    CUPPA_0/CRSM_0/i_rd_data[6]_i_8_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.326    11.308 f  CUPPA_0/CRSM_0/i_rd_data[6]_i_4/O
                         net (fo=1, routed)           0.648    11.956    CUPPA_0/CRSM_0/i_rd_data[6]_i_4_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.124    12.080 r  CUPPA_0/CRSM_0/i_rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000    12.080    CUPPA_0/CRSM_0/i_rd_data[6]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.488    12.916    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y11         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[6]/C
                         clock pessimism              0.431    13.347    
                         clock uncertainty           -0.063    13.285    
    SLICE_X45Y11         FDRE (Setup_fdre_C_D)        0.031    13.316    CUPPA_0/CRSM_0/i_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.567ns (23.030%)  route 5.237ns (76.970%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 12.915 - 8.138 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.664     5.236    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y7          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.419     5.655 r  CUPPA_0/CRSM_0/y_adr_reg[9]/Q
                         net (fo=40, routed)          1.074     6.730    CUPPA_0/CRSM_0/y_adr_reg[10]_0[9]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.296     7.026 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_22/O
                         net (fo=3, routed)           0.822     7.848    CUPPA_0/CRSM_0/i_rd_data[15]_i_22_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.972 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_27/O
                         net (fo=23, routed)          0.763     8.734    CUPPA_0/CRSM_0/i_rd_data[15]_i_27_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_19/O
                         net (fo=31, routed)          0.924     9.782    CUPPA_0/CRSM_0/i_rd_data[15]_i_19_n_0
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.153     9.935 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_11/O
                         net (fo=13, routed)          1.081    11.016    CUPPA_0/CRSM_0/i_rd_data[15]_i_11_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.327    11.343 f  CUPPA_0/CRSM_0/i_rd_data[7]_i_4/O
                         net (fo=1, routed)           0.574    11.917    CUPPA_0/CRSM_0/i_rd_data[7]_i_4_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_1/O
                         net (fo=1, routed)           0.000    12.041    CUPPA_0/CRSM_0/i_rd_data[7]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.487    12.915    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X43Y13         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[7]/C
                         clock pessimism              0.397    13.312    
                         clock uncertainty           -0.063    13.250    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.031    13.281    CUPPA_0/CRSM_0/i_rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.748ns (41.504%)  route 3.873ns (58.496%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 12.917 - 8.138 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.720     5.292    WFM_ACQ_0/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X63Y16         FDSE                                         r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDSE (Prop_fdse_C_Q)         0.456     5.748 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[2]/Q
                         net (fo=2, routed)           0.627     6.376    WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[2]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.080 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5/O[2]
                         net (fo=1, routed)           0.556     7.636    WFM_ACQ_0/WVB/WR_CTRL/O[2]
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.302     7.938 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wused_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    WFM_ACQ_0/WVB/OVERFLOW_CTRL/i_rd_data[0]_i_18[3]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.673 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/O[1]
                         net (fo=1, routed)           1.179     9.852    CUPPA_0/CRSM_0/i_rd_data_reg[15]_1[5]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.303    10.155 r  CUPPA_0/CRSM_0/i_rd_data[5]_i_10/O
                         net (fo=1, routed)           0.582    10.737    CUPPA_0/CRSM_0/i_rd_data[5]_i_10_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.861 r  CUPPA_0/CRSM_0/i_rd_data[5]_i_5/O
                         net (fo=1, routed)           0.929    11.790    CUPPA_0/CRSM_0/i_rd_data[5]_i_5_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.914 r  CUPPA_0/CRSM_0/i_rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.914    CUPPA_0/CRSM_0/i_rd_data[5]_i_1_n_0
    SLICE_X45Y10         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.489    12.917    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y10         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[5]/C
                         clock pessimism              0.296    13.214    
                         clock uncertainty           -0.063    13.151    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.029    13.180    CUPPA_0/CRSM_0/i_rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.982ns (31.544%)  route 4.301ns (68.456%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 13.072 - 8.138 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.716     5.288    WFM_ACQ_0/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X63Y19         FDSE                                         r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.456     5.744 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]/Q
                         net (fo=2, routed)           1.101     6.845    WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry__0[5]
    SLICE_X66Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.969 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.969    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X66Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.502 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.502    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.756 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.495     8.251    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X69Y19         LUT2 (Prop_lut2_I0_O)        0.367     8.618 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.154     8.772    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X69Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.985     9.881    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X90Y19         LUT4 (Prop_lut4_I1_O)        0.124    10.005 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=3, routed)           1.567    11.572    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.644    13.072    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.282    13.354    
                         clock uncertainty           -0.063    13.292    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.849    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.567ns (23.045%)  route 5.233ns (76.955%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 12.917 - 8.138 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.664     5.236    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y7          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.419     5.655 r  CUPPA_0/CRSM_0/y_adr_reg[9]/Q
                         net (fo=40, routed)          1.074     6.730    CUPPA_0/CRSM_0/y_adr_reg[10]_0[9]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.296     7.026 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_22/O
                         net (fo=3, routed)           0.822     7.848    CUPPA_0/CRSM_0/i_rd_data[15]_i_22_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.972 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_27/O
                         net (fo=23, routed)          0.763     8.734    CUPPA_0/CRSM_0/i_rd_data[15]_i_27_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_19/O
                         net (fo=31, routed)          0.924     9.782    CUPPA_0/CRSM_0/i_rd_data[15]_i_19_n_0
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.153     9.935 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_11/O
                         net (fo=13, routed)          1.076    11.010    CUPPA_0/CRSM_0/i_rd_data[15]_i_11_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.327    11.337 f  CUPPA_0/CRSM_0/i_rd_data[4]_i_4/O
                         net (fo=1, routed)           0.575    11.912    CUPPA_0/CRSM_0/i_rd_data[4]_i_4_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.036 r  CUPPA_0/CRSM_0/i_rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000    12.036    CUPPA_0/CRSM_0/i_rd_data[4]_i_1_n_0
    SLICE_X44Y10         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.489    12.917    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X44Y10         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[4]/C
                         clock pessimism              0.431    13.348    
                         clock uncertainty           -0.063    13.286    
    SLICE_X44Y10         FDRE (Setup_fdre_C_D)        0.031    13.317    CUPPA_0/CRSM_0/i_rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.200ns (17.798%)  route 5.542ns (82.202%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 12.916 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X49Y7          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/CRSM_0/y_adr_reg[3]/Q
                         net (fo=34, routed)          1.444     7.136    CUPPA_0/CRSM_0/y_adr_reg[10]_0[3]
    SLICE_X38Y9          LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_30/O
                         net (fo=1, routed)           0.498     7.758    CUPPA_0/CRSM_0/i_rd_data[15]_i_30_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.882 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_25/O
                         net (fo=70, routed)          1.091     8.973    CUPPA_0/CRSM_0/i_rd_data[15]_i_25_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_16/O
                         net (fo=28, routed)          0.947    10.044    CUPPA_0/CRSM_0/i_rd_data[7]_i_16_n_0
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.168 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=6, routed)           0.823    10.991    CUPPA_0/CRSM_0/i_rd_data[15]_i_17_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.115 f  CUPPA_0/CRSM_0/i_rd_data[10]_i_4/O
                         net (fo=1, routed)           0.739    11.854    CUPPA_0/CRSM_0/i_rd_data[10]_i_4_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.978 r  CUPPA_0/CRSM_0/i_rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000    11.978    CUPPA_0/CRSM_0/i_rd_data[10]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.488    12.916    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X45Y11         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[10]/C
                         clock pessimism              0.397    13.313    
                         clock uncertainty           -0.063    13.251    
    SLICE_X45Y11         FDRE (Setup_fdre_C_D)        0.029    13.280    CUPPA_0/CRSM_0/i_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WR_CTRL/i_const_conf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.355%)  route 0.191ns (50.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.551     1.795    WFM_ACQ_0/clk_122_88_MHz
    SLICE_X48Y19         FDRE                                         r  WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.936 r  WFM_ACQ_0/i_cuppa_wvb_config_bundle_reg[3]/Q
                         net (fo=2, routed)           0.191     2.126    WFM_ACQ_0/WVB/WR_CTRL/i_cnst_run_reg_0[3]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.045     2.171 r  WFM_ACQ_0/WVB/WR_CTRL/i_const_conf[3]_i_1/O
                         net (fo=1, routed)           0.000     2.171    WFM_ACQ_0/WVB/WR_CTRL/i_const_conf[3]_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_const_conf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.811     2.158    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X51Y21         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_const_conf_reg[3]/C
                         clock pessimism             -0.108     2.050    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.092     2.142    WFM_ACQ_0/WVB/WR_CTRL/i_const_conf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=50, routed)          0.107     2.078    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD4
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.044    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=50, routed)          0.107     2.078    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD4
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.044    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=50, routed)          0.107     2.078    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD4
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.044    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=50, routed)          0.107     2.078    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD4
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.044    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/Q
                         net (fo=50, routed)          0.218     2.190    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD0
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.154    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/Q
                         net (fo=50, routed)          0.218     2.190    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD0
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.154    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/Q
                         net (fo=50, routed)          0.218     2.190    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD0
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.154    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.587     1.831    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X27Y10         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]/Q
                         net (fo=50, routed)          0.218     2.190    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD0
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.855     2.202    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X26Y10         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.359     1.844    
    SLICE_X26Y10         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.154    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.573     1.817    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X67Y21         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y21         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.056     2.014    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/DIA
    SLICE_X66Y21         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.839     2.186    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X66Y21         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.357     1.830    
    SLICE_X66Y21         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.977    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_122_88_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.138       5.194      RAMB36_X2Y2      CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y3      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y3      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X5Y2      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X5Y2      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y5      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y5      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y6      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y6      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.138       205.222    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y14     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y12     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y12     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y12     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y12     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y12     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y18     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y18     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y18     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y18     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y11     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y10     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X26Y10     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DIG0_MMCM
  To Clock:  clkfbout_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.069       1.914      BUFGCTRL_X0Y3    dig0_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.580ns (9.190%)  route 5.732ns (90.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 13.043 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.886    11.547    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y15         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.615    13.043    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y15         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[17]/C
                         clock pessimism              0.296    13.340    
                         clock uncertainty           -0.063    13.277    
    SLICE_X94Y15         FDCE (Recov_fdce_C_CLR)     -0.361    12.916    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.580ns (9.190%)  route 5.732ns (90.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 13.043 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.886    11.547    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y15         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.615    13.043    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y15         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[20]/C
                         clock pessimism              0.296    13.340    
                         clock uncertainty           -0.063    13.277    
    SLICE_X94Y15         FDCE (Recov_fdce_C_CLR)     -0.361    12.916    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.580ns (9.190%)  route 5.732ns (90.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 13.043 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.886    11.547    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y15         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.615    13.043    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y15         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[21]/C
                         clock pessimism              0.296    13.340    
                         clock uncertainty           -0.063    13.277    
    SLICE_X94Y15         FDCE (Recov_fdce_C_CLR)     -0.361    12.916    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 0.580ns (9.192%)  route 5.730ns (90.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.884    11.545    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y13         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y13         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[12]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X94Y13         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 0.580ns (9.192%)  route 5.730ns (90.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.884    11.545    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y13         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y13         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X94Y13         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 0.580ns (9.192%)  route 5.730ns (90.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.884    11.545    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y13         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y13         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[5]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X94Y13         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 0.580ns (9.192%)  route 5.730ns (90.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.884    11.545    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y13         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y13         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[8]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X94Y13         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.580ns (9.224%)  route 5.708ns (90.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.862    11.523    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y14         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y14         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[13]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X94Y14         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.580ns (9.224%)  route 5.708ns (90.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.862    11.523    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X94Y14         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X94Y14         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[16]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X94Y14         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.580ns (9.226%)  route 5.707ns (90.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 13.044 - 8.138 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.663     5.235    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.846     6.537    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.661 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.861    11.522    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X96Y13         FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        1.616    13.044    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X96Y13         FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/C
                         clock pessimism              0.296    13.341    
                         clock uncertainty           -0.063    13.278    
    SLICE_X96Y13         FDCE (Recov_fdce_C_CLR)     -0.361    12.917    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.282%)  route 0.649ns (77.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.637    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y9          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y9          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.282%)  route 0.649ns (77.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.637    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y9          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y9          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.282%)  route 0.649ns (77.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.637    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y9          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y9          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.282%)  route 0.649ns (77.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.340     2.637    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y9          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y9          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.422     2.719    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y8          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y8          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.422     2.719    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y8          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y8          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.422     2.719    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y8          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y8          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.422     2.719    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X52Y8          FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.822     2.169    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X52Y8          FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]/C
                         clock pessimism             -0.108     2.061    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.969    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[2]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.784%)  route 0.564ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.256     2.553    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X48Y9          FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.826     2.173    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X48Y9          FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[2]/C
                         clock pessimism             -0.337     1.837    
    SLICE_X48Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.745    DIG_SPI/SERIAL_RX_0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[3]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.784%)  route 0.564ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.559     1.803    CUPPA_0/clk_122_88_MHz
    SLICE_X45Y9          FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.944 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.309     2.252    CUPPA_0/spi_rst
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.297 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.256     2.553    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X48Y9          FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3528, routed)        0.826     2.173    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X48Y9          FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[3]/C
                         clock pessimism             -0.337     1.837    
    SLICE_X48Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.745    DIG_SPI/SERIAL_RX_0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.808    





