```verilog
module mod_a (
    output out1, 
    output out2, 
    input a, 
    input b, 
    input c, 
    input d
);

// Module implementation (omitted for simplicity)

endmodule

module top_module ( 
    input a, 
    input b, 
    input c, 
    input d,
    output out1,
    output out2
);

mod_a instance_mod_a (
    .out1(out1),
    .out2(out2),
    .a(a),
    .b(b),
    .c(c),
    .d(d)
);

endmodule
```