/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [8:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [22:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = in_data[83] | ~(celloutsig_0_7z[0]);
  assign celloutsig_0_5z = celloutsig_0_0z[2] | in_data[95];
  assign celloutsig_0_6z = celloutsig_0_0z[2] | celloutsig_0_4z[6];
  assign celloutsig_0_2z = in_data[78] | celloutsig_0_0z[2];
  assign celloutsig_1_0z = in_data[136] | in_data[142];
  assign celloutsig_1_18z = celloutsig_1_2z[3] ^ celloutsig_1_10z;
  assign celloutsig_0_15z = celloutsig_0_13z ^ celloutsig_0_3z[17];
  assign celloutsig_1_5z = celloutsig_1_3z[5] ^ celloutsig_1_0z;
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } / { 1'h1, in_data[21:15] };
  assign celloutsig_1_10z = celloutsig_1_6z[28:26] == { celloutsig_1_6z[20:19], celloutsig_1_5z };
  assign celloutsig_1_4z = celloutsig_1_2z[11:2] === in_data[122:113];
  assign celloutsig_0_4z = { in_data[51:50], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } * { celloutsig_0_3z[6:4], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_3z = - { in_data[38:34], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_13z = | { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_7z = in_data[82:80] >> celloutsig_0_1z[6:4];
  assign celloutsig_1_2z = { in_data[153:144], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[134:119], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[9:6] << in_data[40:37];
  assign celloutsig_1_11z = celloutsig_1_6z[17:12] >> { celloutsig_1_3z[5], celloutsig_1_7z };
  assign celloutsig_1_3z = { in_data[157:145], celloutsig_1_0z } >> { in_data[120:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } >> { celloutsig_1_6z[8:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_6z = { in_data[133:111], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } <<< { celloutsig_1_3z[8:1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_4z[6], celloutsig_0_5z, celloutsig_0_7z } ^ { celloutsig_0_9z[4:1], celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[95:88] ^ in_data[71:64];
  assign celloutsig_0_17z = ~((celloutsig_0_13z & celloutsig_0_5z) | celloutsig_0_4z[1]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_11z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_11z = celloutsig_0_0z[2:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_22z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_17z };
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[96]) celloutsig_1_1z = { in_data[154], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ~((celloutsig_1_11z[2] & celloutsig_1_4z) | (celloutsig_1_3z[2] & celloutsig_1_5z));
  assign celloutsig_0_21z = ~((celloutsig_0_15z & celloutsig_0_0z[1]) | (celloutsig_0_15z & celloutsig_0_17z));
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
