
---------- Begin Simulation Statistics ----------
final_tick                               1302813821000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702568                       # Number of bytes of host memory used
host_op_rate                                   109533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13154.44                       # Real time elapsed on the host
host_tick_rate                               99039840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436646374                       # Number of instructions simulated
sim_ops                                    1440850135                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.302814                       # Number of seconds simulated
sim_ticks                                1302813821000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.106890                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              188953461                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           214459347                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26472805                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        288411088                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22726160                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24283051                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1556891                       # Number of indirect misses.
system.cpu0.branchPred.lookups              363835506                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2190045                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15448964                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547146                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36426314                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309757                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      133539119                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316557063                       # Number of instructions committed
system.cpu0.commit.committedOps            1318660641                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2401029336                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.549206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309100                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1767634125     73.62%     73.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    364700661     15.19%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    102587495      4.27%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88702823      3.69%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25767531      1.07%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7156309      0.30%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3964206      0.17%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4089872      0.17%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36426314      1.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2401029336                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143605                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273928614                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172212                       # Number of loads committed
system.cpu0.commit.membars                    4203733                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203739      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742067661     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272484     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185090     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318660641                       # Class of committed instruction
system.cpu0.commit.refs                     558457602                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316557063                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318660641                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.975915                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.975915                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            406281896                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             11092023                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           185524681                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1492392903                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               982793215                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1018048804                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              15463089                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18791969                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6778469                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  363835506                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                278330770                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1449991209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7976827                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1541378605                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               52973860                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139861                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         952887102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         211679621                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.592518                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2429365473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.637423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1353210852     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               790792723     32.55%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147530955      6.07%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               110883976      4.56%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14403995      0.59%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7057588      0.29%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1278062      0.05%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203048      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4274      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2429365473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      172039010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15568717                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               342774085                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536233                       # Inst execution rate
system.cpu0.iew.exec_refs                   596595119                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 163145538                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              329370602                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            450449991                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4888404                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5783244                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           172176691                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1452131535                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            433449581                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11235958                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1394959645                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1800745                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10485117                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              15463089                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14363136                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       206793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22164795                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30013                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13544                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4977911                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     45277779                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18891301                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13544                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1371058                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14197659                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                596658631                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1383633564                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.889511                       # average fanout of values written-back
system.cpu0.iew.wb_producers                530734686                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531879                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1383724513                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1715918638                       # number of integer regfile reads
system.cpu0.int_regfile_writes              888303156                       # number of integer regfile writes
system.cpu0.ipc                              0.506095                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506095                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205625      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            785734813     55.88%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834130      0.84%     57.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100455      0.15%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439565310     31.26%     88.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          162755219     11.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1406195604                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3300944                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002347                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 551129     16.70%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2205039     66.80%     83.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               544774     16.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1405290869                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5245281725                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1383633513                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1585615240                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1437466713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1406195604                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14664822                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      133470890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           224207                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8355065                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     69660759                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2429365473                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578832                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1402264891     57.72%     57.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          735198162     30.26%     87.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          228758224      9.42%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47057540      1.94%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12055461      0.50%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1428558      0.06%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1634472      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             608412      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             359753      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2429365473                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540552                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34202668                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5375660                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           450449991                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          172176691                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1898                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2601404483                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4226395                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              355355777                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845201773                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9758747                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1004821117                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17117988                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25741                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1807127860                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1470889882                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          953719627                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1000618024                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24190637                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              15463089                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52951603                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               108517849                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               46                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1807127814                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155863                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5884                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25088057                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5832                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3816778602                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2932771340                       # The number of ROB writes
system.cpu0.timesIdled                       29833795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.513557                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20824600                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25237792                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2810218                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30785004                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1071239                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1089602                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           18363                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35471721                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48477                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1996073                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28123840                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4158158                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17729781                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120089311                       # Number of instructions committed
system.cpu1.commit.committedOps             122189494                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    465534978                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.262471                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.032141                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    416035273     89.37%     89.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24453572      5.25%     94.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9080386      1.95%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7007255      1.51%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1567301      0.34%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       757430      0.16%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2097454      0.45%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       378149      0.08%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4158158      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    465534978                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798661                       # Number of function calls committed.
system.cpu1.commit.int_insts                116626111                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30179456                       # Number of loads committed
system.cpu1.commit.membars                    4200131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200131      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76684191     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32279457     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9025571      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122189494                       # Class of committed instruction
system.cpu1.commit.refs                      41305040                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120089311                       # Number of Instructions Simulated
system.cpu1.committedOps                    122189494                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.910463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.910463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            367761502                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               865072                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19942830                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146537023                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27247474                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66845303                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1997672                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2064476                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5253595                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35471721                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23436875                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    440969999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               199061                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151448995                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5623644                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075535                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25323682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21895839                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.322503                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         469105546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.327324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755468                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               371538377     79.20%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62229943     13.27%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19198968      4.09%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12653710      2.70%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2526904      0.54%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  893968      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62853      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     680      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           469105546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         499261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2116330                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30721064                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.286312                       # Inst execution rate
system.cpu1.iew.exec_refs                    45911617                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11531385                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              307103978                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35151877                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100647                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1701110                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11904415                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139868060                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34380232                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1968591                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134453613                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1538133                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5654918                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1997672                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9812231                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1005828                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26803                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2096                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13030                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4972421                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       778831                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2096                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       538899                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1577431                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75297792                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132990501                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854627                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64351561                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.283197                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133055275                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170467362                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89723801                       # number of integer regfile writes
system.cpu1.ipc                              0.255724                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255724                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200243      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85739228     62.85%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36987046     27.11%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9495538      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136422204                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2838460                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020806                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 607751     21.41%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1811807     63.83%     85.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               418900     14.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135060407                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         745021246                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132990489                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157548239                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133567189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136422204                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300871                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17678565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           232858                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           178                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7138531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    469105546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.290813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          385931553     82.27%     82.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52146043     11.12%     93.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19161853      4.08%     97.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5868017      1.25%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3854320      0.82%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             661041      0.14%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             905575      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             424683      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             152461      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      469105546                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.290504                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13486267                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1345097                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35151877                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11904415                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       469604807                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2136017020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              332899224                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81704891                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14056895                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30841009                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4319822                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35303                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182397700                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143821676                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97106148                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66864955                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17149102                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1997672                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36472193                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15401257                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182397688                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30493                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30314796                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   601295835                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283417361                       # The number of ROB writes
system.cpu1.timesIdled                          16433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11670723                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8197                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11746418                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                265992                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14857936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29630469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       494975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       122129                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70532379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6801990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    141160341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6924119                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11901089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3849033                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10923385                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2955956                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2955955                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11901089                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           405                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     44487513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44487513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1197188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1197188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14858051                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14858051    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14858051                       # Request fanout histogram
system.membus.respLayer1.occupancy        77048226382                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48965230399                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    352200083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   560606868.641245                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1264765500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1300700620500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2113200500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    241385432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       241385432                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    241385432                       # number of overall hits
system.cpu0.icache.overall_hits::total      241385432                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36945337                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36945337                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36945337                       # number of overall misses
system.cpu0.icache.overall_misses::total     36945337                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 497158728995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 497158728995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 497158728995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 497158728995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    278330769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    278330769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    278330769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    278330769                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132739                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132739                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132739                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132739                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13456.602899                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13456.602899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13456.602899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13456.602899                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1948                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          717                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.785714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   179.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34957203                       # number of writebacks
system.cpu0.icache.writebacks::total         34957203                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1988100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1988100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1988100                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1988100                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34957237                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34957237                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34957237                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34957237                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 443012234498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 443012234498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 443012234498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 443012234498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125596                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125596                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125596                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125596                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12672.976257                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12672.976257                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12672.976257                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12672.976257                       # average overall mshr miss latency
system.cpu0.icache.replacements              34957203                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    241385432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      241385432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36945337                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36945337                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 497158728995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 497158728995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    278330769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    278330769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132739                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13456.602899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13456.602899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1988100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1988100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34957237                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34957237                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 443012234498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 443012234498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125596                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125596                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12672.976257                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12672.976257                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999967                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          276342442                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34957203                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.905165                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999967                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        591618773                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       591618773                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    501058156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       501058156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    501058156                       # number of overall hits
system.cpu0.dcache.overall_hits::total      501058156                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55915079                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55915079                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55915079                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55915079                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1596404302633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1596404302633                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1596404302633                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1596404302633                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556973235                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556973235                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556973235                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556973235                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100391                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100391                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100391                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100391                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28550.515016                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28550.515016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28550.515016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28550.515016                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12459861                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       318107                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           242139                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3968                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.457473                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.168095                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32639457                       # number of writebacks
system.cpu0.dcache.writebacks::total         32639457                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24187010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24187010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24187010                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24187010                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31728069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31728069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31728069                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31728069                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 632881458153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 632881458153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 632881458153                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 632881458153                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056965                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056965                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056965                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056965                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19947.052503                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19947.052503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19947.052503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19947.052503                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32639457                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360868558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360868558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44923440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44923440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1037359311500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1037359311500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405791998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405791998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23091.715850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23091.715850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17075785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17075785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27847655                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27847655                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 482238816500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 482238816500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068625                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068625                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17317.035007                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17317.035007                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140189598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140189598                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10991639                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10991639                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 559044991133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 559044991133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.072705                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072705                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50860.930852                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50860.930852                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7111225                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7111225                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3880414                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3880414                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 150642641653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 150642641653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025667                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025667                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38821.280836                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38821.280836                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11578500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11578500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439229                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439229                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6688.908146                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6688.908146                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004314                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004314                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 84235.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84235.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.040021                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040021                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4174.193548                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4174.193548                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       495000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       495000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039504                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039504                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3235.294118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3235.294118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93569377499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93569377499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102573.033208                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102573.033208                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92657155499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92657155499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101573.033208                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101573.033208                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999416                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534889189                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32640061                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.387506                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999416                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1150802751                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1150802751                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34676552                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28950538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24251                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              920580                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64571921                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34676552                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28950538                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24251                       # number of overall hits
system.l2.overall_hits::.cpu1.data             920580                       # number of overall hits
system.l2.overall_hits::total                64571921                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            280684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3688034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2033685                       # number of demand (read+write) misses
system.l2.demand_misses::total                6006205                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           280684                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3688034                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3802                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2033685                       # number of overall misses
system.l2.overall_misses::total               6006205                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24559793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 345602734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    348146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212084845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     582595519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24559793000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 345602734500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    348146500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212084845500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    582595519500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34957236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32638572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2954265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70578126                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34957236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32638572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2954265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70578126                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.112996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.135529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.688389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085100                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.112996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.135529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.688389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085100                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87499.796925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93709.205094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91569.305629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104285.986030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96998.940179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87499.796925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93709.205094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91569.305629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104285.986030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96998.940179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8493477                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3849033                       # number of writebacks
system.l2.writebacks::total                   3849033                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         468441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         274796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              743388                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        468441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        274796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             743388                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       280610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3219593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1758889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5262817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       280610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3219593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1758889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9900889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15163706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21749331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 278336026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    306780501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 170867002500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 471259140001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21749331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 278336026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    306780501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 170867002500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 791304429982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1262563569983                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.132784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.595373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.132784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.595373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77507.326895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86450.686779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82357.181477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97144.846832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89545.036432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77507.326895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86450.686779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82357.181477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97144.846832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79922.563517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83262.203183                       # average overall mshr miss latency
system.l2.replacements                       21345908                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8035503                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8035503                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8035503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8035503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     62099145                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         62099145                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     62099145                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     62099145                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9900889                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9900889                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 791304429982                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 791304429982                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79922.563517                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79922.563517                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       152000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.972973                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.907692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2527.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2652.173913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2576.271186                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       725000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       458500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1183500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.972973                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.907692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20138.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19934.782609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20059.322034                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       160500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       180000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2816159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           298350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3114509                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1975628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3370056                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 198790031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149391525500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  348181556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4791787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1692778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6484565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.412295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.823751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100621.185264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107134.628321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103316.252460                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       289210                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       166333                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           455543                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1686418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1228095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2914513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 158443151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 121913137000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 280356288500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.351939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.725491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.449454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93952.478863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99270.119168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96193.185105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34676552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34700803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       280684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           284486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24559793000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    348146500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24907939500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34957236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34985289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.135529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87499.796925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91569.305629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87554.183686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       280610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3725                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       284335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21749331000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    306780501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22056111501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.132784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77507.326895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82357.181477                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77570.863598                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26134379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       622230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26756609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1712406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       639257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2351663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 146812703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62693320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 209506023500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27846785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1261487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29108272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.061494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.506749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85734.751864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98072.168158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89088.455064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       179231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       108463                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       287694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1533175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       530794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2063969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 119892874500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48953865500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 168846740000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.055058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.420769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78199.080014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92227.616552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81806.819773                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          216                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           92                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               308                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          402                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          203                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             605                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7044500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5955000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12999500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          618                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          295                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           913                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.650485                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.688136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.662651                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17523.631841                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29334.975369                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21486.776860                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           88                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          202                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          115                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          403                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5678998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2274000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7952998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.466019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.389831                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.441402                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19718.743056                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19773.913043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19734.486352                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   149544026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21346416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.005580                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.843757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.284840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.239838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.026863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.576113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.372559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.082576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.384002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1147056600                       # Number of tag accesses
system.l2.tags.data_accesses               1147056600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17959104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     207465728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        238400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113832384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    611355200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          950850816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17959104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       238400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18197504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246338112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246338112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         280611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3241652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1778631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9552425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14857044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3849033                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3849033                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13784858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        159244341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           182989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87374253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    469257533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             729843974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13784858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       182989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13967847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189081592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189081592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189081592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13784858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       159244341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          182989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87374253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    469257533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            918925566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3730871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    280611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3111945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1761123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9547376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004012238250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28264227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3513231                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14857044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3849033                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14857044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3849033                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 152264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118162                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            775032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            788958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            775610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            839276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1205461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1838504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            892350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            786691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            774452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1362323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           765534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           776913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           764612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           777664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           784303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           797097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233295                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 466993951505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                73523900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            742708576505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31757.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50507.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11074556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1747431                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14857044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3849033                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3408483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3260097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3166433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1662606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1380621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1025838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  292722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  211742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  144925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 234016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5613627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.180867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.813314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.551097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1896170     33.78%     33.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2596659     46.26%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       475575      8.47%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       235660      4.20%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        74047      1.32%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39928      0.71%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37209      0.66%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27336      0.49%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       231043      4.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5613627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.936549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.566529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    301.020745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229983    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.221903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.709773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207120     90.06%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1986      0.86%     90.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15500      6.74%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3998      1.74%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1014      0.44%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              263      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              941105920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9744896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238773952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               950850816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246338112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       722.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    729.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1302813725500                       # Total gap between requests
system.mem_ctrls.avgGap                      69646.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17959104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    199164480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       238400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112711872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    611032064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238773952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13784858.366190144792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 152872556.914638370275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 182988.540770170424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86514181.983029484749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 469009504.006482303143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183275574.875867098570                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       280611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3241652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1778631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9552425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3849033                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10146761879                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 145469441196                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    149851395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97206024436                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 489736497599                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31223325605684                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36159.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44875.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40228.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54652.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51268.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8111992.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18956835660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10075781925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48572691720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9779304600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102842794080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     308308489590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     240652305600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       739188203175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.378233                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 622141062271                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43503720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 637169038729                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21124525380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11227932540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         56419437480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9695695860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102842794080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     430435723440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     137808319200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       769554427980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.686417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 352932587710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43503720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 906377513290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12414998232.558140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62271964373.447563                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       101500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 510372769000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   235123973000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1067689848000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23404957                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23404957                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23404957                       # number of overall hits
system.cpu1.icache.overall_hits::total       23404957                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31918                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31918                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31918                       # number of overall misses
system.cpu1.icache.overall_misses::total        31918                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    745001000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    745001000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    745001000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    745001000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23436875                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23436875                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23436875                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23436875                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001362                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001362                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001362                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001362                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23341.092800                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23341.092800                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23341.092800                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23341.092800                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28021                       # number of writebacks
system.cpu1.icache.writebacks::total            28021                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3865                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3865                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3865                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3865                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28053                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28053                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28053                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28053                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    659943500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    659943500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    659943500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    659943500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001197                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001197                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001197                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001197                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23524.881474                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23524.881474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23524.881474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23524.881474                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28021                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23404957                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23404957                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31918                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31918                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    745001000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    745001000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23436875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23436875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001362                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001362                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23341.092800                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23341.092800                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3865                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3865                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28053                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28053                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    659943500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    659943500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23524.881474                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23524.881474                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211323                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22679292                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28021                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           809.367689                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321714500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46901803                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46901803                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32770383                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32770383                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32770383                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32770383                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9262332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9262332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9262332                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9262332                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 682267598728                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 682267598728                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 682267598728                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 682267598728                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42032715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42032715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42032715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42032715                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220360                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73660.455998                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73660.455998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73660.455998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73660.455998                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6617257                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       310628                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           110080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4049                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.113163                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.717214                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2954375                       # number of writebacks
system.cpu1.dcache.writebacks::total          2954375                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7080237                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7080237                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7080237                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7080237                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2182095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2182095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2182095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2182095                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 152661265529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 152661265529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 152661265529                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 152661265529                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051914                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051914                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051914                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051914                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69960.870415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69960.870415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69960.870415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69960.870415                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2954375                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27546607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27546607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5460980                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5460980                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 335204721000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 335204721000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33007587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33007587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61381.788800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61381.788800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4199153                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4199153                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1261827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1261827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  72408013500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72408013500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57383.471347                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57383.471347                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5223776                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5223776                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3801352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3801352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 347062877728                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 347062877728                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9025128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9025128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91299.852718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91299.852718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2881084                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2881084                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       920268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       920268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80253252029                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80253252029                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101967                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101967                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87206.392083                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87206.392083                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7726000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7726000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.361055                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.361055                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43404.494382                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43404.494382                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099391                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099391                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67224.489796                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67224.489796                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       690500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       690500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6110.619469                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6110.619469                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       577500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       577500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5110.619469                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5110.619469                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326725                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326725                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76919021500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76919021500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99471.626560                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99471.626560                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76145745500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76145745500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98471.626560                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98471.626560                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.751496                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37051408                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2955262                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.537436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321726000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.751496                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898484                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898484                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91222616                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91222616                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1302813821000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64094391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11884536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62543553                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17496875                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14859590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6485370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6485370                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34985289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29109103                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          913                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104871674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97919147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        84127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8864507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             211739455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4474524032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4177793856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3588736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    378152960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9034059584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36207668                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246442880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        106786783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070643                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99414447     93.10%     93.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7202103      6.74%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 169079      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1154      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          106786783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       141159226999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49009761186                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52497041875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4434735554                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42132893                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2443897042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144864                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747932                       # Number of bytes of host memory used
host_op_rate                                   145711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16965.57                       # Real time elapsed on the host
host_tick_rate                               67258757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457703994                       # Number of instructions simulated
sim_ops                                    2472071056                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.141083                       # Number of seconds simulated
sim_ticks                                1141083221500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.370466                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173561538                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           192055597                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19816945                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        235186696                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17431742                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17757722                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          325980                       # Number of indirect misses.
system.cpu0.branchPred.lookups              321044583                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       268726                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25018                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         19021731                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131720972                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18400867                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11640855                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      506243525                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534551271                       # Number of instructions committed
system.cpu0.commit.committedOps             540347302                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2191979390                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.246511                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.973172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1956909767     89.28%     89.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122862591      5.61%     94.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46467458      2.12%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28313670      1.29%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9003804      0.41%     98.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5869379      0.27%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2023240      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2128614      0.10%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18400867      0.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2191979390                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14704635                       # Number of function calls committed.
system.cpu0.commit.int_insts                512270007                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124514378                       # Number of loads committed
system.cpu0.commit.membars                    8700376                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8701211      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396790582     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124538924     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10210561      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540347302                       # Class of committed instruction
system.cpu0.commit.refs                     134750023                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534551271                       # Number of Instructions Simulated
system.cpu0.committedOps                    540347302                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.263198                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.263198                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1488206271                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               801621                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146500191                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1127578473                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178774230                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                568564208                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              19023048                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               658734                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17136678                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  321044583                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                194031083                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2039152676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3061646                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          222                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1307122833                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3535                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39637416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140877                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212728765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190993280                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573577                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2271704435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584412                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.965515                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1434559597     63.15%     63.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               494146437     21.75%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               274825636     12.10%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32309260      1.42%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8445300      0.37%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17704124      0.78%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3438450      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6252322      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   23309      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2271704435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2171                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1395                       # number of floating regfile writes
system.cpu0.idleCycles                        7193644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20187098                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               208112520                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.392405                       # Inst execution rate
system.cpu0.iew.exec_refs                   224987699                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12056983                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              245922226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            239933003                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5893560                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11871055                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16631241                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1044848006                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            212930716                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17975961                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            894251861                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1831930                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             86045260                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              19023048                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             88720966                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2067418                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          176260                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          580                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1255                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11344                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    115418625                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6395596                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1255                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9075965                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11111133                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                652140234                       # num instructions consuming a value
system.cpu0.iew.wb_count                    866059762                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756838                       # average fanout of values written-back
system.cpu0.iew.wb_producers                493564717                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.380034                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     868544640                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1160246398                       # number of integer regfile reads
system.cpu0.int_regfile_writes              656553455                       # number of integer regfile writes
system.cpu0.ipc                              0.234566                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.234566                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8702103      0.95%      0.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            672156319     73.68%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32547      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83229      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 82      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                873      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                46      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           219164552     24.03%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12086666      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            658      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             912227821                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2559                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4966                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2277                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2727                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2870081                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003146                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1250418     43.57%     43.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     43.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    173      0.01%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1596990     55.64%     99.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                22282      0.78%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              138      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             906393240                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4100679443                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    866057485                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1549347083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1024495930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                912227821                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20352076                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      504500707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1654250                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8711221                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    230896951                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2271704435                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.401561                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.896232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1746548410     76.88%     76.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          282500564     12.44%     89.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163410339      7.19%     96.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42844866      1.89%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17881218      0.79%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11197970      0.49%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5172560      0.23%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1366165      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             782343      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2271704435                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.400293                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11657463                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1703487                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           239933003                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16631241                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3096                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2278898079                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3269751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              445924370                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399994117                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9231949                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               194041206                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              88185674                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2192386                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1438456238                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1086944861                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          817813200                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                565072912                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5439022                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              19023048                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            109838993                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               417819088                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2404                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1438453834                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     937803906                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6277937                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56069090                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6280325                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3220164956                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2173520267                       # The number of ROB writes
system.cpu0.timesIdled                         334680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  403                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.907738                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              156513532                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           172167448                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16739193                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        197857071                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14656588                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14697813                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           41225                       # Number of indirect misses.
system.cpu1.branchPred.lookups              274257533                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       252992                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2369                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15824040                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119562263                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19974213                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8737744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      419437529                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486506349                       # Number of instructions committed
system.cpu1.commit.committedOps             490873619                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1650100269                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.297481                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.099932                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1446265018     87.65%     87.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    105598808      6.40%     94.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38536195      2.34%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23890479      1.45%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8010883      0.49%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4368249      0.26%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1342465      0.08%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2113959      0.13%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19974213      1.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1650100269                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12292456                       # Number of function calls committed.
system.cpu1.commit.int_insts                465027018                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113707943                       # Number of loads committed
system.cpu1.commit.membars                    6551667                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6551667      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362516183     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113710312     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8095281      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        490873619                       # Class of committed instruction
system.cpu1.commit.refs                     121805593                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486506349                       # Number of Instructions Simulated
system.cpu1.committedOps                    490873619                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.528200                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.528200                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1022336885                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               921491                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134731027                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             982232911                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               149378807                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                514350940                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15824435                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               686732                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14075835                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  274257533                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                165823034                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1524292447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2690191                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1121277289                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33479176                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.159778                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         174934867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         171170120                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.653238                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1715966902                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.663112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.973279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               985240389     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               430381854     25.08%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               251914683     14.68%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22699430      1.32%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5047936      0.29%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12845427      0.75%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3715162      0.22%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4117744      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4277      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1715966902                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         524591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16834324                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185935329                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.465457                       # Inst execution rate
system.cpu1.iew.exec_refs                   200032308                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9568563                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151068813                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            209690698                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4039988                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12260366                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12918559                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          908663523                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            190463745                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15376458                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            798953433                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1426127                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             90136691                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15824435                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             92011382                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1943990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18632                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     95982755                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4820909                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           266                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7019785                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9814539                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                572032502                       # num instructions consuming a value
system.cpu1.iew.wb_count                    773181790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770545                       # average fanout of values written-back
system.cpu1.iew.wb_producers                440776867                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.450443                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     775428278                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1037066429                       # number of integer regfile reads
system.cpu1.int_regfile_writes              586699861                       # number of integer regfile writes
system.cpu1.ipc                              0.283431                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.283431                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6551986      0.80%      0.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            602334108     73.97%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 120      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           195852427     24.05%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9591154      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             814329891                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3423870                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004205                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1869320     54.60%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     54.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1554511     45.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             811201775                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3349879283                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    773181790                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1326453519                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 894453396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                814329891                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14210127                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      417789904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1828729                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5472383                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    173513964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1715966902                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.963749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1250895054     72.90%     72.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          246746667     14.38%     87.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148316439      8.64%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37070621      2.16%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15152816      0.88%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10487426      0.61%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5155231      0.30%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1382481      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             760167      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1715966902                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.474415                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9638740                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1594469                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           209690698                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12918559                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    319                       # number of misc regfile reads
system.cpu1.numCycles                      1716491493                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   565463078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              362889194                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364994987                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6113381                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162987273                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              79996620                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1845117                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1249346232                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             946284500                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          713693363                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                510401272                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5364044                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15824435                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             97611920                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               348698376                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1249346232                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     566252808                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4382434                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47119042                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4386272                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2540435436                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1886903552                       # The number of ROB writes
system.cpu1.timesIdled                           5228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         51773789                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                13557                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            51816262                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1230852                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     75708045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     150869521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1071218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       789532                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31304238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25657226                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62609904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26446758                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           75580266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5140619                       # Transaction distribution
system.membus.trans_dist::WritebackClean           73                       # Transaction distribution
system.membus.trans_dist::CleanEvict         70025230                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7923                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1971                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113422                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      75580268                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    226563174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              226563174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5173398080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5173398080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1850                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          75703599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                75703599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            75703599                       # Request fanout histogram
system.membus.respLayer1.occupancy       390721262580                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        184589956888                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    23694347.826087                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24552359.886173                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       145000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    147793500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1139448311500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1634910000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    193582827                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       193582827                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    193582827                       # number of overall hits
system.cpu0.icache.overall_hits::total      193582827                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       448254                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        448254                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       448254                       # number of overall misses
system.cpu0.icache.overall_misses::total       448254                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9730984996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9730984996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9730984996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9730984996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    194031081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    194031081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    194031081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    194031081                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002310                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002310                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002310                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002310                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21708.640628                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21708.640628                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21708.640628                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21708.640628                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4488                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.744681                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       403464                       # number of writebacks
system.cpu0.icache.writebacks::total           403464                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44790                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44790                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44790                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44790                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       403464                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       403464                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       403464                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       403464                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8566517996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8566517996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8566517996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8566517996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002079                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002079                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21232.422214                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21232.422214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21232.422214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21232.422214                       # average overall mshr miss latency
system.cpu0.icache.replacements                403464                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    193582827                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      193582827                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       448254                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       448254                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9730984996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9730984996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    194031081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    194031081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21708.640628                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21708.640628                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44790                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44790                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       403464                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       403464                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8566517996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8566517996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002079                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002079                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21232.422214                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21232.422214                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193986517                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           403497                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           480.763220                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        388465627                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       388465627                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171817099                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171817099                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171817099                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171817099                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35459794                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35459794                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35459794                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35459794                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2902743606600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2902743606600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2902743606600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2902743606600                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    207276893                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    207276893                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    207276893                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    207276893                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.171075                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.171075                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.171075                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.171075                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81860.137332                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81860.137332                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81860.137332                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81860.137332                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    181175178                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       397020                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2447446                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6200                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.026221                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.035484                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17762065                       # number of writebacks
system.cpu0.dcache.writebacks::total         17762065                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17698719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17698719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17698719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17698719                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17761075                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17761075                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17761075                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17761075                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1712442945229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1712442945229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1712442945229                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1712442945229                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085688                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085688                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085688                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085688                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96415.501045                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96415.501045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96415.501045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96415.501045                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17762061                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166760504                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166760504                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33219985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33219985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2764132766000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2764132766000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199980489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199980489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83206.923965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83206.923965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15730352                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15730352                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17489633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17489633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1698015664000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1698015664000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97086.980842                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97086.980842                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5056595                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5056595                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2239809                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2239809                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 138610840600                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 138610840600                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306974                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306974                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61885.116365                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61885.116365                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1968367                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1968367                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       271442                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       271442                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14427281229                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14427281229                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53150.511818                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53150.511818                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2918462                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2918462                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13347                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13347                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    265032000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    265032000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2931809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2931809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004552                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004552                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19857.046527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19857.046527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6290                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6290                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7057                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7057                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    180847000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    180847000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002407                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25626.611875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25626.611875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2913105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2913105                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1117                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1117                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19867000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19867000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2914222                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2914222                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000383                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000383                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17786.034020                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17786.034020                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1089                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1089                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18779000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18779000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17244.260790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17244.260790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21217                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21217                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3801                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3801                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     81527499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     81527499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25018                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25018                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151931                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151931                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21448.960537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21448.960537                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     77726499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     77726499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151931                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151931                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20448.960537                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20448.960537                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995888                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          195460048                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17767885                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.000749                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995888                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999871                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        444063737                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       444063737                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              363711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2615081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1784837                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4764815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             363711                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2615081                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1186                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1784837                       # number of overall hits
system.l2.overall_hits::total                 4764815                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15144045                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11335274                       # number of demand (read+write) misses
system.l2.demand_misses::total               26523472                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39754                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15144045                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4399                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11335274                       # number of overall misses
system.l2.overall_misses::total              26523472                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3567469497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1649765323361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    418075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1277707795874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2931458663732                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3567469497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1649765323361                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    418075000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1277707795874                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2931458663732                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          403465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17759126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13120111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31288287                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         403465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17759126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13120111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31288287                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.098531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.852747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.787645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.863962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847713                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.098531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.852747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.787645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.863962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847713                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89738.629999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108938.221153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95038.645147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112719.621588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110523.187301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89738.629999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108938.221153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95038.645147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112719.621588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110523.187301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2777535                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     64830                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.843360                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  48015898                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5140607                       # number of writebacks
system.l2.writebacks::total                   5140607                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         196896                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         163146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              360356                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        196896                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        163146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             360356                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14947149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11172128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26163116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14947149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11172128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     50143636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         76306752                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3159169997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1487776064415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    368910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1155423533933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2646727678845                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3159169997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1487776064415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    368910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1155423533933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4400592195816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7047319874661                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.098041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.841660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.766876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.851527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.098041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.841660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.766876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.851527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.438828                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79865.759859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99535.775312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86133.667990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103420.184045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101162.555670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79865.759859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99535.775312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86133.667990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103420.184045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87759.734771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92355.128346                       # average overall mshr miss latency
system.l2.replacements                      100893042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5503076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5503076                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           12                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             12                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5503088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5503088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24758350                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24758350                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           73                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             73                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24758423                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24758423                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           73                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           73                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     50143636                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       50143636                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4400592195816                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4400592195816                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87759.734771                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87759.734771                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             677                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             808                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1485                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2980                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4151                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7131                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     16943000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19251500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     36194500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3657                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4959                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.814876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.837064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.827646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5685.570470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4637.798121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5075.655588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           95                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          175                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             270                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2885                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3976                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6861                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     63383998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     89603494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    152987492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.788898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.801775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.796309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21970.189948                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22536.090040                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22298.133217                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                155                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          506                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          462                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              968                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2722000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2040000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4762000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          591                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          532                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.856176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.868421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.861977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5379.446640                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4415.584416                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4919.421488                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          494                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          452                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          946                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10199500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9478000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19677500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.835871                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.849624                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.842386                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20646.761134                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20969.026549                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20800.739958                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           118078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         154299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         136815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              291114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12620705500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11407189000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24027894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       272377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            494482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.566491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.615992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.588725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81793.825624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83376.742316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82537.749816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        91297                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86613                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           177910                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        63002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        50202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5955492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5124357000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11079849000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.226028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.228935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94528.618139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102074.757978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97875.066252                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        363711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             364897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            44153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3567469497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    418075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3985544497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       403465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         409050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.098531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.787645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89738.629999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95038.645147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90266.674903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        43839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3159169997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    368910500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3528080497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.098041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.766876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79865.759859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86133.667990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80478.124433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2497003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1699547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4196550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14989746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11198459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26188205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1637144617861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1266300606874                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2903445224735                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17486749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12898006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30384755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.868232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.861886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109217.635700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113078.112522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110868.431981                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       105599                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        76533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       182132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14884147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11121926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26006073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1481820572415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1150299176933                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2632119749348                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.851167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.862298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99556.969735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103426.257011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101211.734249                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                39                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1710000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1710000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.589474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.589474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30535.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30535.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           41                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           41                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.157895                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                   110742116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 100893186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.097617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.116666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.080792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.290638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.517980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.992558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.298698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.070593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.515509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 593371194                       # Number of tag accesses
system.l2.tags.data_accesses                593371194                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2531712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     956721088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        274112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     715088000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3169778880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4844393792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2531712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       274112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2805824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328999616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328999616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14948767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11173250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     49527795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            75693653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5140619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5140619                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2218692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        838432351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           240221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        626674713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2777868275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4245434251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2218692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       240221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2458913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      288322192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            288322192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      288322192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2218692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       838432351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          240221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       626674713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2777868275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4533756443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5118865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14855253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11124210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  49369578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434697750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           108366065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4830962                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    75693655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5140692                       # Number of write requests accepted
system.mem_ctrls.readBursts                  75693655                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5140692                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 300780                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21827                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4368331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4391586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4312603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4317061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4358038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5523053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5678724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5429318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4843809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5494235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4641668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4354618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4522858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4471983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4362975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4322015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            320040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           314159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318227                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2987148671589                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               376964375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4400765077839                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39621.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58371.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 55725620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3527300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              75693655                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5140692                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7386825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8190049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9337184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7219882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7348619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6858963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5139207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4832423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4260341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3307777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3137472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3174996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2200884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1209229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 831180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 473149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 295579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 151218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  32395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 210750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 281182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 306357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 316054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 323567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 316636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 315547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 314800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 315056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21258831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.381749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.061371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.905606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1768322      8.32%      8.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     14907073     70.12%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1002551      4.72%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2005508      9.43%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       647836      3.05%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       179187      0.84%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       219691      1.03%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       132106      0.62%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       396557      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21258831                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     241.867342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    148.043944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.924683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        164524     52.78%     52.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        31991     10.26%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        50440     16.18%     79.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        31675     10.16%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        12293      3.94%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6248      2.00%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4195      1.35%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3232      1.04%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2548      0.82%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1872      0.60%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1289      0.41%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          787      0.25%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          384      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          167      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           49      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           254804     81.74%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10822      3.47%     85.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28406      9.11%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11705      3.76%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3748      1.20%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1139      0.37%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              415      0.13%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              255      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              195      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              100      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               67      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4825144000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19249920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327608000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4844393920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            329004288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4228.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       287.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4245.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1141083313000                       # Total gap between requests
system.mem_ctrls.avgGap                      14116.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2531264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    950736192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       274112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    711949440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3159652992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327608000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2218299.202290040907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 833187425.848062992096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 240220.866309530626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 623924203.410960435867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2768994348.936713695526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 287102635.309408962727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14948767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11173250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     49527797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5140692                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1519974270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 867677118027                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    189940710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 691442403641                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2839935641191                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28066479661591                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38423.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58043.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44347.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61883.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57340.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5459669.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74920848240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39821382810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        264281109540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13172200200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      90076106640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     514320480240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5063973600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1001656101270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        877.811611                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8898967418                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38103260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1094080994082                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          76867197960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          40855880835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        274024010820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13548327300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      90076106640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     515893151280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3739619040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1015004293875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        889.509437                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5429206887                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38103260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1097550754613                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                372                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1512500363.636364                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3309157934.976340                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          187    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11218109000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   858245653500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 282837568000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    165816937                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       165816937                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    165816937                       # number of overall hits
system.cpu1.icache.overall_hits::total      165816937                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6097                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6097                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6097                       # number of overall misses
system.cpu1.icache.overall_misses::total         6097                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    472340000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    472340000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    472340000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    472340000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    165823034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    165823034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    165823034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    165823034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77470.887322                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77470.887322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77470.887322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77470.887322                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5585                       # number of writebacks
system.cpu1.icache.writebacks::total             5585                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          512                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          512                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          512                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          512                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5585                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5585                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5585                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5585                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    439778000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    439778000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    439778000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    439778000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78742.703671                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78742.703671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78742.703671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78742.703671                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5585                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    165816937                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      165816937                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    472340000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    472340000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    165823034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    165823034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77470.887322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77470.887322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          512                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          512                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5585                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5585                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    439778000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    439778000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78742.703671                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78742.703671                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          166576240                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5617                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29655.730817                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        331651653                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       331651653                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    152628995                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       152628995                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    152628995                       # number of overall hits
system.cpu1.dcache.overall_hits::total      152628995                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31808587                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31808587                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31808587                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31808587                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2600320543402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2600320543402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2600320543402                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2600320543402                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    184437582                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    184437582                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    184437582                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184437582                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172463                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172463                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172463                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172463                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81749.011467                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81749.011467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81749.011467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81749.011467                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    166873275                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       450073                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2183031                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6778                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.441093                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.402036                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13122209                       # number of writebacks
system.cpu1.dcache.writebacks::total         13122209                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18684617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18684617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18684617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18684617                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13123970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13123970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13123970                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13123970                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1322991247621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1322991247621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1322991247621                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1322991247621                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071157                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100807.244121                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100807.244121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100807.244121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100807.244121                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13122208                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148813672                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148813672                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29712018                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29712018                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2467324780500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2467324780500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    178525690                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    178525690                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83041.306063                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83041.306063                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16812301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16812301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12899717                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12899717                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1310224296500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1310224296500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101570.003164                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101570.003164                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3815323                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3815323                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2096569                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2096569                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 132995762902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 132995762902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.354636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.354636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63434.956303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63434.956303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1872316                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1872316                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12766951121                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12766951121                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037933                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037933                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56931.015955                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56931.015955                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2175764                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2175764                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7857                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7857                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    206118000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    206118000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2183621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2183621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003598                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003598                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26233.676976                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26233.676976                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1024                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1024                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    177547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    177547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003129                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25983.755305                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25983.755305                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2182314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2182314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1056                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1056                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18328500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18328500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2183370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2183370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000484                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000484                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17356.534091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17356.534091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1047                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1047                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17287500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17287500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000480                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16511.461318                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16511.461318                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       202000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       202000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       196000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       196000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            507                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     51518996                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     51518996                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2369                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2369                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.785986                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.785986                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27668.633727                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27668.633727                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1862                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1862                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     49656996                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     49656996                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.785986                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.785986                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26668.633727                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26668.633727                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993042                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          170139605                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13127429                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.960619                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993042                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999783                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999783                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        390741281                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       390741281                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1141083221500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30809380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10643695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25790230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        95752458                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         80317205                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9425                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11554                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           494823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          494823                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        409050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30400330                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           95                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1210394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53298600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39381559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93907308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51643456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2273356480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       714880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1679508544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4005223360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       181228018                       # Total snoops (count)
system.tol2bus.snoopTraffic                 330018560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        212526336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.350559                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              185006197     87.05%     87.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26730607     12.58%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 789532      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          212526336                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62598639759                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26664818413                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         605328238                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19704528447                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8427899                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
