{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702870879068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702870879068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 20:41:18 2023 " "Processing started: Sun Dec 17 20:41:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702870879068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870879068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870879068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702870879454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702870879454 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \"is\" DE10_Standard_Computer.vhd(4) " "VHDL syntax error at DE10_Standard_Computer.vhd(4) near text \"/\";  expecting \"is\"" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887354 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "# DE10_Standard_Computer.vhd(7) " "VHDL syntax error at DE10_Standard_Computer.vhd(7) near text #" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887354 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(203) " "VHDL syntax error at DE10_Standard_Computer.vhd(203) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(204) " "VHDL syntax error at DE10_Standard_Computer.vhd(204) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 204 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(205) " "VHDL syntax error at DE10_Standard_Computer.vhd(205) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 205 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(206) " "VHDL syntax error at DE10_Standard_Computer.vhd(206) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 206 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(207) " "VHDL syntax error at DE10_Standard_Computer.vhd(207) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 207 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(208) " "VHDL syntax error at DE10_Standard_Computer.vhd(208) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 208 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887357 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ DE10_Standard_Computer.vhd(249) " "VHDL syntax error at DE10_Standard_Computer.vhd(249) near text ~" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 249 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887358 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ DE10_Standard_Computer.vhd(298) " "VHDL syntax error at DE10_Standard_Computer.vhd(298) near text \{" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 298 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887358 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} DE10_Standard_Computer.vhd(298) " "VHDL syntax error at DE10_Standard_Computer.vhd(298) near text \}" {  } { { "DE10_Standard_Computer.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/DE10_Standard_Computer.vhd" 298 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_computer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file de10_standard_computer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7segment-Behavioral " "Found design unit 1: bcd_7segment-Behavioral" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/bcd_7segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702870887363 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Found entity 1: bcd_7segment" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/SWE350/fpga/bcd_7segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702870887363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887363 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702870887451 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 17 20:41:27 2023 " "Processing ended: Sun Dec 17 20:41:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702870887451 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702870887451 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702870887451 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870887451 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702870888038 ""}
