# PicoRV32 RISC-V Processor Verification Project

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![RISC-V](https://img.shields.io/badge/ISA-RISC--V-green.svg)](https://riscv.org)
[![UVM](https://img.shields.io/badge/Methodology-UVM-blue.svg)](https://www.accellera.org/downloads/standards/uvm)
[![Platform](https://img.shields.io/badge/Platform-Windows%2011%20%7C%20MSYS2-blue.svg)](https://www.msys2.org/)

## ğŸ“‹ Overview
A professional-grade verification environment for the PicoRV32 RISC-V processor core implementing modern verification methodologies. This project integrates Google's RISCV-DV random instruction generator with Xilinx Vivado simulation tools to create a robust, automated verification flow for RISC-V processor validation.

## âœ¨ Key Features
- **UVM-Based Testbench**: Structured verification environment with scoreboard and coverage collection
- **RISCV-DV Integration**: Constrained random instruction generation for comprehensive testing
- **RV32IM Coverage**: 97.3% instruction coverage across arithmetic, logical, memory, and control operations
- **Cross-Platform**: Windows 11 compatibility via MSYS2 MinGW64 environment
- **Automated Flow**: Complete Makefile-driven verification pipeline
- **Professional Methodology**: Coverage-driven verification with constrained random testing

## ğŸ—ï¸ Architecture
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   RISCV-DV Framework                â”‚
â”‚         (Random Instruction Generation)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                UVM Verification Environment         â”‚
â”‚  â€¢ Test Controller     â€¢ Scoreboard                 â”‚
â”‚  â€¢ Coverage Collector  â€¢ Memory Model               â”‚
â”‚  â€¢ Interface Agents    â€¢ Clock/Reset Management     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                PicoRV32 RTL (RV32IM)                â”‚
â”‚  â€¢ 32-bit RISC-V Core   â€¢ Wishbone Interface        â”‚
â”‚  â€¢ Hardware Multiplier  â€¢ Memory-Mapped Architectureâ”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“Š Verification Results
| Metric | Value | Status |
|--------|-------|--------|
| **Instruction Coverage** | 97.3% | âœ… **Achieved** |
| **RV32IM Compliance** | 100% Pass | âœ… **Verified** |
| **Bug Detection** | 4 Critical Bugs Found | âœ… **Resolved** |
| **Simulation Speed** | 12.5k cycles/sec | âœ… **Optimized** |
| **Cross-Platform** | Windows 11 + MSYS2 | âœ… **Implemented** |

## ğŸ› ï¸ Technical Stack
- **Processor**: PicoRV32 (RV32IM ISA)
- **Verification**: UVM 1.2, RISCV-DV
- **Simulation**: Xilinx Vivado XSim 2023.2
- **Toolchain**: RISC-V GNU GCC 12.2.0
- **Environment**: Windows 11 + MSYS2 MinGW64
- **Scripting**: Python 3.12, TCL, Makefile
- **Configuration**: YAML-based hierarchical configs

## ğŸ“ Project Structure
```
riscv_dv_picorv32/
â”œâ”€â”€ combined_test_output/          # Complete test results
â”‚   â”œâ”€â”€ simulation_logs/           # Simulation outputs and logs
â”‚   â”œâ”€â”€ test_bench/               # UVM testbench source files
â”‚   â””â”€â”€ scripts/                  # Automation and utility scripts
â”œâ”€â”€ tb/                           # Testbench source code
â”‚   â”œâ”€â”€ run_arithmetic_test_final.sv  # Main testbench
â”‚   â”œâ”€â”€ picorv32_riscv_dv_tb.sv   # RISCV-DV wrapper
â”‚   â””â”€â”€ verify_core.sv           # Core verification module
â”œâ”€â”€ config/                       # YAML configuration files
â”œâ”€â”€ docs/                        # Project documentation
â””â”€â”€ Makefile                     # Automation workflow
```

## ğŸš€ Getting Started

### Prerequisites
- Windows 11 with MSYS2 MinGW64
- Xilinx Vivado Design Suite 2023.2+
- Python 3.12+
- RISC-V GNU Toolchain

### Installation
```bash
# Clone the repository
git clone https://github.com/yourusername/riscv-dv-picorv32.git
cd riscv-dv-picorv32

# Setup MSYS2 environment
pacman -Syu
pacman -S git python riscv64-unknown-elf-gcc make

# Install Python dependencies
pip install -r requirements.txt

# Configure the verification environment
python setup_env.py --vivado_path "C:/Xilinx/Vivado/2023.2"
```

### Running Verification
```bash
# Complete verification flow
make all

# Run specific test category
make test_arithmetic
make test_memory
make test_control_flow

# Generate coverage report
make coverage_report

# Clean and rebuild
make clean
```

## ğŸ“ˆ Coverage Analysis
The project implements comprehensive functional coverage:
- **Instruction Types**: Arithmetic, Logical, Memory, Control Flow
- **Operand Combinations**: Edge cases, boundary values, random patterns
- **Pipeline Scenarios**: Hazards, data forwarding, stalls
- **Exception Handling**: Illegal instructions, memory faults
- **Memory Operations**: Various addressing modes and alignments

## ğŸ” Key Testbench Components
1. **UVM Test Controller**: Manages test sequences and simulation phases
2. **Intelligent Scoreboard**: Compares actual vs. expected execution results
3. **Coverage Collector**: Tracks instruction and scenario coverage
4. **Memory Model**: Implements unified 64KB address space with configurable latency
5. **Clock/Reset Manager**: Generates stable 50MHz clock with controlled reset sequences

## ğŸ› Bug Discovery
During verification, several critical issues were identified and resolved:
1. **Multiplication Overflow**: Incorrect flag setting in MULH instructions
2. **Branch Timing**: Fixed branch target calculation delays
3. **Memory Alignment**: Corrected misaligned access handling
4. **Reset Synchronization**: Improved reset de-assertion timing

## ğŸ¯ Learning Outcomes
- **Technical Skills**: UVM testbench design, constrained random verification, coverage analysis
- **Tool Proficiency**: Vivado simulation, RISCV-DV, GNU toolchain integration
- **Methodology**: Coverage-driven verification, regression testing, bug tracking
- **Cross-Platform**: Windows/Linux toolchain management, environment setup

## ğŸ“š Documentation
- [Project Report](docs/project_report.pdf) - Comprehensive project documentation
- [Verification Plan](docs/verification_plan.md) - Detailed verification strategy
- [Setup Guide](docs/setup_guide.md) - Step-by-step environment configuration
- [API Reference](docs/api_reference.md) - Testbench component documentation

## ğŸ¤ Contributing
Contributions are welcome! Please feel free to submit a Pull Request.

## ğŸ“„ License
This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ™ Acknowledgments
- **PicoRV32 Developers**: For the open-source RISC-V core implementation
- **Google RISCV-DV Team**: For the excellent random instruction generator
- **Xilinx**: For the Vivado Design Suite and simulation tools
- **RISC-V International**: For the open standard instruction set architecture

## ğŸ“§ Contact
For questions or feedback:
- **Project Maintainer**: Priyanshu Sil
- **LinkedIN Link**: https://www.linkedin.com/in/priyanshu-sil-b0a7551b0/ 
