/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sdram_debug_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/18/11 4:30p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue May 17 04:38:21 2011
 *                 MD5 Checksum         f5f09b2bf7ad40890d2e5dc57d4789b6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/a0/bchp_sdram_debug_0.h $
 * 
 * Hydra_Software_Devel/2   5/18/11 4:30p xhuang
 * SW7552-2: update with central RDB
 *
 ***************************************************************************/

#ifndef BCHP_SDRAM_DEBUG_0_H__
#define BCHP_SDRAM_DEBUG_0_H__

/***************************************************************************
 *SDRAM_DEBUG_0
 ***************************************************************************/
#define BCHP_SDRAM_DEBUG_0_REG_SDRAM_DEBUG_END   0x0000027c /* REG_DEBUG_END */

/***************************************************************************
 *REG_SDRAM_DEBUG_END - REG_DEBUG_END
 ***************************************************************************/
/* SDRAM_DEBUG_0 :: REG_SDRAM_DEBUG_END :: reserved0 [31:00] */
#define BCHP_SDRAM_DEBUG_0_REG_SDRAM_DEBUG_END_reserved0_MASK      0xffffffff
#define BCHP_SDRAM_DEBUG_0_REG_SDRAM_DEBUG_END_reserved0_SHIFT     0

#endif /* #ifndef BCHP_SDRAM_DEBUG_0_H__ */

/* End of File */
