// Seed: 408710044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_4 = id_2;
  wire id_5;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input logic id_0,
    input tri id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri id_8,
    output tri id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    output tri1 id_13
);
  reg id_15 = 1 - id_5;
  id_16(
      .id_0(id_4), .id_1(1), .id_2(id_11 == id_4)
  );
  logic id_17;
  always @(1 << id_15) id_15 <= id_0;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_17 = id_15 ? id_0 : 1;
endmodule
