{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713462079706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:11:19 2024 " "Processing started: Thu Apr 18 23:11:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713462080427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1 " "Found entity 1: SoC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_005 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_002 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_005 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_002 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_005.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_005.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_005_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_005_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081071 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_005 " "Found entity 2: SoC_mm_interconnect_1_id_router_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081077 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_002 " "Found entity 2: SoC_mm_interconnect_1_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081084 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router " "Found entity 2: SoC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081116 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router_001 " "Found entity 2: SoC_mm_interconnect_1_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081123 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router " "Found entity 2: SoC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081399 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081411 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081444 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: SoC_cpu_custom_instruction_master_multi_xconnect" {  } { { "SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_high_resolution_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_resolution_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_high_resolution_timer " "Found entity 1: SoC_high_resolution_timer" {  } { { "SoC/synthesis/submodules/SoC_high_resolution_timer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_high_resolution_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sdram_input_efifo_module " "Found entity 1: SoC_sdram_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081483 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_sdram " "Found entity 2: SoC_sdram" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_register_bank_a_module " "Found entity 1: SoC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_register_bank_b_module " "Found entity 2: SoC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_nios2_oci_debug " "Found entity 3: SoC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_ociram_sp_ram_module " "Found entity 4: SoC_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_ocimem " "Found entity 5: SoC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_nios2_avalon_reg " "Found entity 6: SoC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_oci_break " "Found entity 7: SoC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_oci_xbrk " "Found entity 8: SoC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_dbrk " "Found entity 9: SoC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_itrace " "Found entity 10: SoC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_td_mode " "Found entity 11: SoC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_dtrace " "Found entity 12: SoC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifo " "Found entity 16: SoC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_pib " "Found entity 17: SoC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_im " "Found entity 18: SoC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_performance_monitors " "Found entity 19: SoC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_nios2_oci " "Found entity 20: SoC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu " "Found entity 21: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_scfifo_w " "Found entity 2: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_scfifo_r " "Found entity 4: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart " "Found entity 5: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_pll_dffpipe_l2c " "Found entity 1: SoC_pll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_pll_stdsync_sv6 " "Found entity 2: SoC_pll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_pll_altpll_bch2 " "Found entity 3: SoC_pll_altpll_bch2" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_pll " "Found entity 4: SoC_pll" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(316) " "Verilog HDL or VHDL warning at SoC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(326) " "Verilog HDL or VHDL warning at SoC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(336) " "Verilog HDL or VHDL warning at SoC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(680) " "Verilog HDL or VHDL warning at SoC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1713462081757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713462081763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/toplevel.bdf" { { 200 912 1424 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll SoC:inst\|SoC_pll:pll " "Elaborating entity \"SoC_pll\" for hierarchy \"SoC:inst\|SoC_pll:pll\"" {  } { { "SoC/synthesis/SoC.v" "pll" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_stdsync_sv6 SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SoC_pll_stdsync_sv6\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "stdsync2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_dffpipe_l2c SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SoC_pll_dffpipe_l2c\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "dffpipe3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_altpll_bch2 SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1 " "Elaborating entity \"SoC_pll_altpll_bch2\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "sd1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_bridge" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462081906 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462081906 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462081958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081959 ""}  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462081959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst\|SoC_sysid:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart SoC:inst\|SoC_jtag_uart:jtag_uart " "Elaborating entity \"SoC_jtag_uart\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_w SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w " "Elaborating entity \"SoC_jtag_uart_scfifo_w\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_w" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "wfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_r SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r " "Elaborating entity \"SoC_jtag_uart_scfifo_r\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_r" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "SoC_jtag_uart_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_led_out SoC:inst\|SoC_led_out:led_out " "Elaborating entity \"SoC_led_out\" for hierarchy \"SoC:inst\|SoC_led_out:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench " "Elaborating entity \"SoC_cpu_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_a_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_register_bank_a_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6of1 " "Found entity 1: altsyncram_6of1" {  } { { "db/altsyncram_6of1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_6of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6of1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated " "Elaborating entity \"altsyncram_6of1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_b_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_register_bank_b_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7of1 " "Found entity 1: altsyncram_7of1" {  } { { "db/altsyncram_7of1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_7of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7of1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated " "Elaborating entity \"altsyncram_7of1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_nios2_oci\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_debug SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_ocimem SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_nios2_ocimem\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ociram_sp_ram_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram " "Elaborating entity \"SoC_cpu_ociram_sp_ram_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462083050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462083179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462083179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu71 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated " "Elaborating entity \"altsyncram_pu71\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_avalon_reg SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_break SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_nios2_oci_break\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_xbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_itrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dtrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_td_mode SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_compute_input_tm_cnt SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_wrptr_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_cnt_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_oci_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench " "Elaborating entity \"SoC_cpu_oci_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_pib SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_im SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_nios2_oci_im\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_wrapper SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_tck SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_jtag_debug_module_tck\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_sysclk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "SoC_cpu_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462083329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram SoC:inst\|SoC_sdram:sdram " "Elaborating entity \"SoC_sdram\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\"" {  } { { "SoC/synthesis/SoC.v" "sdram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram_input_efifo_module SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module " "Elaborating entity \"SoC_sdram_input_efifo_module\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "the_SoC_sdram_input_efifo_module" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_high_resolution_timer SoC:inst\|SoC_high_resolution_timer:high_resolution_timer " "Elaborating entity \"SoC_high_resolution_timer\" for hierarchy \"SoC:inst\|SoC_high_resolution_timer:high_resolution_timer\"" {  } { { "SoC/synthesis/SoC.v" "high_resolution_timer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction SoC:inst\|CRC_Custom_Instruction:crc_0 " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\"" {  } { { "SoC/synthesis/SoC.v" "crc_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\"" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083368 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083368 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083377 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1713462083525 "|TopLevel|SoC:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_custom_instruction_master_multi_xconnect SoC:inst\|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"SoC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"SoC:inst\|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083535 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083535 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083536 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "limiter" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SoC_mm_interconnect_1\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "led_out_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_1_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_1_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "crosser" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SoC:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SoC.v" "irq_synchronizer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462084733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_004\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084773 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1713462089130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1713462089585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713462089720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:11:29 2024 " "Processing ended: Thu Apr 18 23:11:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""}
