# system info CPU_Nios on 2024.08.24.06:46:40
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1724503542
#
#
# Files generated for CPU_Nios on 2024.08.24.06:46:40
files:
filepath,kind,attributes,module,is_top
simulation/CPU_Nios.v,VERILOG,,CPU_Nios,true
simulation/submodules/CPU_Nios_buttons.v,VERILOG,,CPU_Nios_buttons,false
simulation/submodules/CPU_Nios_buzzer.v,VERILOG,,CPU_Nios_buzzer,false
simulation/submodules/CPU_Nios_cpu_Nios.v,VERILOG,,CPU_Nios_cpu_Nios,false
simulation/submodules/CPU_Nios_jtag.v,VERILOG,,CPU_Nios_jtag,false
simulation/submodules/CPU_Nios_leds.v,VERILOG,,CPU_Nios_leds,false
simulation/submodules/CPU_Nios_memory_RAM.hex,HEX,,CPU_Nios_memory_RAM,false
simulation/submodules/CPU_Nios_memory_RAM.v,VERILOG,,CPU_Nios_memory_RAM,false
simulation/submodules/CPU_Nios_sevseg_hours_tens.v,VERILOG,,CPU_Nios_sevseg_hours_tens,false
simulation/submodules/CPU_Nios_switches.v,VERILOG,,CPU_Nios_switches,false
simulation/submodules/CPU_Nios_timer_interruption.v,VERILOG,,CPU_Nios_timer_interruption,false
simulation/submodules/CPU_Nios_mm_interconnect_0.v,VERILOG,,CPU_Nios_mm_interconnect_0,false
simulation/submodules/CPU_Nios_irq_mapper.sv,SYSTEM_VERILOG,,CPU_Nios_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu.sdc,SDC,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_debug_slave_sysclk.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_debug_slave_tck.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_debug_slave_wrapper.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_nios2_waves.do,OTHER,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_ociram_default_contents.dat,DAT,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_ociram_default_contents.hex,HEX,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_ociram_default_contents.mif,MIF,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_a.dat,DAT,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_a.hex,HEX,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_a.mif,MIF,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_b.dat,DAT,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_b.hex,HEX,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_b.mif,MIF,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_test_bench.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router_002,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router_003,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_demux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_demux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,CPU_Nios_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
CPU_Nios.buttons,CPU_Nios_buttons
CPU_Nios.buzzer,CPU_Nios_buzzer
CPU_Nios.cpu_Nios,CPU_Nios_cpu_Nios
CPU_Nios.cpu_Nios.cpu,CPU_Nios_cpu_Nios_cpu
CPU_Nios.jtag,CPU_Nios_jtag
CPU_Nios.leds,CPU_Nios_leds
CPU_Nios.memory_RAM,CPU_Nios_memory_RAM
CPU_Nios.sevseg_hours_tens,CPU_Nios_sevseg_hours_tens
CPU_Nios.sevseg_hours_units,CPU_Nios_sevseg_hours_tens
CPU_Nios.sevseg_mins_tens,CPU_Nios_sevseg_hours_tens
CPU_Nios.sevseg_mins_units,CPU_Nios_sevseg_hours_tens
CPU_Nios.sevseg_secs_tens,CPU_Nios_sevseg_hours_tens
CPU_Nios.sevseg_secs_units,CPU_Nios_sevseg_hours_tens
CPU_Nios.switches,CPU_Nios_switches
CPU_Nios.timer_interruption,CPU_Nios_timer_interruption
CPU_Nios.mm_interconnect_0,CPU_Nios_mm_interconnect_0
CPU_Nios.mm_interconnect_0.cpu_Nios_data_master_translator,altera_merlin_master_translator
CPU_Nios.mm_interconnect_0.cpu_Nios_instruction_master_translator,altera_merlin_master_translator
CPU_Nios.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.cpu_Nios_debug_mem_slave_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.memory_RAM_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.timer_interruption_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.buttons_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.sevseg_hours_tens_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.sevseg_hours_units_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.sevseg_mins_tens_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.sevseg_mins_units_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.sevseg_secs_tens_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.sevseg_secs_units_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.buzzer_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.cpu_Nios_data_master_agent,altera_merlin_master_agent
CPU_Nios.mm_interconnect_0.cpu_Nios_instruction_master_agent,altera_merlin_master_agent
CPU_Nios.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.cpu_Nios_debug_mem_slave_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.memory_RAM_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.timer_interruption_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.buttons_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.sevseg_hours_tens_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.sevseg_hours_units_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.sevseg_mins_tens_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.sevseg_mins_units_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.sevseg_secs_tens_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.sevseg_secs_units_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.buzzer_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.cpu_Nios_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.memory_RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.timer_interruption_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.buttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.sevseg_hours_tens_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.sevseg_hours_units_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.sevseg_mins_tens_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.sevseg_mins_units_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.sevseg_secs_tens_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.sevseg_secs_units_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.buzzer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.router,CPU_Nios_mm_interconnect_0_router
CPU_Nios.mm_interconnect_0.router_001,CPU_Nios_mm_interconnect_0_router_001
CPU_Nios.mm_interconnect_0.router_002,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_004,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_006,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_007,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_008,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_009,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_010,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_011,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_012,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_013,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_014,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_015,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_003,CPU_Nios_mm_interconnect_0_router_003
CPU_Nios.mm_interconnect_0.router_005,CPU_Nios_mm_interconnect_0_router_003
CPU_Nios.mm_interconnect_0.cmd_demux,CPU_Nios_mm_interconnect_0_cmd_demux
CPU_Nios.mm_interconnect_0.cmd_demux_001,CPU_Nios_mm_interconnect_0_cmd_demux_001
CPU_Nios.mm_interconnect_0.rsp_demux_001,CPU_Nios_mm_interconnect_0_cmd_demux_001
CPU_Nios.mm_interconnect_0.rsp_demux_003,CPU_Nios_mm_interconnect_0_cmd_demux_001
CPU_Nios.mm_interconnect_0.cmd_mux,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_002,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_004,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_005,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_006,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_007,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_008,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_009,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_010,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_011,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_012,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_013,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_001,CPU_Nios_mm_interconnect_0_cmd_mux_001
CPU_Nios.mm_interconnect_0.cmd_mux_003,CPU_Nios_mm_interconnect_0_cmd_mux_001
CPU_Nios.mm_interconnect_0.rsp_demux,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_002,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_004,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_005,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_006,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_007,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_008,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_009,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_010,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_011,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_012,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_demux_013,CPU_Nios_mm_interconnect_0_rsp_demux
CPU_Nios.mm_interconnect_0.rsp_mux,CPU_Nios_mm_interconnect_0_rsp_mux
CPU_Nios.mm_interconnect_0.rsp_mux_001,CPU_Nios_mm_interconnect_0_rsp_mux_001
CPU_Nios.mm_interconnect_0.avalon_st_adapter,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_001,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_002,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_003,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_004,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_005,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_006,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_007,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_008,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_009,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_010,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_011,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_012,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_013,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.irq_mapper,CPU_Nios_irq_mapper
CPU_Nios.rst_controller,altera_reset_controller
