

================================================================
== Vitis HLS Report for 'INTERPOLATOR'
================================================================
* Date:           Wed Nov 12 23:20:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_2_fu_110                           |FIR_filter_2                           |        9|        9|  90.000 ns|  90.000 ns|    9|    9|                                              no|
        |grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123  |INTERPOLATOR_Pipeline_VITIS_LOOP_41_1  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     3|     113|     349|    -|
|Memory           |        0|     -|     301|      18|    0|
|Multiplexer      |        -|     -|       0|     293|    -|
|Register         |        -|     -|      93|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     507|     666|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |grp_FIR_filter_2_fu_110                           |FIR_filter_2                           |        0|   2|  60|  235|    0|
    |grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123  |INTERPOLATOR_Pipeline_VITIS_LOOP_41_1  |        0|   1|  53|  114|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |Total                                             |                                       |        0|   3| 113|  349|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_9ns_30s_30_4_1_U32  |mac_muladd_16s_9ns_30s_30_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +----------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |H_accu_FIR_int_40_U   |DECIMATOR_H_accu_FIR_dec_40_RAM_AUTO_1R1W     |        0|  64|   3|    0|     6|   32|     1|          192|
    |H_accu_FIR_int_41_U   |INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_accu_FIR_int_42_U   |INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_accu_FIR_int_43_U   |INTERPOLATOR_H_accu_FIR_int_41_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |b_FIR_dec_int_418_U   |INTERPOLATOR_b_FIR_dec_int_418_ROM_AUTO_1R    |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_429_U   |INTERPOLATOR_b_FIR_dec_int_429_ROM_AUTO_1R    |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_4310_U  |INTERPOLATOR_b_FIR_dec_int_4310_ROM_AUTO_1R   |        0|  15|   2|    0|     5|   15|     1|           75|
    +----------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                              |        0| 301|  18|    0|    36|  173|     7|          897|
    +----------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |H_accu_FIR_int_40_address0             |   9|          2|    3|          6|
    |H_accu_FIR_int_40_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_int_41_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_int_41_ce1                  |   9|          2|    1|          2|
    |H_accu_FIR_int_41_we0                  |   9|          2|    1|          2|
    |H_accu_FIR_int_42_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_int_42_ce1                  |   9|          2|    1|          2|
    |H_accu_FIR_int_42_we0                  |   9|          2|    1|          2|
    |H_accu_FIR_int_43_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_int_43_ce1                  |   9|          2|    1|          2|
    |H_accu_FIR_int_43_we0                  |   9|          2|    1|          2|
    |ap_NS_fsm                              |  43|          8|    1|          8|
    |b_FIR_dec_int_418_ce0                  |   9|          2|    1|          2|
    |b_FIR_dec_int_429_ce0                  |   9|          2|    1|          2|
    |b_FIR_dec_int_4310_ce0                 |   9|          2|    1|          2|
    |grp_FIR_filter_2_fu_110_FIR_coe_q0     |  20|          4|   15|         60|
    |grp_FIR_filter_2_fu_110_FIR_delays_q0  |  20|          4|   32|        128|
    |grp_FIR_filter_2_fu_110_FIR_delays_q1  |  20|          4|   32|        128|
    |kernel_out_blk_n                       |   9|          2|    1|          2|
    |output_r_TDATA                         |  26|          5|   16|         80|
    |output_r_TDATA_blk_n                   |   9|          2|    1|          2|
    |storemerge2_i_reg_89                   |  20|          4|    2|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 293|         61|  116|        448|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   7|   0|    7|          0|
    |grp_FIR_filter_2_fu_110_ap_start_reg                           |   1|   0|    1|          0|
    |grp_INTERPOLATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |mod_value                                                      |   2|   0|    2|          0|
    |mod_value_load_reg_218                                         |   2|   0|    2|          0|
    |storemerge2_i_reg_89                                           |   2|   0|    2|          0|
    |trunc_ln39_reg_237                                             |  30|   0|   30|          0|
    |x_n_reg_227                                                    |  16|   0|   16|          0|
    |y2                                                             |  16|   0|   16|          0|
    |y2_load_reg_222                                                |  16|   0|   16|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  93|   0|   93|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  INTERPOLATOR|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  INTERPOLATOR|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  INTERPOLATOR|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  INTERPOLATOR|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  INTERPOLATOR|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  INTERPOLATOR|  return value|
|output_r_TDATA      |  out|   16|        axis|      output_r|       pointer|
|output_r_TVALID     |  out|    1|        axis|      output_r|       pointer|
|output_r_TREADY     |   in|    1|        axis|      output_r|       pointer|
|kernel_out_dout     |   in|   16|     ap_fifo|    kernel_out|       pointer|
|kernel_out_empty_n  |   in|    1|     ap_fifo|    kernel_out|       pointer|
|kernel_out_read     |  out|    1|     ap_fifo|    kernel_out|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

