{
	"author": [
		"Tohru Sasaki",
		"Akihiko Yamada",
		"Shunichi Kato",
		"Terufumi Nakazawa",
		"Kyoji Tomita",
		"Nobuyoshi Nomizu"
	],
	"booktitle": "Proceedings of the 17th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/1980",
	"dblpkey": "conf/dac/SasakiYKNTN80",
	"doi": "10.1145/800139.804596",
	"ee": "http://doi.acm.org/10.1145/800139.804596",
	"pages": "626-633",
	"publisher": "ACM/IEEE",
	"stemmed": [
		"mix",
		"a",
		"mix",
		"level",
		"simul",
		"for",
		"larg",
		"digit",
		"system",
		"logic",
		"verif"
	],
	"tag": [
		"logic",
		"named",
		"scalability",
		"verification"
	],
	"title": "MIXS: A mixed level simulator for large digital system logic verification",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1980
}