/*
 * File:        halRegBckup.c
 * Description: This file contains the routines to backup the a list of
 *              registers before going to any of the power save modes.
 *
 * Copyright (c) 2008 QUALCOMM Incorporated.
 * All Rights Reserved.
 * Qualcomm Confidential and Proprietary
 *
 *
 * History:
 *
 * When       Who         What/Where/Why
 * -------------------------------------------------------------------
 * 08/28/2008 lawrie      Created
 *
 *
 */

#include "palApi.h"
#include "halDebug.h"
#include "halRateTable.h"
#include "halPwrSave.h"
#include "halRegBckup.h"
#include "halFw.h"

#define QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(__n)      \
         ((QWLAN_RXP_FRAME_FILTER_CONFIG_REG + (__n*4)))

/*
The phy/RF ADU reinit sequence pretty much follows the way software intializes
different modules in phy and RF during POR.

////////////////////phy bb clks initialization/////////////////////////////
Phy Init ==> enable phy digital bb clks

/////////////////////RF init/restoration////////////////////////////
vco freq linearity cal
RF PLL registers ==> delay needed between PLL registers????
process monitor
PLL Enabling
RF Tx Gain Lut
RF Rx Gain Lut
R-tuning  ??
LNA  ??
In-situ tuner  ??
LNA  ??
Rx DCO ??
IM2  ??
Tx LO  ??

////////////////////phy bb resotoration/////////////////////////////
AGC Gain LUT RAM
RXIQ
TXIQ
TX FIR
TPC Power DET CLPC
TPC GAIN LUT CLPC

There are 366 Tx config registers including both Phy and RF
     */
tRegisterEntry aVolansRFSetup[] = {

    { (QWLAN_ADU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    /* PHY registers specific to Netlist#82 */
    { (QWLAN_RXCLKCTRL_ROOT_CLK_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X7F },
    { (QWLAN_RXACLKCTRL_ROOT_CLK_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X7 },
    { (QWLAN_TXCLKCTRL_ROOT_CLK_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X3 },
    { (QWLAN_RXCLKCTRL_APB_SYNC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X1 },
    { (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X80 },
    { (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X60 },
    { (QWLAN_RXCLKCTRL_APB_BLOCK_CLK_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0XF39 },
    { (QWLAN_RXACLKCTRL_APB_SYNC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X1 },
    { (QWLAN_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X0 },
    { (QWLAN_TXCLKCTRL_APB_SYNC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X1 },
    { (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0X0 },
#ifdef VOLANS_PHY_TX_OPT_ENABLED
    /* TXCLKCTRL root clocks can be disabled here and later can be enabled only when there is a
    need for transmitting packets. MPI ENABLE in this case will be done when reinitializing the 
    TX list when there is a request for transmission after enabling the TXCLKCTRL Root clock */
    { (QWLAN_TXCLKCTRL_ROOT_CLK_EN_REG  | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
#else /* VOLANS_PHY_TX_OPT_ENABLED */
    { (QWLAN_MPI_MPI_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },
#endif /* VOLANS_PHY_TX_OPT_ENABLED */

#ifdef VOLANS_FPGA
    { (QWLAN_RACTL_PTC_CHAN_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x87e },
    { (QWLAN_AGC_N_LISTEN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x11 },
    { (QWLAN_AGC_N_CAPTURE_REG  | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x11 },
    { (QWLAN_AGC_CHANNEL_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x96c },
    { (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },
    { (QWLAN_AGC_TH_CAP_RXA_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_AGC_TH_CAP_RXB_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_RBAPB_LMS_AVERAGER_SHIFT_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x7 },
    { (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_AGC_RX_OVERRIDE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
#elif defined(VOLANS_BB)
    /* Baseband PHY Registers required to be restored after power-up */
    { (QWLAN_MPI_MPI_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x1},
    { (QWLAN_RACTL_PTC_CHAN_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x87e},
    { (QWLAN_AGC_N_LISTEN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x11},
    { (QWLAN_AGC_N_CAPTURE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x11},
    { (QWLAN_AGC_CHANNEL_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x96c},
    { (QWLAN_AGC_CCA_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x205},
    { (QWLAN_RFAPB_BBF_CTL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x11},
    { (QWLAN_RFAPB_BBF_TEST0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x8},
    { (QWLAN_RFAPB_BBF_TEST1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x8},
    { (QWLAN_RFAPB_TX_RF_1_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x8000},
    { (QWLAN_RFAPB_TX_BBF_DAC_TEST_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x24},
    { (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0},

#else /* VOLANS_RF */
    { (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x1},
    { (QWLAN_RACTL_PTC_CHAN_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X87E },
    { (QWLAN_AGC_N_LISTEN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X11 },
    { (QWLAN_AGC_N_CAPTURE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X11 },
    { (QWLAN_AGC_CHANNEL_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X96C },
    { (QWLAN_AGC_INIT_GAIN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X47 },
    { (QWLAN_AGC_MAX_GAIN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X49 },
    { (QWLAN_CAL_DEBUG_OUTPUT_EN_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXCTL_RFIF_TR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X7C },
    { (QWLAN_AGC_D_TX_SETTLE1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X190 },
    { (QWLAN_AGC_D_TX_SETTLE2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X10 },
    { (QWLAN_AGC_TH_DCO_CAL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_AGC_D_MEAS2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 168 },
    { (QWLAN_AGC_TH_SIGNAL_LOW_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x32 },
    { (QWLAN_CAL_CHN0_DCO_OVR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_CAL_OVERRIDE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_CAL_CORR_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_CAL_LENGTH_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 63 },
#endif /* VOLANS_FPGA */

#ifdef VOLANS_RF
    { (QWLAN_RFIF_GC_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },

    { (QWLAN_RFAPB_PLL_AC_REG5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x5ba8 },
    { (QWLAN_RFAPB_PLL_AC_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x322 },
    { (QWLAN_RFAPB_PLL_PC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x7c30 },
    { (QWLAN_RFAPB_LNA_BYPASS_CFF_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2b53 },
    { (QWLAN_RFAPB_PLL_PC_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_PLL_REG6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x4600 },
    { (QWLAN_RFAPB_PLL_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x19 },
    { (QWLAN_RFAPB_PLL_VB_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x4107 },
    { (QWLAN_RFAPB_PLL_AC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xfc78 },
    { (QWLAN_RFAPB_PLL_AC_REG10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 65295 },//Volans2
    { (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X6 },
    { (QWLAN_RFAPB_TX_RF_TUNING_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x33e },
    { (QWLAN_RFAPB_PA_STG_BIAS_TYPE_OPAMP_CNTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x60 },
    { (QWLAN_RFAPB_PA_ICGM_CNTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x60 },
    { (QWLAN_RFAPB_PA_BIAS_CNTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x60 },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_ADJ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x90d0 },
    { (QWLAN_RFAPB_TX_RF_MODE_SEL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x8000 },
    { (QWLAN_RFAPB_HDET_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x276 },
    { (QWLAN_RFAPB_HDET_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xeeef },
    { (QWLAN_RFAPB_HDET_TEST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x7d },
    { (QWLAN_RFAPB_VSWR_0_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xf968 },
    { (QWLAN_RFAPB_VSWR_1_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_TX_DELAY8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_RXFE_LNA_HIGHGAIN_BIAS_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x48 },
    { (QWLAN_RFAPB_RXFE_LNA_BLANK_BIST_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x80 },
    { (QWLAN_RFAPB_BB_BW0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3c },
    { (QWLAN_RFAPB_BBF_CTL4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x50 },
    { (QWLAN_RFAPB_BBF_CTL5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xc },
    { (QWLAN_RFAPB_BB_BW_CON_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x8f },
    { (QWLAN_RFAPB_ACS_CON_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x8 },
    { (QWLAN_RFAPB_RX_IM2_I_CFG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },//Volans2
    { (QWLAN_RFAPB_BBF_AUX2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x8 },
    { (QWLAN_RFAPB_BBF_CTL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xa9 },
    { (QWLAN_RFAPB_BB_BW1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x4b },
    { (QWLAN_RFAPB_BB_BW4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x4b },
    { (QWLAN_RFAPB_BB_BW2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x72 },
    { (QWLAN_RFAPB_BB_BW5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x72 },
    { (QWLAN_RFAPB_BB_BW3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x19 },
    { (QWLAN_RFAPB_BB_BW6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x19 },
    { (QWLAN_RFAPB_RX_IM2_VCM1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x9f },
    { (QWLAN_RFAPB_TX_BBF_DAC_ADJ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x6d08 },
    { (QWLAN_RFAPB_RXFE_GM_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x8 },
    { (QWLAN_RFAPB_BBF_CTL8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_RXFE_LNA_LOAD_CTL_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x20 },
    { (QWLAN_RFAPB_BBF_CTL6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RFAPB_BBF_TEST0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X20 },
    { (QWLAN_RFAPB_LNA_INPUT_CSHUNT_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_RFAPB_CAL_DATA_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_RFAPB_TCXO_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },

    /* VCO Freq Linearity Cal */
    { (QWLAN_RFAPB_PLL_VFC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_PLL_VFC_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_PLL_VFC_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    /* RF PLL Values */
    { (QWLAN_RFAPB_PLL_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_PLL_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RFAPB_PLL_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    /* Adding a delay of 20 micro sec now. But according to hw-sw document, a delay of
     * 200 micro sec is needed
     */
    { (HAL_REG_REINIT_WAIT_CMD | 0x190), (HAL_REG_REINIT_WAIT_CMD | 0x190) },
    { (QWLAN_PMU_RF_PA_TRSW_CTRL_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x6f },
    { (QWLAN_MCU_MCU_PMU_INFO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },

#ifndef VOLANS_PHY_TX_OPT_ENABLED
    /* RF Tx Gain LUT */
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x20ca },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x210a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x214a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x21aa },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x220a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x228a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x232a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x240a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x250a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x264a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x27ea },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2a0a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2c8a },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2fca },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3aca },
    { (QWLAN_RFAPB_TX_BBF_GAIN_CNT_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3fea },

    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_0_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_1_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_2_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_3_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_4_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_5_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_6_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_7_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_8_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_9_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_10_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_11_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_12_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_13_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_14_DEFAULT },
    { (QWLAN_RFAPB_TX_BBF_LIN_ADJ_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_15_DEFAULT },

    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_0_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_1_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_2_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_3_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_4_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_5_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_6_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_7_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_8_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_9_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_10_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_11_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_12_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_13_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_14_DEFAULT },
    { (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_15_DEFAULT },

    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_0_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_1_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_2_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_3_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_4_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_5_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_6_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_7_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_8_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_9_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_10_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_11_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_12_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_13_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_14_DEFAULT },
    { (QWLAN_RFAPB_TX_PA_GAIN_CNTL_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_15_DEFAULT },

    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_0_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_1_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_2_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_3_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_4_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_5_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_6_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_7_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_8_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_9_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_10_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_11_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_12_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_13_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_14_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_15_DEFAULT },

    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_0_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_1_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_2_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_3_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_4_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_5_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_6_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_7_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_8_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_9_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_10_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_11_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_12_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_13_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_14_DEFAULT },
    { (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_15_DEFAULT },

    { (QWLAN_RFIF_GC_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x3 },
#endif //VOLANS_PHY_TX_OPT_ENABLED

    /* RF Rx Gain LUT */
    { (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a },
    { (QWLAN_RFAPB_RX_GC_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a },
    { (QWLAN_RFAPB_RX_GC_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x23 },
    { (QWLAN_RFAPB_RX_GC_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x21a },
    { (QWLAN_RFAPB_RX_GC_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x223 },
    { (QWLAN_RFAPB_RX_GC_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x212 },
    { (QWLAN_RFAPB_RX_GC_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x21b },
    { (QWLAN_RFAPB_RX_GC_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x11a },
    { (QWLAN_RFAPB_RX_GC_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x123 },
    { (QWLAN_RFAPB_RX_GC_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x31a },
    { (QWLAN_RFAPB_RX_GC_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x323 },
    { (QWLAN_RFAPB_RX_GC_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x312 },
    { (QWLAN_RFAPB_RX_GC_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x31b },
    { (QWLAN_RFAPB_RX_GC_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x424 },
    { (QWLAN_RFAPB_RX_GC_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x452 },
    { (QWLAN_RFAPB_RX_GC_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x51a },
    { (QWLAN_RFAPB_RX_GC_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x523 },
    { (QWLAN_RFAPB_RX_GC_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x512 },
    { (QWLAN_RFAPB_RX_GC_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x51b },
    { (QWLAN_RFAPB_RX_GC_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x524 },
    { (QWLAN_RFAPB_RX_GC_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x513 },
    { (QWLAN_RFAPB_RX_GC_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x61a },
    { (QWLAN_RFAPB_RX_GC_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x623 },
    { (QWLAN_RFAPB_RX_GC_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x612 },
    { (QWLAN_RFAPB_RX_GC_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x61b },
    { (QWLAN_RFAPB_RX_GC_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x624 },
    { (QWLAN_RFAPB_RX_GC_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x613 },
    { (QWLAN_RFAPB_RX_GC_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x71a },
    { (QWLAN_RFAPB_RX_GC_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x723 },
    { (QWLAN_RFAPB_RX_GC_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x712 },
    { (QWLAN_RFAPB_RX_GC_30_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x71b },
    { (QWLAN_RFAPB_RX_GC_31_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xe24 },
    { (QWLAN_RFAPB_RX_GC_32_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xe52 },
    { (QWLAN_RFAPB_RX_GC_33_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x141a },
    { (QWLAN_RFAPB_RX_GC_34_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1423 },
    { (QWLAN_RFAPB_RX_GC_35_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1412 },
    { (QWLAN_RFAPB_RX_GC_36_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x141b },
    { (QWLAN_RFAPB_RX_GC_37_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1424 },
    { (QWLAN_RFAPB_RX_GC_38_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1413 },
    { (QWLAN_RFAPB_RX_GC_39_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a1a },
    { (QWLAN_RFAPB_RX_GC_40_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a23 },
    { (QWLAN_RFAPB_RX_GC_41_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a12 },
    { (QWLAN_RFAPB_RX_GC_42_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a1b },
    { (QWLAN_RFAPB_RX_GC_43_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a24 },
    { (QWLAN_RFAPB_RX_GC_44_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1a13 },
    { (QWLAN_RFAPB_RX_GC_45_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c1a },
    { (QWLAN_RFAPB_RX_GC_46_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c23 },
    { (QWLAN_RFAPB_RX_GC_47_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c12 },
    { (QWLAN_RFAPB_RX_GC_48_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c1b },
    { (QWLAN_RFAPB_RX_GC_49_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c24 },
    { (QWLAN_RFAPB_RX_GC_50_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c13 },
    { (QWLAN_RFAPB_RX_GC_51_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1e1a },
    { (QWLAN_RFAPB_RX_GC_52_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1e23 },
    { (QWLAN_RFAPB_RX_GC_53_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1e12 },
    { (QWLAN_RFAPB_RX_GC_54_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1e1b },
    { (QWLAN_RFAPB_RX_GC_55_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1e24 },
    { (QWLAN_RFAPB_RX_GC_56_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1e13 },
    { (QWLAN_RFAPB_RX_GC_57_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f1a },
    { (QWLAN_RFAPB_RX_GC_58_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f23 },
    { (QWLAN_RFAPB_RX_GC_59_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f12 },
    { (QWLAN_RFAPB_RX_GC_60_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f1b },
    { (QWLAN_RFAPB_RX_GC_61_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f24 },
    { (QWLAN_RFAPB_RX_GC_62_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f13 },
    { (QWLAN_RFAPB_RX_GC_63_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f1c },
    { (QWLAN_RFAPB_RX_GC_64_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f0b },
    { (QWLAN_RFAPB_RX_GC_65_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f14 },
    { (QWLAN_RFAPB_RX_GC_66_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f1d },
    { (QWLAN_RFAPB_RX_GC_67_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f0c },
    { (QWLAN_RFAPB_RX_GC_68_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f15 },
    { (QWLAN_RFAPB_RX_GC_69_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f1e },
    { (QWLAN_RFAPB_RX_GC_70_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f0d },
    { (QWLAN_RFAPB_RX_GC_71_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f16 },
    { (QWLAN_RFAPB_RX_GC_72_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f1f },
    { (QWLAN_RFAPB_RX_GC_73_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f0e },
    { (QWLAN_RFAPB_RX_GC_74_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f17 },
    { (QWLAN_RFAPB_RX_GC_75_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f5f },
    { (QWLAN_RFAPB_RX_GC_76_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f0f },
    { (QWLAN_RFAPB_RX_GC_77_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f10 },
    { (QWLAN_RFAPB_RX_GC_78_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f07 },
    { (QWLAN_RFAPB_RX_GC_79_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f08 },
    { (QWLAN_RFAPB_RX_GC_80_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f50 },
    { (QWLAN_RFAPB_RX_GC_81_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f47 },
    { (QWLAN_RFAPB_RX_GC_82_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f48 },
    { (QWLAN_RFAPB_RX_GC_83_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f90 },
    { (QWLAN_RFAPB_RX_GC_84_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1f87 },

    /* Remaining cal registers */

    /* HDET DCO */
    { (QWLAN_RFAPB_HDET_DCOC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    //{ (QWLAN_RFAPB_HDET_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    //{ (QWLAN_RFAPB_HDET_TEST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    /* R Tuning */
    //{ (QWLAN_RFAPB_BB_BW0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_TOP_BIAS_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },

    /* LNA */
    //{ (QWLAN_RFAPB_LNA_INPUT_CSHUNT_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_LNA_BYPASS_CFF_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RXFE_GPIO_CTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },

    /* In-Situ Tuner */
    //{ (QWLAN_RFAPB_BB_BW1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_BB_BW2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_BB_BW3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_BB_BW4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_BB_BW5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_BB_BW6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },

    /* C Tuning */
    { (QWLAN_RFAPB_TX_BBF_TUNE_CODE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    /* LNA */
    //{ (QWLAN_RFAPB_RXFE_LNA_HIGHGAIN_BIAS_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_RXFE_LNA_LOAD_CTL_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    //{ (QWLAN_RFAPB_RXFE_GM_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RXFE_GM_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RXFE_GM_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },


    /* Rx DCO */
    { (QWLAN_RFAPB_RX_DCOC_IQ_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_30_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_DCOC_IQ_31_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },

    /* IM2 */
    { (QWLAN_RFAPB_RX_IM2_I_CFG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_IM2_I_CFG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_IM2_Q_CFG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },
    { (QWLAN_RFAPB_RX_IM2_Q_CFG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },

#ifndef VOLANS_PHY_TX_OPT_ENABLED
    /* Tx LO */
    { (QWLAN_RFAPB_TX_BBF_OFFSET_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
    { (QWLAN_RFAPB_TX_BBF_OFFSET_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
#endif //VOLANS_PHY_TX_OPT_ENABLED

#endif /* VOLANS_RF */

#ifndef VOLANS_FPGA

    /* AGC Rx Gain LUT */
    { (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 0) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { ((QWLAN_AGC_GAINLUTRAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },

    { (QWLAN_TXFIR_TXB_COEFF0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_TXB_COEFF4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_TXB_COEFF5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_TXB_COEFF7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_TXB_COEFF11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_TXB_COEFF12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_TXB_COEFF13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_TXB_COEFF14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_TXB_COEFF15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_TXB_COEFF16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X124 },
    { (QWLAN_TXFIR_TXB_COEFF17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_TXB_COEFF18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_TXB_COEFF19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_TXB_COEFF20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_TXB_COEFF21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_TXB_COEFF22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_TXB_COEFF23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_TXB_COEFF27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_TXB_COEFF29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },

    { (QWLAN_TXFIR_COEFF20_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_COEFF20_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_COEFF20_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_COEFF20_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_COEFF20_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_COEFF20_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_COEFF20_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_COEFF20_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_COEFF20_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_COEFF20_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X124 },
    { (QWLAN_TXFIR_COEFF20_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_COEFF20_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_COEFF20_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_COEFF20_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_COEFF20_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_COEFF20_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_COEFF20_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_COEFF20_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_COEFF20_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },

    { (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },
    { (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },


    /* Rx IQ */
    //IQ_CORR_COEFF_MEM-> 16 * 8 in steps of 4
    { (QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { (QWLAN_CAL_IQ_CORR_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1 },

#ifndef VOLANS_PHY_TX_OPT_ENABLED
    /* Tx IQ */
    //TXCAL_MEM-> 16 * 16 in steps of 4
    { (QWLAN_TXFIR_TXCAL_MEM0_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { (QWLAN_TXFIR_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0C },

    /* Tx FIR */
    { (QWLAN_TXFIR_COEFF20_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x20 },
    { (QWLAN_TXFIR_COEFF20_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x72 },
    { (QWLAN_TXFIR_COEFF20_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xF2 },
    { (QWLAN_TXFIR_COEFF20_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x17A },
    { (QWLAN_TXFIR_COEFF20_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1DC },
    { (QWLAN_TXFIR_COEFF20_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1FF },
    { (QWLAN_TXFIR_COEFF20_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1D9 },
    { (QWLAN_TXFIR_COEFF20_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x16A },
    { (QWLAN_TXFIR_COEFF20_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xCC },
    { (QWLAN_TXFIR_COEFF20_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2D },
    { (QWLAN_TXFIR_COEFF20_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3B9 },
    { (QWLAN_TXFIR_COEFF20_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x38A },
    { (QWLAN_TXFIR_COEFF20_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x397 },
    { (QWLAN_TXFIR_COEFF20_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3C7 },
    { (QWLAN_TXFIR_COEFF20_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3FD },
    { (QWLAN_TXFIR_COEFF20_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x18 },
    { (QWLAN_TXFIR_COEFF20_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xF },
    { (QWLAN_TXFIR_COEFF20_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3E7 },
    { (QWLAN_TXFIR_COEFF20_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3BA },
    { (QWLAN_TXFIR_COEFF20_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3A3 },
    { (QWLAN_TXFIR_COEFF20_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3AA },
    { (QWLAN_TXFIR_COEFF20_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3CA },
    { (QWLAN_TXFIR_COEFF20_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3F6 },
    { (QWLAN_TXFIR_COEFF20_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1F },
    { (QWLAN_TXFIR_COEFF20_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x37 },
    { (QWLAN_TXFIR_COEFF20_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x30 },
    { (QWLAN_TXFIR_COEFF20_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xF },
    { (QWLAN_TXFIR_COEFF20_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3F1 },
    { (QWLAN_TXFIR_COEFF20_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3E8 },
    { (QWLAN_TXFIR_COEFF20_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3F3 },

    /* TPC Power Det - CLPC*/
    { (QWLAN_TPC_APBACCESS_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },
    { (QWLAN_TPC_POWERDET0_RAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
    { ((QWLAN_TPC_POWERDET0_RAM_MREG + 508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
    { (QWLAN_TPC_APBACCESS_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_TPC_PDADC_OFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 205 },
    { (QWLAN_TPC_PDADC_SCALE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0 },

#if 0
    /* These registers are still not available on Volans: FIXME */
    /* DPD Cal - 512 Registers */
    { ((QWLAN_TXFIR_DPD_MEM0_MREG) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 512) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 516) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 520) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 524) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 528) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 532) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 536) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 540) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 544) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 548) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 552) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 556) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 560) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 564) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 568) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 572) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 576) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 580) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 584) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 588) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 592) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 596) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 600) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 604) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 608) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 612) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 616) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 620) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 624) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 628) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 632) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 636) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 640) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 644) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 648) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 652) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 656) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 660) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 664) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 668) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 672) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 676) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 680) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 684) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 688) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 692) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 696) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 700) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 704) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 708) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 712) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 716) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 720) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 724) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 728) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 732) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 736) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 740) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 744) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 748) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 752) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 756) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 760) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 764) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 768) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 772) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 776) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 780) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 784) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 788) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 792) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 796) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 800) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 804) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 808) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 812) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 816) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 820) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 824) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 828) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 832) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 836) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 840) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 844) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 848) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 852) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 856) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 860) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 864) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 868) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 872) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 876) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 880) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 884) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 888) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 892) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 896) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 900) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 904) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 908) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 912) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 916) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 920) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 924) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 928) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 932) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 936) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 940) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 944) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 948) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 952) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 956) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 960) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 964) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 968) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 972) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 976) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 980) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 984) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 988) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 992) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 996) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1000) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1004) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1008) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1012) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1016) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1020) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1024) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1028) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1032) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1036) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1040) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1044) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1048) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1052) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1056) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1060) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1064) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1068) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1072) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1076) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1080) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1084) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1088) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1092) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1096) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1512) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1516) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1520) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1524) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1528) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1532) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1536) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1540) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1544) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1548) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1552) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1556) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1560) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1564) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1568) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1572) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1576) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1580) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1584) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1588) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1592) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1596) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1600) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1604) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1608) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1612) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1616) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1620) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1624) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1628) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1632) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1636) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1640) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1644) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1648) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1652) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1656) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1660) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1664) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1668) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1672) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1676) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1680) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1684) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1688) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1692) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1696) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1700) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1704) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1708) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1712) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1716) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1720) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1724) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1728) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1732) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1736) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1740) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1744) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1748) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1752) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1756) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1760) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1764) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1768) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1772) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1776) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1780) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1784) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1788) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1792) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1796) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1800) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1804) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1808) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1812) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1816) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1820) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1824) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1828) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1832) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1836) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1840) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1844) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1848) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1852) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1856) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1860) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1864) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1868) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1872) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1876) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1880) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1884) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1888) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1892) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1896) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1900) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1904) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1908) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1912) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1916) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1920) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1924) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1928) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1932) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1936) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1940) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1944) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1948) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1952) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1956) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1960) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1964) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1968) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1972) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1976) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1980) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1984) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1988) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1992) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 1996) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2000) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2004) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2008) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2012) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2016) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2020) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2024) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2028) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2032) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2036) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2040) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { ((QWLAN_TXFIR_DPD_MEM0_MREG + 2044) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
#endif //#if 0
#endif //VOLANS_PHY_TX_OPT_ENABLED
    { (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xa },
    { (QWLAN_TPC_TXPWR_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2 },
    { (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0xa0 },
    { (QWLAN_TPC_TXPWR_OVERRIDE0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xaf },
    { (QWLAN_TPC_MAN_TXPWR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },
    { (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
#endif /* VOLANS_FPGA  */
};

#ifdef VOLANS_PHY_TX_OPT_ENABLED
tRegisterEntry aVolansPhyRFTxSetup[] =
{

    /* Enable the TXCLKCTRL Root clocks followed by MPI_ENABLE */
	{ (QWLAN_TXCLKCTRL_ROOT_CLK_EN_REG	| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x3 },
	{ (QWLAN_MPI_MPI_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1 },

#ifdef VOLANS_RF
	/* RF Tx Gain LUT */
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x20ca },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x210a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x214a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x21aa },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x220a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x228a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x232a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x240a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x250a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x264a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x27ea },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2a0a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2c8a },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2fca },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3aca },
	{ (QWLAN_RFAPB_TX_BBF_GAIN_CNT_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3fea },

	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_0_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_1_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_2_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_3_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_4_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_5_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_6_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_7_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_8_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_BBF_LIN_ADJ_9_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_10_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_11_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_12_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_13_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_14_DEFAULT },
	{ (QWLAN_RFAPB_TX_BBF_LIN_ADJ_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_BBF_LIN_ADJ_15_DEFAULT },

	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_0_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_1_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_2_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_3_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_4_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_5_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_6_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_7_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_8_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_9_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_10_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_11_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_12_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_13_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_14_DEFAULT },
	{ (QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_LO_MIX_DA_GAIN_CNTL_15_DEFAULT },

	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_0_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_1_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_2_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_3_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_4_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_5_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_6_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_7_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_8_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_PA_GAIN_CNTL_9_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_10_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_11_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_12_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_13_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_14_DEFAULT },
	{ (QWLAN_RFAPB_TX_PA_GAIN_CNTL_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_PA_GAIN_CNTL_15_DEFAULT },

	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_0_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_1_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_2_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_3_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_4_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_5_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_6_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_7_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_8_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_9_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_10_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_11_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_12_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_13_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_14_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_1_CNT_15_DEFAULT },

	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_0_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_1_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_2_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_3_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_4_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_5_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_6_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_7_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_8_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_9_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_10_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_11_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_12_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_13_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_14_DEFAULT },
	{ (QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),QWLAN_RFAPB_TX_DA_PA_BIAS_2_CNTL_15_DEFAULT },

	{ (QWLAN_RFAPB_TX_BBF_OFFSET_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
	{ (QWLAN_RFAPB_TX_BBF_OFFSET_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED ), 0x0 },
#endif /* VOLANS_RF */

#ifndef VOLANS_FPGA
    { (QWLAN_TXFIR_TXB_COEFF0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_TXB_COEFF4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_TXB_COEFF5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_TXB_COEFF7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_TXB_COEFF11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_TXB_COEFF12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_TXB_COEFF13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_TXB_COEFF14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_TXB_COEFF15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_TXB_COEFF16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X124 },
    { (QWLAN_TXFIR_TXB_COEFF17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_TXB_COEFF18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_TXB_COEFF19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_TXB_COEFF20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_TXB_COEFF21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_TXB_COEFF22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_TXB_COEFF23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_TXB_COEFF26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_TXB_COEFF27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_TXB_COEFF28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_TXB_COEFF29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },

    { (QWLAN_TXFIR_COEFF20_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_COEFF20_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_COEFF20_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_COEFF20_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_COEFF20_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_COEFF20_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_COEFF20_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_COEFF20_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_COEFF20_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_COEFF20_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X124 },
    { (QWLAN_TXFIR_COEFF20_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X114 },
    { (QWLAN_TXFIR_COEFF20_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XEC },
    { (QWLAN_TXFIR_COEFF20_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0XB4 },
    { (QWLAN_TXFIR_COEFF20_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X74 },
    { (QWLAN_TXFIR_COEFF20_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3C },
    { (QWLAN_TXFIR_COEFF20_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X18 },
    { (QWLAN_TXFIR_COEFF20_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3F8 },
    { (QWLAN_TXFIR_COEFF20_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X3FC },
    { (QWLAN_TXFIR_COEFF20_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X0 },
    { (QWLAN_TXFIR_COEFF20_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },
    { (QWLAN_TXFIR_COEFF20_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0X4 },

	/* Tx IQ */
	//TXCAL_MEM-> 16 * 16 in steps of 4
	{ (QWLAN_TXFIR_TXCAL_MEM0_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },


	/* Tx FIR */
	{ (QWLAN_TXFIR_COEFF20_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x20 },
	{ (QWLAN_TXFIR_COEFF20_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x72 },
	{ (QWLAN_TXFIR_COEFF20_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xF2 },
	{ (QWLAN_TXFIR_COEFF20_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x17A },
	{ (QWLAN_TXFIR_COEFF20_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1DC },
	{ (QWLAN_TXFIR_COEFF20_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1FF },
	{ (QWLAN_TXFIR_COEFF20_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1D9 },
	{ (QWLAN_TXFIR_COEFF20_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x16A },
	{ (QWLAN_TXFIR_COEFF20_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xCC },
	{ (QWLAN_TXFIR_COEFF20_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x2D },
	{ (QWLAN_TXFIR_COEFF20_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3B9 },
	{ (QWLAN_TXFIR_COEFF20_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x38A },
	{ (QWLAN_TXFIR_COEFF20_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x397 },
	{ (QWLAN_TXFIR_COEFF20_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3C7 },
	{ (QWLAN_TXFIR_COEFF20_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3FD },
	{ (QWLAN_TXFIR_COEFF20_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x18 },
	{ (QWLAN_TXFIR_COEFF20_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xF },
	{ (QWLAN_TXFIR_COEFF20_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3E7 },
	{ (QWLAN_TXFIR_COEFF20_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3BA },
	{ (QWLAN_TXFIR_COEFF20_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3A3 },
	{ (QWLAN_TXFIR_COEFF20_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3AA },
	{ (QWLAN_TXFIR_COEFF20_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3CA },
	{ (QWLAN_TXFIR_COEFF20_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3F6 },
	{ (QWLAN_TXFIR_COEFF20_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1F },
	{ (QWLAN_TXFIR_COEFF20_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x37 },
	{ (QWLAN_TXFIR_COEFF20_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x30 },
	{ (QWLAN_TXFIR_COEFF20_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xF },
	{ (QWLAN_TXFIR_COEFF20_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3F1 },
	{ (QWLAN_TXFIR_COEFF20_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3E8 },
	{ (QWLAN_TXFIR_COEFF20_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x3F3 },

	/* TPC Power Det - CLPC*/
	{ (QWLAN_TPC_POWERDET0_RAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1C9L },
	{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x404L },

	/* DPD Cal - 512 Registers */
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 512) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 516) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 520) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 524) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 528) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 532) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 536) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 540) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 544) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 546) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 550) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 554) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 558) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 562) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 566) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 570) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 574) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 578) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 582) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 586) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 592) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 596) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 600) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 604) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 608) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 612) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 616) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 620) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 624) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 628) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 632) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 636) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 640) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 644) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 648) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 652) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 656) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 660) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 664) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 668) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 672) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 676) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 680) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 684) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 688) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 692) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 696) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 700) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 704) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 708) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 712) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 716) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 720) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 724) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 728) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 732) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 736) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 740) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 744) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 748) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 752) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 756) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 760) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 764) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 768) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 772) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 776) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 780) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 784) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 788) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 792) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 796) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 800) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 804) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 808) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 812) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 816) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 820) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 824) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 828) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 832) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 836) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 840) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 844) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 848) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 852) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 856) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 860) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 864) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 868) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 872) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 876) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 880) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 884) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 888) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 892) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 896) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 900) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 904) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 908) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 912) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 916) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 920) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 924) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 928) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 932) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 936) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 940) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 944) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 948) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 952) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 956) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 960) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 964) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 968) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 972) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 976) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 980) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 984) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 988) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 992) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 996) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1000) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1004) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1008) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1012) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1016) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1020) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1024) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1028) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1032) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1036) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1040) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1044) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1048) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1052) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1056) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1060) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1064) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1068) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1072) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1076) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1080) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1084) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1088) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1092) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1096) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1512) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1516) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1520) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1524) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1528) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1532) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1536) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1540) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1544) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1548) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1552) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1556) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1560) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1564) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1568) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1572) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1576) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1580) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1584) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1588) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1592) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1596) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1600) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1604) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1608) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1612) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1616) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1620) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1624) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1628) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1632) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1636) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1640) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1644) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1648) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1652) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1656) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1660) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1664) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1668) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1672) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1676) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1680) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1684) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1688) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1692) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1696) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1700) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1704) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1708) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1712) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1716) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1720) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1724) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1728) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1732) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1736) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1740) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1744) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1748) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1752) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1756) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1760) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1764) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1768) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1772) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1776) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1780) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1784) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1788) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1792) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1796) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1800) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1804) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1808) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1812) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1816) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1820) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1824) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1828) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1832) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1836) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1840) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1844) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1848) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1852) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1856) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1860) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1864) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1868) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1872) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1876) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1880) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1884) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1888) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1892) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1896) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1900) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1904) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1908) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1912) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1916) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1920) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1924) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1928) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1932) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1936) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1940) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1944) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1948) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1952) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1956) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1960) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1964) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1968) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1972) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1976) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1980) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1984) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1988) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1992) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 1996) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2000) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2004) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2008) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2012) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2016) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2020) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2024) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2028) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2032) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2036) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2040) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ ((QWLAN_TXFIR_DPD_MEM0_MREG + 2044) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
#endif // VOLANS_FPGA
};
#endif //VOLANS_PHY_TX_OPT_ENABLED

/* Function prototype */
static eHalStatus halRegBckup_NormalWriteRegister(tHalHandle hHal,
        tANI_U32 regAddr, tANI_U32 regValue);

tRegisterEntry PreBMUStartRegList[] = {

    /* Restore the registers which are required by ACPU first. Because
     * ACPU needs to be reinited first to workaround few HW issues.
     */
    { (QWLAN_MCU_FIQ_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_IRQ_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MCPU_RESET_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x4 },
    { (QWLAN_MCU_ACPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x02000000 },
    { (QWLAN_MCU_MCPU_RESET_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },

    // Global clock gating control registers
    { (QWLAN_SCU_SYS_DISABLE_CLK_GATING_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    //BMU Registers
    { (QWLAN_MCU_BD_PDU_BASE_ADDR_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_BMU_BTQM_QUEUE_INFO_BASE_ADDR_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_BMU_FAST_BD_LINK_SETUP_CONTROL_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
   	{ (ADU_REG_BKUP_POLL_CMD | (QWLAN_BMU_FAST_BD_LINK_SETUP_CONTROL_REG & ADU_BKUP_CMD_REG_ADDR_MASK) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),
   	  (QWLAN_BMU_FAST_BD_LINK_SETUP_CONTROL_BD_LINK_LIST_CREATION_STATUS_OFFSET & ADU_REG_BKUP_POLL_CMD_START_BIT_OFFSET_MASK) },
 };

/* Baseband Register */
tRegisterEntry PostBmuStartRegList[] = {

	//BMU Registers
	{ (QWLAN_DPU_DPU_WQ_3_RESERVE_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_DPU_DPU_WQ_5_RESERVE_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_DPU_DPU_WQ_6_RESERVE_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_DPU_DPU_WQ_7_RESERVE_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_CONTROL_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_CONTROL2_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_TX_QUEUE_STAID_QUEUEID_CONFIG_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_QOS_QUEUEID_MAPPING1_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_QOS_QUEUEID_MAPPING2_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_QUEUEID_BO_MAPPING1_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_QUEUEID_BO_MAPPING2_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
	{ (QWLAN_BMU_BTQM_CONTROL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), QWLAN_BMU_BTQM_CONTROL1_FAST_STA_MEM_INIT_MASK },
	{ (ADU_REG_BKUP_POLL_CMD | (QWLAN_BMU_BTQM_CONTROL1_REG & ADU_BKUP_CMD_REG_ADDR_MASK) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),
	  (QWLAN_BMU_BTQM_CONTROL1_FAST_STAMEM_INIT_STATUS_OFFSET & ADU_REG_BKUP_POLL_CMD_START_BIT_OFFSET_MASK)},
	{ (QWLAN_BMU_BTQM_CONTROL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), ~QWLAN_BMU_BTQM_CONTROL1_FAST_STA_MEM_INIT_MASK },
	{ (QWLAN_BMU_BTQM_CONTROL2_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), TX_QID_ENABLE },
	{ (QWLAN_BMU_BTQM_CONTROL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0xf },
    { (QWLAN_BMU_WQ_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x781ffff },
	{ (QWLAN_BMU_ERR_INTR_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x1fffffff },
    
    { (QWLAN_BMU_DISABLE_WQ_DA_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MUTEX0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), QWLAN_MCU_MUTEX0_RESET_MASK | (QWLAN_HOSTFW_SYNC_MUTEX_MAX_COUNT << QWLAN_MCU_MUTEX0_MAXCOUNT_OFFSET)},

    /* STOP!! DO NOT REMOVE
     * QWLAN_MCU_MUTEX1_REG register is backed up to address the power-save issues in Volans 1.0 chip.
     * The register can be removed from the list as soon the fix is available in the HW 
     */
    { (QWLAN_MCU_MUTEX1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), QWLAN_MCU_MUTEX1_RESET_MASK | (2 << QWLAN_MCU_MUTEX1_MAXCOUNT_OFFSET)},
    { (QWLAN_MTU_DIFS_LIMIT_0TO3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c1c2525 },
    { (QWLAN_MTU_DIFS_LIMIT_4TO7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x25491c1c },
    { (QWLAN_MTU_EIFS_PIFS_SLOT_LIMIT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x005a1309 },
    { (QWLAN_MTU_SW_MTU_BCN_SLOT_USEC_SIFS_LIMIT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x200a4a14 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070003 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070003 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070003 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000f0007 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_VALID_BSSID_BITMAP_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070001 },
    { (QWLAN_MTU_CCA_CONTROL_REG_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_MTU_MTU_FOR_HMAC_CONTROLS_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_MTU_DTIM_CNT_AND_PERIOD_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_DTIM_THRSH_CNT_AND_LIMIT_REG   | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TBTT_L_REG | HAL_REG_RSVD_BIT  | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TBTT_H_REG | HAL_REG_RSVD_BIT  | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_M_TBTT_L_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_M_TBTT_H_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_BCN_BSSID_INTV_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_IBSS_BKOF_CNT_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_SW_11G_CTRL_INDEX_OFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0003fd84 },

    { (QWLAN_TPE_SW_STA_DESCR_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f80 },
    { (QWLAN_TPE_SW_TEMPLATE_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00012c8c },
    { (QWLAN_TPE_SW_SOFTWARE_TX_ADDRESS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00012dac },
    { (QWLAN_TPE_SW_BEACON_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000135ac },
    { (QWLAN_TPE_SW_MAX_MPDUS_IN_AMPDU_AND_MISC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x7f000010 },
	//QWLAN_TPE_SW_PM_2_REG register is added in VOlans TPE for controlling power-save status per station
	//We need to backup this register during power-save
    { (QWLAN_TPE_SW_PM_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_SW_PM_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_SW_MAX_MPDUS_IN_AMPDU_AND_MISC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x7f000040 },
    { (QWLAN_TPE_SW_MAX_BYTES_AND_TX_TIME_IN_AMPDU_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x08000200 },
    { (QWLAN_TPE_EDCF_TXOP_0_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_EDCF_TXOP_2_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_EDCF_TXOP_4_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_EDCF_TXOP_6_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_STATISTIC_COUNTERS_CNTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RPE_RPE_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RPE_FULLSTATE_STATIONS_QUEUES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000d0007 },
    { (QWLAN_RPE_MEM_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00011f80 },
    { (QWLAN_RPE_ROUTING_FLAG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00ff0003 },
    { (QWLAN_RPE_ERR_INT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000001f },

    { (QWLAN_ADU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0b004003 },
    { (QWLAN_ADU_UMA_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xa1f0600f },
    { (QWLAN_ADU_UMA_CTRL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_DESP_TABLE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_TX_DEFAULT_WMACADDR_U_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_TX_DEFAULT_WMACADDR_L_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_CONFIG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_TX_COUNTERS3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

#ifndef WLAN_HAL_VOLANS
    { (QWLAN_ADU_MCPU_WQ_THRSHLD_01_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_MCPU_WQ_THRSHLD_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_01_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_45_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_67_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_89_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1011_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1213_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1415_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1617_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
#endif

    { (QWLAN_ADU_INTERRUPT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00001fbf },

    { (QWLAN_DPU_DPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x40000006 },
    { (QWLAN_DPU_DPU_SPARE_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WAPIMICKEYBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_WAPI_STA0_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA1_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA2_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA3_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA4_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA5_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA6_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    { (QWLAN_DPU_WAPI_STA7_KEY_INDEXES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },        
    
    /* This was mainly done for some hardware issues in DPU. Fixed in Volans, hence, not required
     * to be backed up anymore
     */
    { (QWLAN_DPU_DPU_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010000 },
    { (QWLAN_DPU_DPU_KEYBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000103c0 },
    { (QWLAN_DPU_DPU_MICKEYBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010460 },
    { (QWLAN_DPU_DPU_RCBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010500 },
    { (QWLAN_DPU_DPU_ERROR_WQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000ff11 },
    { (QWLAN_DPU_DPU_ERROR_WQ_SELECT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffff },
#if 0
    { (QWLAN_BMU_DPU_WQ_ASSIGNMENT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000feff },
    { (QWLAN_DPU_DPU_ERROR_WQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000ff11 },
#endif
    { (QWLAN_DPU_DPU_ERROR_WQ_SELECT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffbf },
    { (QWLAN_DPU_DPU_ROUTING_FLAG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000000b },
    { (QWLAN_DPU_DPU_WOW_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WOW_TIMERS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WOW_MAGIC_PACKET_HI_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WOW_MAGIC_PACKET_LO_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000026 },
    { (QWLAN_DPU_DPU_INTERRUPT_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x800040},
    { (QWLAN_DPU_DPU_BIP_MMIE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000010c4},

    { (QWLAN_PMU_PMU_NEW_FUNC_EN_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { (QWLAN_RXP_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000200 },
    { (QWLAN_RXP_DMA_MAX_RSV_PDU_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000044 },
    { (QWLAN_RXP_MPDU_HEADER_START_OFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000004c },
    { (QWLAN_RXP_CONFIG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x010381df },
    { (QWLAN_RXP_PUSH_WQ_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03030303 },
    { (QWLAN_RXP_PUSH_WQ_CTRL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00030303 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(0)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(1)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(2)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(3)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(4)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(5)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(6)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(7)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(8)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(9)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(10) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(11) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(13) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(14) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(15) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(17) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(18) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(19) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(21) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(22) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(23) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(25) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(26) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(27) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(29) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(30) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(31) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(33) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(34) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(35) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(37) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(38) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(39) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(41) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(42) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(43) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(45) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(46) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(47) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(49) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(50) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(51) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(53) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(54) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(55) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(57) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(58) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(59) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(61) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(62) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(63) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    /* Not required to be backed up in Volans */
    { (QWLAN_RXP_PMU_INTERFACE_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000000f },
    { (QWLAN_RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffff },
    { (QWLAN_RXP_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000305 },
    { (QWLAN_RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffff },
    /*CR250066: To add QWLAN_TXP_TXP_BTC_ACTIVE_ABORT_ENABLE_REG*/
    { (QWLAN_TXP_TXP_BTC_ACTIVE_ABORT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_SEARCH_ADDR1_PTR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SEARCH_ADDR2_PTR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SEARCH_ADDR3_PTR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_BEACON_TSF_TIM_EXTRACT_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_TSF_COMPENSATION1_VALUE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_TSF_COMPENSATION2_VALUE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_EXTRA_FRAME_FILTER_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_RXP_GROUPED_INTERRUPT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_DEFAULT_HW_INSERT_DPU_PARAM_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

#ifndef WLAN_HAL_VOLANS
    { (QWLAN_RXP_DPU_INDEX_AND_ROUTING_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_MIMO_PWR_SAVE_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_MIMO_PWR_SAVE_CTRL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
#endif
    { (QWLAN_RXP_ADDR2_MISS_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_EOSP_INT_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_MORE_DATA_CLEAR_INT_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_CONFIG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_BEACON_ADDR2_LOW_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR2_HIGH_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR3_LOW_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR3_HIGH_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_CCA_AND_EXT_TIMEOUT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_CONFIG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_MCU_BTC_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MTU_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_COMBINED_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MAC_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MTU_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_COMBINED_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_BMU_WQ_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

#ifndef VOLANS_FPGA
    { (QWLAN_BTCF_BTCF_DET_RATIO_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_BTCF_BTCF_DET_DSHIFT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
#endif /* VOLANS_FPGA */

    { (QWLAN_MCU_BMU_WQ_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000004 },
    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00004000 },

    // DXE Channel 0
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0e024100 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00140081 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00140a81 },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },

    // DXE Channel 1
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f00 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00540001 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00540001 },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },

    // DXE Channel 3
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 3)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f00 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 3)) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 3)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 3)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },

    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00004000 }, 
    { (QWLAN_DXE_0_INT_MSK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000003 },

    /* These registers were moved from the PreBBRegList to here, as it MIF errors
     * were noticed immediately after exiting from IMPS, the reason for the MIF error
     * is still not identified, but the error status mentioned master_id 0xb caused
     * invalid address access causing the MIF error interrupt */
    { (QWLAN_MTU_TIMER_6_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_MTU_TIMER_7_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_MTU_SW_MATCH_REGISTER_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_SW_MATCH_REGISTER_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TIMER_CONTINUOUS_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TIMER_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_BTC_CONFIG_REGISTERS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

};


// List of volatile registers that need to be backed up by FW always before powering
// down the chip.
tRegisterEntry volatileRegList[] = {
    { (QWLAN_DPU_DPU_SEQUENCE_NO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00 },
};

// Fill with dummy wait commands of one clock cycle
tRegisterEntry dummyRegList[] = {
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
};
//#endif //WLAN_HAL_VOLANS

/*
 * DESCRIPTION:
 *      Function to initialize the register backup list addresses
 *
 * PARAMETERS:
 *      hHal:   Pointer to the global adapter context
 *      arg:    void pointer
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_Open(tHalHandle hHal, void* arg)
{
    tpAniSirGlobal  pMac = (tpAniSirGlobal) hHal;

    // Init the write register function pointer
    pMac->hal.funcWriteReg = halRegBckup_NormalWriteRegister;

    return eHAL_STATUS_SUCCESS;
}

/* DESCRIPTION:
 *      Routine to write register list which contains
 *      register addresses in sequence
 *
 * PARAMETERS:
 *      pMac:       Pointer to the global adapter context
 *      pRegList:   Pointer to the register list to be written
 *      regCount:   Number of registers
 *      pAddr:    Starting address in the ADU memory from where the
 *                  register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteRegList(tpAniSirGlobal pMac,
        tRegisterEntry *pRegList, tANI_U16 regCount, tANI_U32 *pAddr)
{
    tANI_U8 *pReg = NULL;
    tANI_U32 regListSize;
    tANI_U32 startAddr = *pAddr;

    pReg = (tANI_U8*)pRegList;
    regListSize = (sizeof(tANI_U32) * regCount * 2);

    // Write the list into the device memory
    halWriteDeviceMemory(pMac, startAddr, pReg,
            regListSize);
    // Get the end address of the list
    startAddr += regListSize;

    // Update the start address pointer pointing to the
    // register re-init table
    *pAddr = startAddr;

    return eHAL_STATUS_SUCCESS;
}

/*
 * DESCRIPTION:
 *      Function to start backing up the registers, starts backing up with
 *      Power Amp (PA) registers and RF registers
 *
 * PARAMETERS:
 *      hHal:   Pointer to the global adapter context
 *      arg:    void pointer
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_Start(tHalHandle hHal, void* arg)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    tHalRegBckup *pRegBckup = &pMac->hal.RegBckupParam;
    tANI_U32 memAddr = 0;

    // Get the address for register reconfig from the memory map
    memAddr = pMac->hal.memMap.aduRegRecfgTbl_offset;

    pRegBckup->regListStartAddr = memAddr;
    pRegBckup->regListCurrAddr = memAddr;
    pRegBckup->regListSize = 0;
    pRegBckup->indirectRegListStartAddr = memAddr;

    // Init the write register function pointer
    pMac->hal.funcWriteReg = halRegBckup_NormalWriteRegister;

    /** Zero out the ADU Register Reconfiguration table memory */
    if (halZeroDeviceMemory(pMac,
            pMac->hal.memMap.aduRegRecfgTbl_offset,
            pMac->hal.memMap.aduRegRecfgTbl_size) != eHAL_STATUS_SUCCESS) {
        return eHAL_STATUS_FAILURE;
    }

    // ****** Imps Register list ******
    // IMPS register list starts with the Power AMP registers
    pRegBckup->regListImpsStartAddr = memAddr;

    // ****** Bmps Register list ******
    // BMPS register list starts with the RF registers and then the
    // MAC/PHY registers
    pRegBckup->regListBmpsStartAddr = memAddr;

	/* In volans, both BMPS and UAPSD are similar, hence, the ADU Reinit list
	 * must be same for both UAPSD and BMPS
	 */
    pRegBckup->regListUapsdStartAddr = memAddr;
    status = halRegBckup_RFRegisters(pMac, &memAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    /* This function must be called before BMU Start as this backs up some
            BMU registers which is needed before initializing BMU commands */
    status = halRegBckup_PreBmuStartRegisters(pMac, &memAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    // Update the current address
    pRegBckup->regListCurrAddr = memAddr;

    return status;
}


/* DESCRIPTION:
 *      Routine to write special register list which contains
 *      register addresses in sequence
 *
 * PARAMETERS:
 *      pMac:       Pointer to the global adapter context
 *      pRegList:   Pointer to the register list to be written
 *      size:       Size of the register list
 *      pAddr:      Starting address in the ADU memory from where the
 *                  register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteSpecialRegisters(tpAniSirGlobal pMac,
        tSpecialRegEntry *pRegList, tANI_U16 size, tANI_U32 *pAddr)
{
    tANI_U32 i, j, addressVal = 0;
    tANI_U32 startAddr = *pAddr;
    tANI_U32 *pMemAddr = (tANI_U32*)startAddr;

    for(i=0; i<size; i++) {
        for(j=0; j<pRegList[i].inSeqNum; j++) {
            //Write the address
            addressVal = pRegList[i].address + (j*sizeof(tANI_U32));

            if ((addressVal & HAL_REG_REINIT_WAIT_CMD) ==
                 HAL_REG_REINIT_WAIT_CMD) {
                addressVal = (HAL_REG_REINIT_WAIT_CMD |
                              (pRegList[i].value & HAL_REG_REINIT_WAIT_CYCLE_MASK));

                halWriteDeviceMemory(pMac,
                    (tANI_U32)pMemAddr++,
                    (tANI_U8*)&addressVal,
                    sizeof(tANI_U32));

                continue;
            }

            halWriteDeviceMemory(pMac,
                    (tANI_U32)pMemAddr++,
                    (tANI_U8*)&addressVal,
                    sizeof(tANI_U32));

            // Write the value
            halWriteDeviceMemory(pMac,
                    (tANI_U32)pMemAddr++,
                    (tANI_U8*)&pRegList[i].value,
                    sizeof(tANI_U32));
        }
    }

    // Update the start address pointer pointing to
    // the register re-init table
    *pAddr = (tANI_U32)pMemAddr;

    return eHAL_STATUS_SUCCESS;
}


/* DESCRIPTION:
 *      Routine to write the wait command into the memory
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *      cycles: Number of CPU cycles to be wait
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteWaitCmd(tpAniSirGlobal pMac, tANI_U32 *pAddr,
        tANI_U32 cycles)
{
    tANI_U32 value = 0;
    tANI_U32 startAddr = *pAddr;
    tANI_U32 *pMemAddr = (tANI_U32*)startAddr;

    // Form the wait command
    value = HAL_REG_REINIT_WAIT_CMD | (cycles & HAL_REG_REINIT_WAIT_CYCLE_MASK);

    // Write the wait command into the device memory
    halWriteDeviceMemory(pMac,
            (tANI_U32)pMemAddr++,
            (tANI_U8*)&value,
            sizeof(tANI_U32));

    // Update the start address pointer pointing to the
    // register re-init table
    *pAddr = (tANI_U32)pMemAddr;

    return eHAL_STATUS_SUCCESS;
}

/* DESCRIPTION:
 *      Routine to write the magic value into the memory
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      memAddr:Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *      cycles: Number of CPU cycles to be wait
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteTableEndCmd(tpAniSirGlobal pMac, tANI_U32 memAddr)
{
    tANI_U32 value = 0;

    value = HAL_REG_REINIT_TABLE_END_CMD;

    // Write the wait command into the device memory
    halWriteDeviceMemory(pMac, memAddr,
            (tANI_U8*)&value,
            sizeof(tANI_U32));

    return eHAL_STATUS_SUCCESS;
}

/*
 * DESCRIPTION:
 *      Function to perform normal register write operation
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      regAddr: Address of the register
 *      regValue: Value to be written into the register
 *      pRecordAddr: Pointer to the location where these Reg addr& value has to saved
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
static eHalStatus halRegBckup_NormalWriteRegister(tHalHandle hHal,
        tANI_U32 regAddr, tANI_U32 regValue)
{
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    //Write into the HW register
    return palWriteRegister(pMac->hHdd, regAddr, regValue);
}

/*
 * DESCRIPTION:
 *      Function to record the register address and the value
 *      into ADU memory.
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      regAddr: Address of the register
 *      regValue: Value to be written into the register
 *      pRecordAddr: Pointer to the location where these Reg addr& value has to saved
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
static eHalStatus halRegBckup_RecordWriteRegister(tHalHandle hHal,
        tANI_U32 regAddr, tANI_U32 regValue)
{
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    tANI_U32 mode = 0, regAddress = 0;
    tANI_U32 currAddr = 0;
    tANI_U32* pRecordAddr = NULL;

    // Get the current address for the ADU register list
    mode = pMac->hal.RegBckupParam.mode;
    currAddr = pMac->hal.RegBckupParam.regListCurrAddr;
    pRecordAddr = (tANI_U32*)currAddr;

    regAddress = regAddr | mode;
    // Record the register address
    halWriteDeviceMemory(pMac, (tANI_U32)pRecordAddr++,
                (tANI_U8*)&regAddress, sizeof(tANI_U32));

    // Record the register value
    halWriteDeviceMemory(pMac, (tANI_U32)pRecordAddr++,
                (tANI_U8*)&regValue, sizeof(tANI_U32));

    // Update the current address in the ADU register list
    pMac->hal.RegBckupParam.regListCurrAddr = (tANI_U32)pRecordAddr;

    //Write into the HW register
    palWriteRegister(pMac->hHdd, regAddr, regValue);

    return eHAL_STATUS_SUCCESS;
}

#ifdef ADU_MEM_OPT_ENABLED
/*
 * DESCRIPTION:
 *      Function to record the register address and the value
 *      into ADU memory.
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      regAddr: Address of the register
 *      regValue: Value to be written into the register
 *      pRecordAddr: Pointer to the location where these Reg addr& value has to saved
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_Memory(tHalHandle hHal,
        tANI_U32 *buffer, tANI_U32 size)
{
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    tANI_U32 currAddr = 0;
    tANI_U32* pRecordAddr = NULL;

    // Get the current address for the ADU register list
    currAddr = pMac->hal.RegBckupParam.regListCurrAddr;
    pRecordAddr = (tANI_U32*)currAddr;

	if (((tANI_U32)pRecordAddr + size) > pMac->hal.memMap.aduUmaStaDesc_offset)
	{
        HALLOGE(halLog(pMac, LOGE, FL("Base Address/Size exceeds ADU Memory limit, Base Address = 0x%08x, Size = %d, Max limit = %x08x"),
			(tANI_U32)pRecordAddr, size, pMac->hal.memMap.packetMemory_offset));
		VOS_ASSERT(0);
	}
    // Record the register address
    halWriteDeviceMemory(pMac, (tANI_U32)pRecordAddr,
                (tANI_U8*) buffer, size);

    pRecordAddr += (size / sizeof(tANI_U32));


    // Update the current address in the ADU register list
    pMac->hal.RegBckupParam.regListCurrAddr = (tANI_U32)pRecordAddr;

    return eHAL_STATUS_SUCCESS;
}
#endif /* ADU_MEM_OPT_ENABLED  */

/*
 * DESCRIPTION:
 *      API Function to start recording the write operations. It simply changes the
 *      function pointer to the register write function that keeps recording
 *      the register address and the register value
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *
 * RETURN:
 *      void
 */
void halRegBckup_StartRecord(tpAniSirGlobal pMac, tANI_U32 mode)
{
    pMac->hal.RegBckupParam.mode = mode;
    pMac->hal.funcWriteReg = halRegBckup_RecordWriteRegister;
}

/*
 * DESCRIPTION:
 *      API Function to stop recording the write operations. It simply changes the
 *      function pointer to the normal write function
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *
 * RETURN:
 *      void
 */
void halRegBckup_StopRecord(tpAniSirGlobal pMac)
{
    pMac->hal.funcWriteReg = halRegBckup_NormalWriteRegister;
}

/*
 * DESCRIPTION:
 *      Routine to write RF register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_RFRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_SUCCESS;
    // Enable this code once the RF registers are finalized
    tRegisterEntry *pRegList = NULL;
    tANI_U32 regCount;

    pRegList = aVolansRFSetup;
    regCount = sizeof(aVolansRFSetup)/sizeof(tRegisterEntry);

#ifndef ADU_MEM_OPT_ENABLED
    // Write the RF Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
            return status;
    }
#else
    status = halRegBckup_Optimized(pMac, pAddr, pRegList, regCount);
#endif /* ADU_MEM_OPT_ENABLED */
    return status;
}

#ifdef VOLANS_PHY_TX_OPT_ENABLED
/*
 * DESCRIPTION:
 *      Routine to write RF register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_PhyRFTxRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_SUCCESS;
    // Enable this code once the RF registers are finalized
    tRegisterEntry *pRegList = NULL;
    tANI_U32 regCount;

    pRegList = aVolansPhyRFTxSetup;
    regCount = sizeof(aVolansPhyRFTxSetup)/sizeof(tRegisterEntry);

#ifndef ADU_MEM_OPT_ENABLED
    // Write the RF Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
            return status;
    }
#else
    status = halRegBckup_Optimized(pMac, pAddr, pRegList, regCount);
#endif /* ADU_MEM_OPT_ENABLED */

    return status;
}
#endif /* VOLANS_PHY_TX_OPT_ENABLED */

/*
 * DESCRIPTION:
 *      Routine to write PostBmuStart register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_PostBmuStartRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    tHalRegBckup *pRegBckup = &pMac->hal.RegBckupParam;
    eHalStatus status = eHAL_STATUS_FAILURE;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = PostBmuStartRegList;
    regCount = sizeof(PostBmuStartRegList)/sizeof(tRegisterEntry);

#ifndef ADU_MEM_OPT_ENABLED
    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }
#else
    status = halRegBckup_Optimized(pMac, pAddr, pRegList, regCount);
    if(status != eHAL_STATUS_SUCCESS) {
            return status;
    }
#endif /* ADU_MEM_OPT_ENABLED */

    pRegBckup->regListTPCGainLutStartAddr = *pAddr;

    //account for TPC gain lut registers. These are updated in fw before power collapse
    *pAddr = *pAddr + TPC_GAIN_LUT_ADU_REINIT_SIZE;
    return status;
}

/*
 * DESCRIPTION:
 *      Routine to write PreBmuStart register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_PreBmuStartRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = PreBMUStartRegList;
    regCount = sizeof(PreBMUStartRegList)/sizeof(tRegisterEntry);

#ifndef ADU_MEM_OPT_ENABLED
    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }
#else
    status = halRegBckup_Optimized(pMac, pAddr, pRegList, regCount);
#endif /* ADU_MEM_OPT_ENABLED  */
    return status;
}

/*
 * DESCRIPTION:
 *      Routine to write Volatile register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */

eHalStatus halRegBckup_VolatileRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = volatileRegList;
    regCount = sizeof(volatileRegList)/sizeof(tRegisterEntry);

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    return status;
}


eHalStatus halRegBckup_InsertOverrideRegList(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tHalRegBckup *pRegBckup = &pMac->hal.RegBckupParam;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = dummyRegList;
    regCount = sizeof(dummyRegList)/sizeof(tRegisterEntry);

    pRegBckup->overrideRegListStartAddr = *pAddr;

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    return status;
}



/* Function to insert a register entry in the ADU reinit table in device
 * memory */
eHalStatus halRegBckup_InsertRegEntry(tpAniSirGlobal pMac, tANI_U32 index,
        tANI_U32 regAddr, tANI_U32 regValue, tANI_U32 hostFilled)
{
    tANI_U8 psState;
    tANI_U32 memAddr;

    HALLOGE(halLog(pMac, LOGE, FL("Inserting (Reg/Val) (0x%08x, 0x%08x) in ADU mem @ (indx=%d, start addr=0x%08x)"),
        regAddr, regValue, index, pMac->hal.RegBckupParam.overrideRegListStartAddr));

    // Index should not be greater than the dummy register list size
    if(index < (sizeof(dummyRegList)/sizeof(tRegisterEntry))) {

        // If register address is zero, reinitialize the values in that index
        // to carry dummy wait commands of 1 clock cycle
        if (regAddr) {
            if (hostFilled) {
                regAddr |= HAL_REG_HOST_FILLED;
            }
            dummyRegList[index].address = regAddr;
            dummyRegList[index].value   = regValue;
        } else {
            dummyRegList[index].address = HAL_REG_REINIT_WAIT_CMD|0x1;
            dummyRegList[index].value   = HAL_REG_REINIT_WAIT_CMD|0x1;
        }
    } else {
        HALLOGE(halLog(pMac, LOGE, FL("Index %d > Max %d"), index, (sizeof(dummyRegList)/sizeof(tRegisterEntry))));
        return eHAL_STATUS_FAILURE;
    }

    // If already in powersave write into the ADU reg-backup in device memory
    psState = halPS_GetState(pMac);
    if(psState != HAL_PWR_SAVE_ACTIVE_STATE) {
        memAddr = (pMac->hal.RegBckupParam.overrideRegListStartAddr);
        // Increment the address to point to the index
        memAddr += (index*(sizeof(tRegisterEntry)));

        HALLOGE(halLog(pMac, LOGE, FL("In PS, inserting (Reg/Val) (0x%08x, 0x%08x) in ADU mem @ 0x%08x (indx=%d, start addr=0x%08x)"),
            regAddr, regValue, memAddr, index, pMac->hal.RegBckupParam.overrideRegListStartAddr));

        // Write into the device memory
        halRegBckup_WriteRegList(pMac, &dummyRegList[index], 1, &memAddr);

        if(!hostFilled) {
            Qwlanfw_SysCfgType *pFwConfig = (Qwlanfw_SysCfgType *)pMac->hal.FwParam.pFwConfig;
            tANI_U32 offset = (tANI_U32)&((Qwlanfw_SysCfgType *)0)->uRegWriteCount;

            // Increment the register write count in the FW system config
            // so that FW backups all the register
            pFwConfig->uRegWriteCount++;

            // Update the sytem config
            halFW_UpdateSystemConfig(pMac,
                    pMac->hal.FwParam.fwSysConfigAddr + offset,
                    (tANI_U8*)&pFwConfig->uRegWriteCount, sizeof(tANI_U32));
        }

    }
    return eHAL_STATUS_SUCCESS;
}

#ifdef ADU_MEM_OPT_ENABLED
/*
 * DESCRIPTION:
 *      Routine to write the given register list to the ADU reinit address 
 *      in an optimized way. This routine optimizes the registers based on 
 *      ADU batch commands wherever it finds contigous registers in the passed list.
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *      pRegList: Register List that should be written to the memory
 *      regCount: Number of registers in the list
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */

eHalStatus halRegBckup_Optimized(tpAniSirGlobal pMac, tANI_U32 *pAddr, tRegisterEntry *pRegList, tANI_U32 regCount)
{
    eHalStatus status = eHAL_STATUS_SUCCESS;
    tANI_U32 i, data_cnt, regCurIndex = 0;
    tANI_U32 *regMem;
    tANI_U32 *optMem;

    /* Allocate max possible memory. This is needed in case if
       there are no contiguous registers at all in the list */
    status = palAllocateMemory(pMac->hHdd, (void **)&regMem, regCount * (sizeof(tANI_U32) * 2));
    if (status != eHAL_STATUS_SUCCESS)
    {
      HALLOGE(halLog(pMac, LOGE, FL("regMem allocation Failed, size = %d\n"), regCount * 8));
      return eHAL_STATUS_FAILURE;
    }

    /* Allocate memory to store contiguous registers' data */
    status = palAllocateMemory(pMac->hHdd, (void **)&optMem, (ADU_BATCH_REG_BKUP_CMD_NUM_REG_MASK * sizeof(tANI_U32)) +
                                                            ADU_BATCH_REG_BKUP_CMD_HEADER_SIZE);
    if (status != eHAL_STATUS_SUCCESS)
{
      HALLOGE(halLog(pMac, LOGE, FL("regMem allocation Failed, size = %d\n"), regCount * 8));
      palFreeMemory(pMac->hHdd, regMem);
      return eHAL_STATUS_FAILURE;
    }

    /* The below loop will run through the each entry in the register table
       passed and form a optimized memory. The logic used for optimization is
       as follows.
       If registers are contiguous, save the (0xB0000000 OR starting address) in
       the first dword. The next dword in memory would say how many registers' data
       are present in the list. From the third dword, it is the actual register datas
       starts till number specified in the second dword. Currently this allows a
       maximum of 255 registers to be saved using one command.
    */
    for (i = 0; i < regCount; i++)
    {
      tAduBatchCommandType cmdBuf = {ADU_BATCH_REG_BKUP_CMD, 0};

      data_cnt = ADU_BATCH_REG_BKUP_CMD_HEADER_SIZE / sizeof(tANI_U32);
      vos_mem_set(optMem, ADU_BATCH_REG_BKUP_CMD_NUM_REG_MASK * sizeof(tANI_U32), 0);
      if ((pRegList[i+1].address - pRegList[i].address) == 4)
      {
        cmdBuf.cmdRegAddr |= pRegList[i].address;
        do
        {
          ++cmdBuf.numRegs;
          optMem[data_cnt] = pRegList[i].value;
          data_cnt++;
          i++;
          if (((data_cnt - 2) >= ADU_BATCH_REG_BKUP_CMD_NUM_REG_MASK-1) ||
               (i + 1 > regCount))
          {
            break;
          }
        } while ((pRegList[i+1].address - pRegList[i].address) == 4);
        ++cmdBuf.numRegs;
        optMem[data_cnt] = pRegList[i].value;
        optMem[0] = cmdBuf.cmdRegAddr;
        optMem[1] = cmdBuf.numRegs;
        vos_mem_copy((tANI_U8 *)&regMem[regCurIndex],
                        (tANI_U8 *)optMem, (optMem[1] * sizeof(tANI_U32)) + ADU_BATCH_REG_BKUP_CMD_HEADER_SIZE);
        regCurIndex += cmdBuf.numRegs + (ADU_BATCH_REG_BKUP_CMD_HEADER_SIZE/sizeof(tANI_U32));
      }
      /* The registers are not contiguous, follow our usual method of
         of storage. i.e address in 1st dword and corresponding data
         in the second
      */
      else
      {
        regMem[regCurIndex++] = pRegList[i].address;
        regMem[regCurIndex++] = pRegList[i].value;
      }
    }

  HALLOGE(halLog(pMac, LOGE, FL("Memory consumed without optimization = %d\n"), regCount * (sizeof(tANI_U32) * 2)));
  HALLOGE(halLog(pMac, LOGE, FL("Memory Consumed with optimization = %d\n"), regCurIndex * sizeof(tANI_U32)));
  HALLOGE(halLog(pMac, LOGE, FL("Memory saved = %d\n"), (regCount * (sizeof(tANI_U32) * 2)) - (regCurIndex * sizeof(tANI_U32))));

  regCount = *pAddr;

  /* Write the optimized list into ADU memory and update the Address */
  status = halWriteDeviceMemory(pMac, (tANI_U32)regCount, (tANI_U8 *)regMem, regCurIndex * sizeof(tANI_U32));

  regCount += (regCurIndex * sizeof(tANI_U32));
  *pAddr = regCount;

  palFreeMemory(pMac->hHdd, optMem);
  palFreeMemory(pMac->hHdd, regMem);
    return status;
}
#endif /* ADU_MEM_OPT_ENABLED */

