

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Thu Dec 26 20:23:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.878|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51801|  51801|  51801|  51801|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51800|  51800|      1850|          -|          -|    28|    no    |
        | + Loop 1.1      |   1848|   1848|        66|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    201|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      15|      4|    -|
|Multiplexer      |        -|      -|       -|     86|    -|
|Register         |        -|      -|     160|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     175|    291|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_1_1_U65  |network_mul_mul_15s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_4_w_s_U  |pointwise_conv2d_fix_4_SeparableConv2D_4_w_s  |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  15|   4|    0|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_240_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln23_2_fu_225_p2   |     +    |      0|  0|  19|          10|          14|
    |add_ln23_fu_231_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln30_fu_284_p2     |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_312_p2       |     +    |      0|  0|  23|          16|          16|
    |in_d_fu_215_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_149_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_195_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_fu_179_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln17_fu_143_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_fu_189_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_fu_209_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln27_fu_271_p3  |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 201|         108|          99|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |buffer_0_reg_109  |   9|          2|   16|         32|
    |in_d_0_reg_121    |   9|          2|    5|         10|
    |out_h_0_reg_87    |   9|          2|    5|         10|
    |out_w_0_reg_98    |   9|          2|    5|         10|
    |phi_mul_reg_132   |   9|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             |  86|         18|   46|         98|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_4_w_3_reg_388  |  15|   0|   15|          0|
    |add_ln23_2_reg_368             |  14|   0|   14|          0|
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |buffer_0_reg_109               |  16|   0|   16|          0|
    |in_d_0_reg_121                 |   5|   0|    5|          0|
    |in_d_reg_363                   |   5|   0|    5|          0|
    |input_load_reg_383             |  16|   0|   16|          0|
    |out_h_0_reg_87                 |   5|   0|    5|          0|
    |out_h_reg_327                  |   5|   0|    5|          0|
    |out_w_0_reg_98                 |   5|   0|    5|          0|
    |out_w_reg_345                  |   5|   0|    5|          0|
    |phi_mul_reg_132                |  14|   0|   14|          0|
    |sext_ln23_reg_337              |  13|   0|   15|          2|
    |sub_ln23_reg_332               |   9|   0|   11|          2|
    |trunc_ln1_reg_393              |  16|   0|   16|          0|
    |zext_ln20_1_reg_355            |   5|   0|   14|          9|
    |zext_ln20_reg_350              |   5|   0|   11|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 160|   0|  179|         19|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h, %.preheader4.loopexit ]"   --->   Operation 10 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 11 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 12 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 13 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %4, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 16 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln23_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 17 'bitconcatenate' 'shl_ln23_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %shl_ln23_7 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 18 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 19 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %sub_ln23 to i15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 20 'sext' 'sext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 21 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 22 'speclooptripcount' 'empty_17' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 24 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 26 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 27 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader4.loopexit, label %0" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 29 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %out_w_0 to i14" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 30 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 31 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 32 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.87>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_0 = phi i16 [ -10739, %0 ], [ %buffer, %2 ]"   --->   Operation 33 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %2 ]"   --->   Operation 34 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln23_2, %2 ]" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 35 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 36 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 37 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.78ns)   --->   "%in_d = add i5 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 38 'add' 'in_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %in_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 40 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln23_2 = add i14 784, %phi_mul" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 41 'add' 'add_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 %zext_ln20_1, %phi_mul" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 42 'add' 'add_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i14 %add_ln23 to i15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 43 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.81ns)   --->   "%add_ln23_1 = add i15 %sext_ln23, %zext_ln23_2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 44 'add' 'add_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i15 %add_ln23_1 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 45 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i32 %sext_ln23_1 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 46 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 47 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 48 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i4 %trunc_ln23 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 49 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_2 = getelementptr [16 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 50 'getelementptr' 'SeparableConv2D_4_w_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 51 'load' 'SeparableConv2D_4_w_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i16 %buffer_0 to i15" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 52 'trunc' 'trunc_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0, i32 15)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 53 'bitselect' 'tmp' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.75ns)   --->   "%select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln20" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 54 'select' 'select_ln27' <Predicate = (icmp_ln20)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i15 %select_ln27 to i16" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 55 'zext' 'zext_ln27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.63ns)   --->   "%add_ln30 = add i11 %sub_ln23, %zext_ln20" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 56 'add' 'add_ln30' <Predicate = (icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i11 %add_ln30 to i32" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 57 'sext' 'sext_ln30' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 58 'zext' 'zext_ln30' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 59 'getelementptr' 'output_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store i16 %zext_ln27, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 60 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 61 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 63 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'load' 'SeparableConv2D_4_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %input_load to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'sext' 'sext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i15 %SeparableConv2D_4_w_3 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 65 'sext' 'sext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln23 = mul i30 %sext_ln23_3, %sext_ln23_2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 66 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 67 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 68 [1/1] (2.07ns)   --->   "%buffer = add i16 %buffer_0, %trunc_ln1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 68 'add' 'buffer' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (speclooptripcount) [ 00000000]
br_ln17               (br               ) [ 01111111]
out_h_0               (phi              ) [ 00100000]
icmp_ln17             (icmp             ) [ 00111111]
empty_14              (speclooptripcount) [ 00000000]
out_h                 (add              ) [ 01111111]
br_ln17               (br               ) [ 00000000]
shl_ln                (bitconcatenate   ) [ 00000000]
zext_ln23             (zext             ) [ 00000000]
shl_ln23_7            (bitconcatenate   ) [ 00000000]
zext_ln23_1           (zext             ) [ 00000000]
sub_ln23              (sub              ) [ 00011111]
sext_ln23             (sext             ) [ 00011111]
br_ln18               (br               ) [ 00111111]
empty_17              (speclooptripcount) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
out_w_0               (phi              ) [ 00010000]
icmp_ln18             (icmp             ) [ 00111111]
empty_15              (speclooptripcount) [ 00000000]
out_w                 (add              ) [ 00111111]
br_ln18               (br               ) [ 00000000]
zext_ln20             (zext             ) [ 00001111]
zext_ln20_1           (zext             ) [ 00001111]
br_ln20               (br               ) [ 00111111]
br_ln0                (br               ) [ 01111111]
buffer_0              (phi              ) [ 00001111]
in_d_0                (phi              ) [ 00001000]
phi_mul               (phi              ) [ 00001000]
icmp_ln20             (icmp             ) [ 00111111]
empty_16              (speclooptripcount) [ 00000000]
in_d                  (add              ) [ 00111111]
br_ln20               (br               ) [ 00000000]
trunc_ln23            (trunc            ) [ 00000000]
add_ln23_2            (add              ) [ 00111111]
add_ln23              (add              ) [ 00000000]
zext_ln23_2           (zext             ) [ 00000000]
add_ln23_1            (add              ) [ 00000000]
sext_ln23_1           (sext             ) [ 00000000]
zext_ln23_3           (zext             ) [ 00000000]
input_addr            (getelementptr    ) [ 00000100]
zext_ln23_4           (zext             ) [ 00000000]
SeparableConv2D_4_w_2 (getelementptr    ) [ 00000100]
trunc_ln20            (trunc            ) [ 00000000]
tmp                   (bitselect        ) [ 00000000]
select_ln27           (select           ) [ 00000000]
zext_ln27             (zext             ) [ 00000000]
add_ln30              (add              ) [ 00000000]
sext_ln30             (sext             ) [ 00000000]
zext_ln30             (zext             ) [ 00000000]
output_addr           (getelementptr    ) [ 00000000]
store_ln30            (store            ) [ 00000000]
br_ln18               (br               ) [ 00111111]
input_load            (load             ) [ 00000010]
SeparableConv2D_4_w_3 (load             ) [ 00000010]
sext_ln23_2           (sext             ) [ 00000000]
sext_ln23_3           (sext             ) [ 00000000]
mul_ln23              (mul              ) [ 00000000]
trunc_ln1             (partselect       ) [ 00000001]
buffer                (add              ) [ 00111111]
br_ln20               (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="SeparableConv2D_4_w_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="15" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_w_2/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_w_3/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln30_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="87" class="1005" name="out_h_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="1"/>
<pin id="89" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="out_h_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="out_w_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_w_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="buffer_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="1"/>
<pin id="111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="buffer_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="in_d_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="in_d_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="phi_mul_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="1"/>
<pin id="134" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="phi_mul_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln17_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_h_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="5" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln23_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln23_7_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_7/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln23_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub_ln23_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln23_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln18_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="out_w_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln20_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln20_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln20_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="in_d_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln23_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln23_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="14" slack="0"/>
<pin id="228" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln23_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="0" index="1" bw="14" slack="0"/>
<pin id="234" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln23_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln23_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="2"/>
<pin id="242" dir="0" index="1" bw="14" slack="0"/>
<pin id="243" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln23_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln23_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln23_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln20_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln27_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="15" slack="0"/>
<pin id="274" dir="0" index="2" bw="15" slack="0"/>
<pin id="275" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln27_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln30_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="2"/>
<pin id="286" dir="0" index="1" bw="5" slack="1"/>
<pin id="287" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln30_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln30_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln23_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_2/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln23_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="1"/>
<pin id="302" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_3/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="30" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="buffer_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="3"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/7 "/>
</bind>
</comp>

<comp id="317" class="1007" name="mul_ln23_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/6 "/>
</bind>
</comp>

<comp id="327" class="1005" name="out_h_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="332" class="1005" name="sub_ln23_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="2"/>
<pin id="334" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="337" class="1005" name="sext_ln23_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="2"/>
<pin id="339" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="345" class="1005" name="out_w_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln20_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="1"/>
<pin id="352" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln20_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="1"/>
<pin id="357" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="in_d_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="368" class="1005" name="add_ln23_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="14" slack="0"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="input_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="1"/>
<pin id="375" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="SeparableConv2D_4_w_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="input_load_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="388" class="1005" name="SeparableConv2D_4_w_3_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="15" slack="1"/>
<pin id="390" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_3 "/>
</bind>
</comp>

<comp id="393" class="1005" name="trunc_ln1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="buffer_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="1"/>
<pin id="400" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="91" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="91" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="91" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="91" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="163" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="102" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="102" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="102" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="102" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="125" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="125" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="125" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="136" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="136" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="257"><net_src comp="221" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="262"><net_src comp="113" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="113" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="259" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="291"><net_src comp="284" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="109" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="300" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="297" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="330"><net_src comp="149" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="335"><net_src comp="179" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="340"><net_src comp="185" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="348"><net_src comp="195" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="353"><net_src comp="201" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="358"><net_src comp="205" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="366"><net_src comp="215" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="371"><net_src comp="225" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="376"><net_src comp="48" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="381"><net_src comp="61" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="386"><net_src comp="55" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="391"><net_src comp="68" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="396"><net_src comp="303" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="401"><net_src comp="312" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
	Port: SeparableConv2D_4_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {4 5 }
	Port: pointwise_conv2d_fix.4 : SeparableConv2D_4_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		out_h : 1
		br_ln17 : 2
		shl_ln : 1
		zext_ln23 : 2
		shl_ln23_7 : 1
		zext_ln23_1 : 2
		sub_ln23 : 3
		sext_ln23 : 4
	State 3
		icmp_ln18 : 1
		out_w : 1
		br_ln18 : 2
		zext_ln20 : 1
		zext_ln20_1 : 1
	State 4
		icmp_ln20 : 1
		in_d : 1
		br_ln20 : 2
		trunc_ln23 : 1
		add_ln23_2 : 1
		add_ln23 : 1
		zext_ln23_2 : 2
		add_ln23_1 : 3
		sext_ln23_1 : 4
		zext_ln23_3 : 5
		input_addr : 6
		input_load : 7
		zext_ln23_4 : 2
		SeparableConv2D_4_w_2 : 3
		SeparableConv2D_4_w_3 : 4
		trunc_ln20 : 1
		tmp : 1
		select_ln27 : 2
		zext_ln27 : 3
		sext_ln30 : 1
		zext_ln30 : 2
		output_addr : 3
		store_ln30 : 4
	State 5
	State 6
		mul_ln23 : 1
		trunc_ln1 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |    out_h_fu_149    |    0    |    0    |    15   |
|          |    out_w_fu_195    |    0    |    0    |    15   |
|          |     in_d_fu_215    |    0    |    0    |    15   |
|    add   |  add_ln23_2_fu_225 |    0    |    0    |    19   |
|          |   add_ln23_fu_231  |    0    |    0    |    19   |
|          |  add_ln23_1_fu_240 |    0    |    0    |    19   |
|          |   add_ln30_fu_284  |    0    |    0    |    13   |
|          |    buffer_fu_312   |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln17_fu_143  |    0    |    0    |    11   |
|   icmp   |  icmp_ln18_fu_189  |    0    |    0    |    11   |
|          |  icmp_ln20_fu_209  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln27_fu_271 |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln23_fu_179  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln23_fu_317  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_155   |    0    |    0    |    0    |
|          |  shl_ln23_7_fu_167 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln23_fu_163  |    0    |    0    |    0    |
|          | zext_ln23_1_fu_175 |    0    |    0    |    0    |
|          |  zext_ln20_fu_201  |    0    |    0    |    0    |
|          | zext_ln20_1_fu_205 |    0    |    0    |    0    |
|   zext   | zext_ln23_2_fu_236 |    0    |    0    |    0    |
|          | zext_ln23_3_fu_249 |    0    |    0    |    0    |
|          | zext_ln23_4_fu_254 |    0    |    0    |    0    |
|          |  zext_ln27_fu_279  |    0    |    0    |    0    |
|          |  zext_ln30_fu_292  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln23_fu_185  |    0    |    0    |    0    |
|          | sext_ln23_1_fu_245 |    0    |    0    |    0    |
|   sext   |  sext_ln30_fu_288  |    0    |    0    |    0    |
|          | sext_ln23_2_fu_297 |    0    |    0    |    0    |
|          | sext_ln23_3_fu_300 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln23_fu_221 |    0    |    0    |    0    |
|          |  trunc_ln20_fu_259 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_263     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|  trunc_ln1_fu_303  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   200   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_4_w_2_reg_378|    4   |
|SeparableConv2D_4_w_3_reg_388|   15   |
|      add_ln23_2_reg_368     |   14   |
|       buffer_0_reg_109      |   16   |
|        buffer_reg_398       |   16   |
|        in_d_0_reg_121       |    5   |
|         in_d_reg_363        |    5   |
|      input_addr_reg_373     |   14   |
|      input_load_reg_383     |   16   |
|        out_h_0_reg_87       |    5   |
|        out_h_reg_327        |    5   |
|        out_w_0_reg_98       |    5   |
|        out_w_reg_345        |    5   |
|       phi_mul_reg_132       |   14   |
|      sext_ln23_reg_337      |   15   |
|       sub_ln23_reg_332      |   11   |
|      trunc_ln1_reg_393      |   16   |
|     zext_ln20_1_reg_355     |   14   |
|      zext_ln20_reg_350      |   11   |
+-----------------------------+--------+
|            Total            |   206  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   4  |    8   ||    9    |
| buffer_0_reg_109 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   206  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   206  |   227  |
+-----------+--------+--------+--------+--------+
