#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 17 16:51:55 2023
# Process ID: 16296
# Current directory: C:/Users/86134/Desktop/lab/SingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5920 C:\Users\86134\Desktop\lab\SingleCycleCPU\SingleCycleCPU.xpr
# Log file: C:/Users/86134/Desktop/lab/SingleCycleCPU/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/SingleCycleCPU\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.719 ; gain = 328.895
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.824 ; gain = 16.930
run all
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/test_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.270 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1962.273 ; gain = 391.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Top.v:7]
INFO: [Synth 8-6157] synthesizing module 'PDU' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU.v:7]
INFO: [Synth 8-6157] synthesizing module 'Receive' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Receive.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Receive.v:86]
INFO: [Synth 8-6155] done synthesizing module 'Receive' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Receive.v:9]
INFO: [Synth 8-6157] synthesizing module 'Send' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Send.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Send.v:92]
INFO: [Synth 8-6155] done synthesizing module 'Send' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Send.v:8]
INFO: [Synth 8-6157] synthesizing module 'Ded' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Ded.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Ded' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Ded.v:8]
INFO: [Synth 8-6157] synthesizing module 'Memory_Map' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Memory_Map.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Memory_Map.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Map' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Memory_Map.v:6]
INFO: [Synth 8-6157] synthesizing module 'PDU_ctrl' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:173]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:348]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:383]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:365]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:418]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:444]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:455]
INFO: [Synth 8-6157] synthesizing module 'Uout' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:170]
INFO: [Synth 8-6157] synthesizing module 'Hex2ASC' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Hex2ASC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex2ASC' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Hex2ASC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Uout' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Uout.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PDU_ctrl' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU_ctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'Shift_reg' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Shift_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Shift_reg' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Shift_reg.v:10]
INFO: [Synth 8-6157] synthesizing module 'Segment' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Segment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Segment' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Segment.v:8]
INFO: [Synth 8-6155] done synthesizing module 'PDU' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/PDU.v:7]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'ra_dbg' does not match port width (5) of module 'RF' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:83]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Control' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-7071] port 'overflow' of module 'ALU' is unconnected for instance 'alu' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:104]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 5 connections declared, but only 4 given [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:104]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC_SEL' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NPC_SEL' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v:1]
INFO: [Synth 8-6157] synthesizing module 'IMM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IMM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AND' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX1' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX1' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v:1]
INFO: [Synth 8-6157] synthesizing module 'CHECK_DATA_SEL' [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CHECK_DATA_SEL' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/.Xil/Vivado-16296-LAPTOP-R672LTNG/realtime/DM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/.Xil/Vivado-16296-LAPTOP-R672LTNG/realtime/DM_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'DM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:25]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/86134/Desktop/lab/SingleCycleCPU/.Xil/Vivado-16296-LAPTOP-R672LTNG/realtime/IM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/.Xil/Vivado-16296-LAPTOP-R672LTNG/realtime/IM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/Top.v:7]
WARNING: [Synth 8-7129] Port im_addr[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port im_addr[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[1] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_addr[0] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[31] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[30] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[29] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[28] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[27] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[26] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[25] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[24] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[23] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[22] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[21] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[20] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[19] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[18] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[17] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[16] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[15] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[14] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[13] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[12] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[11] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[10] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[9] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_check_addr[8] in module MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[31] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[30] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[29] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[28] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[27] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[26] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[25] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[24] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[23] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[22] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[21] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[20] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[19] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[18] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[17] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[16] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[15] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[14] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[13] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[12] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[11] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[10] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[9] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port check_addr[8] in module CHECK_DATA_SEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[6] in module IMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[5] in module IMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[4] in module IMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[3] in module IMM is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.285 ; gain = 499.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.285 ; gain = 499.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.285 ; gain = 499.066
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/DM.dcp' for cell 'memory/dm'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/IM.dcp' for cell 'memory/im'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2083.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]
Finished Parsing XDC File [C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2180.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2192.867 ; gain = 621.648
78 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2192.867 ; gain = 747.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 17:14:02 2023...
