Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yoons/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 06e4189988e044f7ba9865428459ecad --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_UART_behav xil_defaultlib.tb_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_generator
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.baudrate_generator_startSignal
Compiling module xil_defaultlib.Receiver
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.tb_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_UART_behav
