<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sasebo-w-unified-iseproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CHIP_SASEBO_W_VCP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CHIP_SASEBO_W_VCP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CHIP_SASEBO_W_VCP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIP_SASEBO_W_VCP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CHIP_SASEBO_W_VCP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CHIP_SASEBO_W_VCP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CHIP_SASEBO_W_VCP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CHIP_SASEBO_W_VCP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CHIP_SASEBO_W_VCP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIP_SASEBO_W_VCP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CHIP_SASEBO_W_VCP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIP_SASEBO_W_VCP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CHIP_SASEBO_W_VCP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CHIP_SASEBO_W_VCP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CHIP_SASEBO_W_VCP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIP_SASEBO_W_VCP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CHIP_SASEBO_W_VCP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIP_SASEBO_W_VCP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CHIP_SASEBO_W_VCP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SASEBO_W_VCP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SASEBO_W_VCP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SASEBO_W_VCP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIP_SASEBO_W_VCP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CHIP_SASEBO_W_VCP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CHIP_SASEBO_W_VCP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SASEBO_W_VCP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chip_sasebo_w_vcp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chip_sasebo_w_vcp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chip_sasebo_w_vcp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/fifoonly_adcfifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/fifoonly_adcfifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/fifoonly_adcfifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/fifoonly_adcfifo.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/fifoonly_adcfifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1357494921" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1357494921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357494921" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3916131124855893517" xil_pn:start_ts="1357494921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357698271" xil_pn:in_ck="-8454252796316850234" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-739766923959501810" xil_pn:start_ts="1357698271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_usb_echo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_usb_echo.v"/>
      <outfile xil_pn:name="ipcore_dir/fifoonly_adcfifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifoonly_adcfifo.v"/>
      <outfile xil_pn:name="ipcore_dir/scfifo_write.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scfifo_write.v"/>
    </transform>
    <transform xil_pn:end_ts="1353690385" xil_pn:in_ck="3501323628157561321" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1353690385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357494921" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1135716848667896267" xil_pn:start_ts="1357494921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357494921" xil_pn:in_ck="3501323628157561321" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1357494921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357494921" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1461179847441706392" xil_pn:start_ts="1357494921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357698294" xil_pn:in_ck="-678004307503602133" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2516091693191830080" xil_pn:start_ts="1357698271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.lso"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.ngc"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.ngr"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.prj"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.stx"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.syr"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.xst"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1357674696" xil_pn:in_ck="-7601827143583753851" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6225106230656677216" xil_pn:start_ts="1357674696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357698302" xil_pn:in_ck="-5990127248138592536" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7359285127891417713" xil_pn:start_ts="1357698294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.bld"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.ngd"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1357698343" xil_pn:in_ck="314177610605569706" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5657126474599326901" xil_pn:start_ts="1357698302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.pcf"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_map.map"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_map.mrp"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_map.ncd"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_map.ngm"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_map.xrpt"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_summary.xml"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1357698394" xil_pn:in_ck="6147506910323933123" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1357698343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.ncd"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.pad"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.par"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.ptwx"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.unroutes"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.xpi"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_pad.csv"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_pad.txt"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1357698434" xil_pn:in_ck="-313840905337388255" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1357698394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chip_sasebo_w_vcp.bgn"/>
      <outfile xil_pn:name="chip_sasebo_w_vcp.bit"/>
      <outfile xil_pn:name="chip_sasebo_w_vcp.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1357698394" xil_pn:in_ck="6571740578845898790" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1357698382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.twr"/>
      <outfile xil_pn:name="CHIP_SASEBO_W_VCP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
