// Seed: 1290256809
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor  id_3,
    input tri0 id_4
    , id_6
);
  uwire id_7, id_8 = 1;
  wire  id_9;
  tri0  id_10 = 1'h0 ? id_3 : 1;
  always id_6 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input logic id_4,
    input tri1 id_5,
    input logic id_6,
    input tri id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output logic id_12,
    output supply1 id_13
);
  reg id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  final id_12 <= id_4;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_2,
      id_9
  );
  assign modCall_1.id_3 = 0;
  wire id_23;
  tri0 id_24 = id_10;
  supply1 id_25 = 1;
  assign id_21 = 1;
  always id_16 <= id_6;
  wire id_26, id_27, id_28;
endmodule
