-- OR Gate using MUX
entity ORMux is
	port( i: in std_logic_vector(1 downto 0);
	z: out std_logic
	);
end entity;

architecture Encode of FourByTwoEncode is
	component TwoByOneMux is 
		port (i : in std_logic_vector(1 downto 0);
		sel : in std_logic; 
		z : out std_logic);
	end component;
	signal x: std_logic;
begin
	chip1: TwoByOneMux
		port map("10",i(0),x);
	chip2: TwoByOneMux
		port map(x&'1',i(1),z);
end;
