--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44123648 paths analyzed, 1006 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.425ns.
--------------------------------------------------------------------------------
Slack:                  0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_19 (FF)
  Destination:          gl/gc/M_tiles_type_q_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.379ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.710 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_19 to gl/gc/M_tiles_type_q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[21]
                                                       gl/gc/M_tiles_type_q_19
    SLICE_X19Y50.D4      net (fanout=6)        3.969   gl/gc/M_tiles_type_q[19]
    SLICE_X19Y50.D       Tilo                  0.259   gl/gc/Sh1021
                                                       gl/gc/Sh10211
    SLICE_X20Y48.D6      net (fanout=3)        0.787   gl/gc/Sh1021
    SLICE_X20Y48.D       Tilo                  0.254   gl/gc/Sh19197
                                                       gl/gc/Sh19197
    SLICE_X20Y46.D4      net (fanout=1)        0.676   gl/gc/Sh19197
    SLICE_X20Y46.D       Tilo                  0.254   gl/gc/Sh191910
                                                       gl/gc/Sh191910
    SLICE_X13Y32.B3      net (fanout=2)        1.875   gl/gc/Sh191910
    SLICE_X13Y32.B       Tilo                  0.259   gl/gc/_n3471
                                                       gl/gc/Sh191917
    SLICE_X13Y18.C6      net (fanout=47)       3.369   gl/gc/Sh1919
    SLICE_X13Y18.C       Tilo                  0.259   gl/gc/N45
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o131101
    SLICE_X9Y28.B6       net (fanout=6)        1.392   gl/gc/up_M_up_cond_q[0]_AND_558_o13110
    SLICE_X9Y28.B        Tilo                  0.259   gl/gc/Sh125114
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>12112
    SLICE_X4Y32.B4       net (fanout=1)        1.069   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>12112
    SLICE_X4Y32.B        Tilo                  0.254   gl/gc/N168
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>12114
    SLICE_X4Y33.C4       net (fanout=3)        0.529   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>1211
    SLICE_X4Y33.C        Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d<10>172
                                                       gl/gc/Mmux_M_tiles_type_d1003617
    SLICE_X7Y33.C4       net (fanout=3)        0.538   gl/gc/Mmux_M_tiles_type_d100361
    SLICE_X7Y33.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>176
                                                       gl/gc/Mmux_M_tiles_type_d<10>177
    SLICE_X9Y42.B3       net (fanout=1)        2.060   gl/gc/Mmux_M_tiles_type_d<10>177
    SLICE_X9Y42.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1713
                                                       gl/gc/M_tiles_type_q_47
    -------------------------------------------------  ---------------------------
    Total                                     19.379ns (3.115ns logic, 16.264ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.309ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.676 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y40.C3      net (fanout=2)        0.762   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out3
                                                       gl/gc/level_state[2]_GND_12_o_equal_213_o421
    SLICE_X14Y40.B6      net (fanout=2)        0.401   gl/gc/level_state[2]_GND_12_o_equal_213_o_mmx_out121
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.309ns (3.579ns logic, 15.730ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.283 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B2      net (fanout=7)        0.549   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B       Tilo                  0.254   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2125<1>1
    SLICE_X16Y36.AX      net (fanout=7)        0.803   gl/gc/n2125[1]
    SLICE_X16Y36.BMUX    Taxb                  0.292   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X15Y47.D5      net (fanout=170)      1.763   gl/gc/Maddsub_n25791_2
    SLICE_X15Y47.D       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310_SW3
    SLICE_X15Y47.B1      net (fanout=1)        1.112   gl/gc/N569
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310
    SLICE_X16Y46.B1      net (fanout=1)        0.922   gl/gc/Sh58310
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y40.C3      net (fanout=2)        0.762   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out3
                                                       gl/gc/level_state[2]_GND_12_o_equal_213_o421
    SLICE_X14Y40.B6      net (fanout=2)        0.401   gl/gc/level_state[2]_GND_12_o_equal_213_o_mmx_out121
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (3.971ns logic, 15.335ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.337ns (Levels of Logic = 11)
  Clock Path Skew:      0.013ns (0.630 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_2 to gl/gc/M_tiles_type_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.CQ      Tcko                  0.430   gl/gc/M_player_pos_q_2_2
                                                       gl/gc/M_player_pos_q_2_2
    SLICE_X12Y34.B3      net (fanout=20)       2.078   gl/gc/M_player_pos_q_2_2
    SLICE_X12Y34.B       Tilo                  0.254   gl/gc/Madd_n1543_Madd_cy[4]
                                                       gl/gc/Madd_n1543_Madd_cy<4>11
    SLICE_X7Y38.C1       net (fanout=29)       2.142   gl/gc/Madd_n1543_Madd_cy[4]
    SLICE_X7Y38.C        Tilo                  0.259   gl/gc/Sh258641
                                                       gl/gc/Sh258641
    SLICE_X7Y36.B6       net (fanout=1)        0.563   gl/gc/Sh258641
    SLICE_X7Y36.B        Tilo                  0.259   gl/gc/Sh25883
                                                       gl/gc/Sh258644
    SLICE_X7Y36.D1       net (fanout=2)        0.736   gl/gc/Sh25864
    SLICE_X7Y36.D        Tilo                  0.259   gl/gc/Sh25883
                                                       gl/gc/Sh25883
    SLICE_X12Y31.A3      net (fanout=7)        1.687   gl/gc/Sh25883
    SLICE_X12Y31.A       Tilo                  0.254   gl/gc/_n3429
                                                       gl/gc/Sh25884
    SLICE_X6Y18.D1       net (fanout=26)       3.828   gl/gc/Sh2588
    SLICE_X6Y18.D        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_1903_o1142
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o11421
    SLICE_X7Y37.A3       net (fanout=3)        1.761   gl/gc/left_M_left_cond_q[0]_AND_1903_o1142
    SLICE_X7Y37.A        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>1
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>171
    SLICE_X4Y36.B2       net (fanout=1)        0.758   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>17
    SLICE_X4Y36.B        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>174
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>172
    SLICE_X4Y36.A5       net (fanout=1)        0.247   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>172
    SLICE_X4Y36.A        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>174
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>175
    SLICE_X4Y36.C1       net (fanout=2)        0.549   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>_mmx_out3
    SLICE_X4Y36.C        Tilo                  0.255   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<51>174
                                                       gl/gc/Mmux_M_tiles_type_d<10>1118
    SLICE_X4Y42.A1       net (fanout=1)        1.677   gl/gc/Mmux_M_tiles_type_d<10>1118
    SLICE_X4Y42.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[51]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1119
                                                       gl/gc/M_tiles_type_q_51
    -------------------------------------------------  ---------------------------
    Total                                     19.337ns (3.311ns logic, 16.026ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 12)
  Clock Path Skew:      -0.047ns (0.676 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X21Y43.A3      net (fanout=6)        2.532   gl/gc/M_tiles_type_q[39]
    SLICE_X21Y43.A       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh12211
    SLICE_X21Y43.B1      net (fanout=5)        0.834   gl/gc/Sh1221
    SLICE_X21Y43.B       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh5836_SW1
    SLICE_X19Y45.A4      net (fanout=1)        1.134   gl/gc/N552
    SLICE_X19Y45.A       Tilo                  0.259   gl/gc/N554
                                                       gl/gc/Sh5836
    SLICE_X16Y46.B2      net (fanout=1)        0.998   gl/gc/Sh5836
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y40.C3      net (fanout=2)        0.762   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out3
                                                       gl/gc/level_state[2]_GND_12_o_equal_213_o421
    SLICE_X14Y40.B6      net (fanout=2)        0.401   gl/gc/level_state[2]_GND_12_o_equal_213_o_mmx_out121
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (3.589ns logic, 15.684ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.294ns (Levels of Logic = 12)
  Clock Path Skew:      -0.020ns (0.283 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X15Y32.A3      net (fanout=2)        1.150   gl/gc/Sh58315
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y40.C3      net (fanout=2)        0.762   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y40.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out3
                                                       gl/gc/level_state[2]_GND_12_o_equal_213_o421
    SLICE_X14Y40.B6      net (fanout=2)        0.401   gl/gc/level_state[2]_GND_12_o_equal_213_o_mmx_out121
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.294ns (3.862ns logic, 15.432ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.280ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.676 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y43.D4      net (fanout=2)        0.503   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y43.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.B5      net (fanout=1)        0.631   gl/gc/Mmux_M_tiles_type_d<10>132
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.280ns (3.579ns logic, 15.701ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.287ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X20Y30.B2      net (fanout=2)        1.813   gl/gc/Sh58315
    SLICE_X20Y30.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<15>17214
                                                       gl/gc/Sh58316_1
    SLICE_X8Y33.A6       net (fanout=32)       1.304   gl/gc/Sh58316
    SLICE_X8Y33.A        Tilo                  0.254   gl/gc/Sh14861
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o11001
    SLICE_X6Y18.C4       net (fanout=37)       1.959   gl/gc/down_M_down_cond_q[0]_AND_1864_o1100
    SLICE_X6Y18.C        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_1903_o1142
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o241_SW0
    SLICE_X6Y18.B4       net (fanout=1)        0.303   gl/gc/N47
    SLICE_X6Y18.B        Tilo                  0.235   gl/gc/left_M_left_cond_q[0]_AND_1903_o1142
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o241
    SLICE_X9Y27.B6       net (fanout=2)        1.887   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out91
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.A5       net (fanout=1)        0.230   gl/gc/Mmux_M_player_pos_d124
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X15Y36.CX      net (fanout=2)        2.667   gl/gc/M_player_pos_d[3]
    SLICE_X15Y36.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.287ns (3.344ns logic, 15.943ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.277ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.283 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B2      net (fanout=7)        0.549   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B       Tilo                  0.254   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2125<1>1
    SLICE_X16Y36.AX      net (fanout=7)        0.803   gl/gc/n2125[1]
    SLICE_X16Y36.BMUX    Taxb                  0.292   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X15Y47.D5      net (fanout=170)      1.763   gl/gc/Maddsub_n25791_2
    SLICE_X15Y47.D       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310_SW3
    SLICE_X15Y47.B1      net (fanout=1)        1.112   gl/gc/N569
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310
    SLICE_X16Y46.B1      net (fanout=1)        0.922   gl/gc/Sh58310
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y43.D4      net (fanout=2)        0.503   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y43.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.B5      net (fanout=1)        0.631   gl/gc/Mmux_M_tiles_type_d<10>132
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.277ns (3.971ns logic, 15.306ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_player_pos_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.265ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.683 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_player_pos_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X9Y18.C1       net (fanout=50)       2.965   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X9Y18.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o2011
    SLICE_X9Y18.A2       net (fanout=2)        0.547   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out61
    SLICE_X9Y18.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X9Y27.B4       net (fanout=1)        1.031   gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.A5       net (fanout=1)        0.230   gl/gc/Mmux_M_player_pos_d124
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X15Y36.CX      net (fanout=2)        2.667   gl/gc/M_player_pos_d[3]
    SLICE_X15Y36.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.265ns (3.114ns logic, 16.151ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.244ns (Levels of Logic = 12)
  Clock Path Skew:      -0.047ns (0.676 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X21Y43.A3      net (fanout=6)        2.532   gl/gc/M_tiles_type_q[39]
    SLICE_X21Y43.A       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh12211
    SLICE_X21Y43.B1      net (fanout=5)        0.834   gl/gc/Sh1221
    SLICE_X21Y43.B       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh5836_SW1
    SLICE_X19Y45.A4      net (fanout=1)        1.134   gl/gc/N552
    SLICE_X19Y45.A       Tilo                  0.259   gl/gc/N554
                                                       gl/gc/Sh5836
    SLICE_X16Y46.B2      net (fanout=1)        0.998   gl/gc/Sh5836
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y43.D4      net (fanout=2)        0.503   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y43.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.B5      net (fanout=1)        0.631   gl/gc/Mmux_M_tiles_type_d<10>132
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.244ns (3.589ns logic, 15.655ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.294ns (Levels of Logic = 10)
  Clock Path Skew:      0.005ns (0.622 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_2 to gl/gc/M_tiles_type_q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.CQ      Tcko                  0.430   gl/gc/M_player_pos_q_2_2
                                                       gl/gc/M_player_pos_q_2_2
    SLICE_X12Y44.A3      net (fanout=20)       2.372   gl/gc/M_player_pos_q_2_2
    SLICE_X12Y44.A       Tilo                  0.254   gl/gc/_n3975
                                                       gl/gc/Madd_n1147_Madd_xor<3>11
    SLICE_X4Y28.D2       net (fanout=71)       2.541   gl/gc/n1147<3>1
    SLICE_X4Y28.CMUX     Topdc                 0.456   gl/gc/Sh1464
                                                       gl/gc/Sh19193_F
                                                       gl/gc/Sh19193
    SLICE_X13Y32.A5      net (fanout=1)        1.280   gl/gc/Sh19193
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/_n3471
                                                       gl/gc/Sh19195
    SLICE_X13Y32.B1      net (fanout=2)        0.827   gl/gc/Sh19195
    SLICE_X13Y32.B       Tilo                  0.259   gl/gc/_n3471
                                                       gl/gc/Sh191917
    SLICE_X13Y18.C6      net (fanout=47)       3.369   gl/gc/Sh1919
    SLICE_X13Y18.C       Tilo                  0.259   gl/gc/N45
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o131101
    SLICE_X9Y28.B6       net (fanout=6)        1.392   gl/gc/up_M_up_cond_q[0]_AND_558_o13110
    SLICE_X9Y28.B        Tilo                  0.259   gl/gc/Sh125114
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>12112
    SLICE_X4Y32.B4       net (fanout=1)        1.069   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>12112
    SLICE_X4Y32.B        Tilo                  0.254   gl/gc/N168
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>12114
    SLICE_X4Y33.C4       net (fanout=3)        0.529   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<47>1211
    SLICE_X4Y33.C        Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d<10>172
                                                       gl/gc/Mmux_M_tiles_type_d1003617
    SLICE_X7Y33.C4       net (fanout=3)        0.538   gl/gc/Mmux_M_tiles_type_d100361
    SLICE_X7Y33.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>176
                                                       gl/gc/Mmux_M_tiles_type_d<10>177
    SLICE_X9Y42.B3       net (fanout=1)        2.060   gl/gc/Mmux_M_tiles_type_d<10>177
    SLICE_X9Y42.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1713
                                                       gl/gc/M_tiles_type_q_47
    -------------------------------------------------  ---------------------------
    Total                                     19.294ns (3.317ns logic, 15.977ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_player_pos_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.257ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.679 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_player_pos_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X16Y38.AX      net (fanout=4)        1.530   gl/gc/M_player_pos_d[1]
    SLICE_X16Y38.CLK     Tdick                 0.085   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.257ns (2.710ns logic, 16.547ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.265ns (Levels of Logic = 12)
  Clock Path Skew:      -0.020ns (0.283 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X15Y32.A3      net (fanout=2)        1.150   gl/gc/Sh58315
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X12Y39.A4      net (fanout=65)       1.602   gl/gc/Sh583
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o58411
    SLICE_X12Y39.B3      net (fanout=2)        0.824   gl/gc/down_M_down_cond_q[0]_AND_1864_o5841
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o_mmx_out921
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B1      net (fanout=3)        2.569   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>211
    SLICE_X15Y43.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18_SW0
    SLICE_X15Y43.A1      net (fanout=1)        2.148   gl/gc/N1006
    SLICE_X15Y43.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>18
    SLICE_X15Y43.D4      net (fanout=2)        0.503   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>_mmx_out
    SLICE_X15Y43.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d<10>132
                                                       gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.B5      net (fanout=1)        0.631   gl/gc/Mmux_M_tiles_type_d<10>132
    SLICE_X14Y40.B       Tilo                  0.235   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>134
    SLICE_X14Y40.A5      net (fanout=1)        0.196   gl/gc/Mmux_M_tiles_type_d<10>133
    SLICE_X14Y40.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[25]
                                                       gl/gc/Mmux_M_tiles_type_d<10>137
                                                       gl/gc/M_tiles_type_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.265ns (3.862ns logic, 15.403ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_player_pos_q_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.679 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_player_pos_q_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.CX      net (fanout=4)        1.494   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_3
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (2.739ns logic, 16.511ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_81 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 11)
  Clock Path Skew:      0.070ns (0.778 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X20Y30.B2      net (fanout=2)        1.813   gl/gc/Sh58315
    SLICE_X20Y30.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<15>17214
                                                       gl/gc/Sh58316_1
    SLICE_X8Y33.A6       net (fanout=32)       1.304   gl/gc/Sh58316
    SLICE_X8Y33.A        Tilo                  0.254   gl/gc/Sh14861
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o11001
    SLICE_X8Y20.A6       net (fanout=37)       2.447   gl/gc/down_M_down_cond_q[0]_AND_1864_o1100
    SLICE_X8Y20.A        Tilo                  0.254   gl/gc/N845
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>173
    SLICE_X8Y20.B6       net (fanout=1)        0.143   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>171
    SLICE_X8Y20.B        Tilo                  0.254   gl/gc/N845
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>174
    SLICE_X11Y28.D2      net (fanout=1)        1.395   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>173
    SLICE_X11Y28.D       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>_mmx_out3
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>175
    SLICE_X11Y13.C1      net (fanout=4)        2.236   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<81>_mmx_out3
    SLICE_X11Y13.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2764
                                                       gl/gc/Mmux_M_tiles_type_d2765
    SLICE_X8Y13.B3       net (fanout=1)        0.623   gl/gc/Mmux_M_tiles_type_d2764
    SLICE_X8Y13.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[82]
                                                       gl/gc/Mmux_M_tiles_type_d27610
                                                       gl/gc/M_tiles_type_q_81
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (3.607ns logic, 15.741ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_player_pos_q_1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.679 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_player_pos_q_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.BX      net (fanout=4)        1.491   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_2
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (2.739ns logic, 16.508ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.262ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B2      net (fanout=7)        0.549   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B       Tilo                  0.254   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2125<1>1
    SLICE_X16Y36.AX      net (fanout=7)        0.803   gl/gc/n2125[1]
    SLICE_X16Y36.BMUX    Taxb                  0.292   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X15Y47.D5      net (fanout=170)      1.763   gl/gc/Maddsub_n25791_2
    SLICE_X15Y47.D       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310_SW3
    SLICE_X15Y47.B1      net (fanout=1)        1.112   gl/gc/N569
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310
    SLICE_X16Y46.B1      net (fanout=1)        0.922   gl/gc/Sh58310
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X9Y18.C1       net (fanout=50)       2.965   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X9Y18.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o2011
    SLICE_X9Y18.A2       net (fanout=2)        0.547   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out61
    SLICE_X9Y18.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X9Y27.B4       net (fanout=1)        1.031   gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.A5       net (fanout=1)        0.230   gl/gc/Mmux_M_player_pos_d124
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X15Y36.CX      net (fanout=2)        2.667   gl/gc/M_player_pos_d[3]
    SLICE_X15Y36.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.262ns (3.506ns logic, 15.756ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_player_pos_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (0.683 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_player_pos_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X21Y43.A3      net (fanout=6)        2.532   gl/gc/M_tiles_type_q[39]
    SLICE_X21Y43.A       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh12211
    SLICE_X21Y43.B1      net (fanout=5)        0.834   gl/gc/Sh1221
    SLICE_X21Y43.B       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh5836_SW1
    SLICE_X19Y45.A4      net (fanout=1)        1.134   gl/gc/N552
    SLICE_X19Y45.A       Tilo                  0.259   gl/gc/N554
                                                       gl/gc/Sh5836
    SLICE_X16Y46.B2      net (fanout=1)        0.998   gl/gc/Sh5836
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X9Y18.C1       net (fanout=50)       2.965   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X9Y18.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o2011
    SLICE_X9Y18.A2       net (fanout=2)        0.547   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out61
    SLICE_X9Y18.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X9Y27.B4       net (fanout=1)        1.031   gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.A5       net (fanout=1)        0.230   gl/gc/Mmux_M_player_pos_d124
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X15Y36.CX      net (fanout=2)        2.667   gl/gc/M_player_pos_d[3]
    SLICE_X15Y36.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (3.124ns logic, 16.105ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_player_pos_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.221ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.679 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_player_pos_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X21Y43.A3      net (fanout=6)        2.532   gl/gc/M_tiles_type_q[39]
    SLICE_X21Y43.A       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh12211
    SLICE_X21Y43.B1      net (fanout=5)        0.834   gl/gc/Sh1221
    SLICE_X21Y43.B       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh5836_SW1
    SLICE_X19Y45.A4      net (fanout=1)        1.134   gl/gc/N552
    SLICE_X19Y45.A       Tilo                  0.259   gl/gc/N554
                                                       gl/gc/Sh5836
    SLICE_X16Y46.B2      net (fanout=1)        0.998   gl/gc/Sh5836
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X16Y38.AX      net (fanout=4)        1.530   gl/gc/M_player_pos_d[1]
    SLICE_X16Y38.CLK     Tdick                 0.085   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.221ns (2.720ns logic, 16.501ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.250ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X15Y32.A3      net (fanout=2)        1.150   gl/gc/Sh58315
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X9Y18.C1       net (fanout=50)       2.965   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X9Y18.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o2011
    SLICE_X9Y18.A2       net (fanout=2)        0.547   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out61
    SLICE_X9Y18.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1003611
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X9Y27.B4       net (fanout=1)        1.031   gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X9Y27.A5       net (fanout=1)        0.230   gl/gc/Mmux_M_player_pos_d124
    SLICE_X9Y27.A        Tilo                  0.259   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X15Y36.CX      net (fanout=2)        2.667   gl/gc/M_player_pos_d[3]
    SLICE_X15Y36.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.250ns (3.397ns logic, 15.853ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_player_pos_q_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.214ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.679 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_player_pos_q_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X21Y43.A3      net (fanout=6)        2.532   gl/gc/M_tiles_type_q[39]
    SLICE_X21Y43.A       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh12211
    SLICE_X21Y43.B1      net (fanout=5)        0.834   gl/gc/Sh1221
    SLICE_X21Y43.B       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh5836_SW1
    SLICE_X19Y45.A4      net (fanout=1)        1.134   gl/gc/N552
    SLICE_X19Y45.A       Tilo                  0.259   gl/gc/N554
                                                       gl/gc/Sh5836
    SLICE_X16Y46.B2      net (fanout=1)        0.998   gl/gc/Sh5836
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.CX      net (fanout=4)        1.494   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_3
    -------------------------------------------------  ---------------------------
    Total                                     19.214ns (2.749ns logic, 16.465ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B2      net (fanout=7)        0.549   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B       Tilo                  0.254   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2125<1>1
    SLICE_X16Y36.AX      net (fanout=7)        0.803   gl/gc/n2125[1]
    SLICE_X16Y36.BMUX    Taxb                  0.292   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X15Y47.D5      net (fanout=170)      1.763   gl/gc/Maddsub_n25791_2
    SLICE_X15Y47.D       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310_SW3
    SLICE_X15Y47.B1      net (fanout=1)        1.112   gl/gc/N569
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310
    SLICE_X16Y46.B1      net (fanout=1)        0.922   gl/gc/Sh58310
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.CX      net (fanout=4)        1.494   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_3
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (3.131ns logic, 16.116ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_39 (FF)
  Destination:          gl/gc/M_player_pos_q_1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.679 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_39 to gl/gc/M_player_pos_q_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[39]
                                                       gl/gc/M_tiles_type_q_39
    SLICE_X21Y43.A3      net (fanout=6)        2.532   gl/gc/M_tiles_type_q[39]
    SLICE_X21Y43.A       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh12211
    SLICE_X21Y43.B1      net (fanout=5)        0.834   gl/gc/Sh1221
    SLICE_X21Y43.B       Tilo                  0.259   gl/gc/Sh1261
                                                       gl/gc/Sh5836_SW1
    SLICE_X19Y45.A4      net (fanout=1)        1.134   gl/gc/N552
    SLICE_X19Y45.A       Tilo                  0.259   gl/gc/N554
                                                       gl/gc/Sh5836
    SLICE_X16Y46.B2      net (fanout=1)        0.998   gl/gc/Sh5836
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.BX      net (fanout=4)        1.491   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_2
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (2.749ns logic, 16.462ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.244ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B2      net (fanout=7)        0.549   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B       Tilo                  0.254   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2125<1>1
    SLICE_X16Y36.AX      net (fanout=7)        0.803   gl/gc/n2125[1]
    SLICE_X16Y36.BMUX    Taxb                  0.292   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X15Y47.D5      net (fanout=170)      1.763   gl/gc/Maddsub_n25791_2
    SLICE_X15Y47.D       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310_SW3
    SLICE_X15Y47.B1      net (fanout=1)        1.112   gl/gc/N569
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310
    SLICE_X16Y46.B1      net (fanout=1)        0.922   gl/gc/Sh58310
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.BX      net (fanout=4)        1.491   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_2
    -------------------------------------------------  ---------------------------
    Total                                     19.244ns (3.131ns logic, 16.113ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_9 (FF)
  Destination:          gl/gc/M_player_pos_q_2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.226ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.681 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_9 to gl/gc/M_player_pos_q_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_9
    SLICE_X16Y48.D3      net (fanout=9)        3.906   gl/gc/M_tiles_type_q[9]
    SLICE_X16Y48.D       Tilo                  0.254   gl/gc/Sh14262
                                                       gl/gc/Sh142621
    SLICE_X15Y47.C4      net (fanout=5)        0.912   gl/gc/Sh14262
    SLICE_X15Y47.C       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh5839_SW3
    SLICE_X16Y46.A6      net (fanout=1)        0.583   gl/gc/N564
    SLICE_X16Y46.A       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh5839
    SLICE_X16Y46.B6      net (fanout=1)        0.143   gl/gc/Sh5839
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X14Y16.B1      net (fanout=50)       4.110   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X14Y16.B       Tilo                  0.235   gl/gc/level_state<2>_mmx_out6
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o191
    SLICE_X15Y29.D3      net (fanout=2)        1.949   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out51
    SLICE_X15Y29.D       Tilo                  0.259   gl/gc/Mmux_M_player_pos_d9
                                                       gl/gc/Mmux_M_player_pos_d91
    SLICE_X15Y29.C6      net (fanout=1)        0.143   gl/gc/Mmux_M_player_pos_d9
    SLICE_X15Y29.C       Tilo                  0.259   gl/gc/Mmux_M_player_pos_d9
                                                       gl/gc/Mmux_M_player_pos_d95
    SLICE_X15Y37.CX      net (fanout=3)        1.482   gl/gc/M_player_pos_d[2]
    SLICE_X15Y37.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_2_2
                                                       gl/gc/M_player_pos_q_2_2
    -------------------------------------------------  ---------------------------
    Total                                     19.226ns (2.831ns logic, 16.395ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.254ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B2      net (fanout=7)        0.549   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y38.B       Tilo                  0.254   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2125<1>1
    SLICE_X16Y36.AX      net (fanout=7)        0.803   gl/gc/n2125[1]
    SLICE_X16Y36.BMUX    Taxb                  0.292   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X15Y47.D5      net (fanout=170)      1.763   gl/gc/Maddsub_n25791_2
    SLICE_X15Y47.D       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310_SW3
    SLICE_X15Y47.B1      net (fanout=1)        1.112   gl/gc/N569
    SLICE_X15Y47.B       Tilo                  0.259   gl/gc/N569
                                                       gl/gc/Sh58310
    SLICE_X16Y46.B1      net (fanout=1)        0.922   gl/gc/Sh58310
    SLICE_X16Y46.B       Tilo                  0.254   gl/gc/N537
                                                       gl/gc/Sh58311
    SLICE_X15Y32.A2      net (fanout=2)        1.684   gl/gc/Sh58311
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X16Y38.AX      net (fanout=4)        1.530   gl/gc/M_player_pos_d[1]
    SLICE_X16Y38.CLK     Tdick                 0.085   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.254ns (3.102ns logic, 16.152ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X15Y32.A3      net (fanout=2)        1.150   gl/gc/Sh58315
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.CX      net (fanout=4)        1.494   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_3
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (3.022ns logic, 16.213ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.186 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X15Y32.A3      net (fanout=2)        1.150   gl/gc/Sh58315
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X17Y38.BX      net (fanout=4)        1.491   gl/gc/M_player_pos_d[1]
    SLICE_X17Y38.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_1_3
                                                       gl/gc/M_player_pos_q_1_2
    -------------------------------------------------  ---------------------------
    Total                                     19.232ns (3.022ns logic, 16.210ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_player_pos_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_player_pos_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.525   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.A6      net (fanout=7)        0.401   gl/gc/M_player_pos_q_1_1
    SLICE_X16Y36.AMUX    Topaa                 0.456   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/M_player_pos_q_1_1_rt
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X9Y15.B4       net (fanout=165)      2.882   gl/gc/Maddsub_n25791_1
    SLICE_X9Y15.B        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314_SW1
    SLICE_X9Y15.A1       net (fanout=1)        0.928   gl/gc/N492
    SLICE_X9Y15.A        Tilo                  0.259   gl/gc/N493
                                                       gl/gc/Sh58314
    SLICE_X10Y33.B6      net (fanout=1)        1.569   gl/gc/Sh58314
    SLICE_X10Y33.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<52>213
                                                       gl/gc/Sh58315
    SLICE_X15Y32.A3      net (fanout=2)        1.150   gl/gc/Sh58315
    SLICE_X15Y32.A       Tilo                  0.259   gl/gc/Sh258617
                                                       gl/gc/Sh58316
    SLICE_X8Y27.B2       net (fanout=65)       1.483   gl/gc/Sh583
    SLICE_X8Y27.B        Tilo                  0.254   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011
    SLICE_X10Y17.D2      net (fanout=50)       4.204   gl/gc/down_M_down_cond_q[0]_AND_1864_o1001
    SLICE_X10Y17.CMUX    Topdc                 0.402   gl/gc/left_M_left_cond_q[0]_AND_1903_o1311
                                                       gl/gc/Mmux_M_player_pos_d65_F
                                                       gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A4      net (fanout=1)        2.102   gl/gc/Mmux_M_player_pos_d65
    SLICE_X13Y31.A       Tilo                  0.259   gl/gc/Sh14982
                                                       gl/gc/Mmux_M_player_pos_d69
    SLICE_X16Y38.AX      net (fanout=4)        1.530   gl/gc/M_player_pos_d[1]
    SLICE_X16Y38.CLK     Tdick                 0.085   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (2.993ns logic, 16.249ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[3]/CLK
  Logical resource: gl/up_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[3]/CLK
  Logical resource: gl/up_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[3]/CLK
  Logical resource: gl/up_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[3]/CLK
  Logical resource: gl/up_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[7]/CLK
  Logical resource: gl/up_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[7]/CLK
  Logical resource: gl/up_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[7]/CLK
  Logical resource: gl/up_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[7]/CLK
  Logical resource: gl/up_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[11]/CLK
  Logical resource: gl/up_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[11]/CLK
  Logical resource: gl/up_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[11]/CLK
  Logical resource: gl/up_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[11]/CLK
  Logical resource: gl/up_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[15]/CLK
  Logical resource: gl/up_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[15]/CLK
  Logical resource: gl/up_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[15]/CLK
  Logical resource: gl/up_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[15]/CLK
  Logical resource: gl/up_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[19]/CLK
  Logical resource: gl/up_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[19]/CLK
  Logical resource: gl/up_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[19]/CLK
  Logical resource: gl/up_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/up_cond/M_ctr_q[19]/CLK
  Logical resource: gl/up_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[15].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_21/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[15].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_22/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[15].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_23/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[8].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_21/CK
  Location pin: SLICE_X20Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[8].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[8].tiles/lf2/M_counter_q_22/CK
  Location pin: SLICE_X20Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.425|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44123648 paths, 0 nets, and 18467 connections

Design statistics:
   Minimum period:  19.425ns{1}   (Maximum frequency:  51.480MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 23:02:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



