$date
	Sat Oct  4 13:49:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_avsddac $end
$var reg 10 ! D [9:0] $end
$var reg 1 " EN $end
$var real 1 # VREFH $end
$var real 1 $ VREFL $end
$var real 1 % OUT $end
$scope module uut $end
$var wire 10 & D [9:0] $end
$var wire 1 ' EN $end
$var wire 11 ( Dext [10:0] $end
$var real 1 ) NaN $end
$var real 1 * OUT $end
$var real 1 + VREFH $end
$var real 1 , VREFL $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0 ,
r3.3 +
r0 *
rnan )
b0xxxxxxxxxx (
1'
bx &
r0 %
r0 $
r3.3 #
0"
bx !
$end
#5000
1"
#10000
r3.283870967741935 %
r3.283870967741935 *
b1111111010 (
b1111111010 !
b1111111010 &
#20000
r3.287096774193548 %
r3.287096774193548 *
b1111111011 (
b1111111011 !
b1111111011 &
#30000
r3.290322580645161 %
r3.290322580645161 *
b1111111100 (
b1111111100 !
b1111111100 &
#40000
r3.293548387096774 %
r3.293548387096774 *
b1111111101 (
b1111111101 !
b1111111101 &
#50000
r3.296774193548387 %
r3.296774193548387 *
b1111111110 (
b1111111110 !
b1111111110 &
#60000
r3.3 %
r3.3 *
b1111111111 (
b1111111111 !
b1111111111 &
#300000
