circuit Dispatcher :
  module Dispatcher :
    input clock : Clock
    input reset : UInt<1>
    input io_x_PE : UInt<4>
    input io_y_PE : UInt<4>
    input io_x_0 : UInt<4>
    input io_y_0 : UInt<4>
    input io_x_dest : UInt<4>
    input io_y_dest : UInt<4>
    output io_left : UInt<1>
    output io_right : UInt<1>
    output io_up : UInt<1>
    output io_bottom : UInt<1>
    output io_this_PE : UInt<1>

    node _T_54 = eq(io_x_PE, io_x_0) @[Dispatcher.scala 144:18]
    node _T_55 = lt(io_y_PE, io_y_0) @[Dispatcher.scala 144:40]
    node _T_56 = and(_T_54, _T_55) @[Dispatcher.scala 144:29]
    node _T_16 = sub(io_y_PE, io_y_0) @[Dispatcher.scala 71:31]
    node y_PE_transl = tail(_T_16, 1) @[Dispatcher.scala 71:31]
    node _T_18 = bits(y_PE_transl, 0, 0) @[Dispatcher.scala 73:38]
    node y_PE_transl_odd = eq(_T_18, UInt<1>("h1")) @[Dispatcher.scala 73:42]
    node _T_19 = sub(io_x_dest, io_x_0) @[Dispatcher.scala 74:35]
    node x_dest_transl = tail(_T_19, 1) @[Dispatcher.scala 74:35]
    node _T_20 = sub(io_y_dest, io_y_0) @[Dispatcher.scala 75:35]
    node y_dest_transl = tail(_T_20, 1) @[Dispatcher.scala 75:35]
    node _T_57 = sub(UInt<1>("h0"), y_dest_transl) @[Dispatcher.scala 147:35]
    node _T_58 = tail(_T_57, 1) @[Dispatcher.scala 147:35]
    node _T_59 = add(_T_58, y_PE_transl) @[Dispatcher.scala 147:50]
    node _T_60 = tail(_T_59, 1) @[Dispatcher.scala 147:50]
    node _T_61 = geq(x_dest_transl, _T_60) @[Dispatcher.scala 147:32]
    node _GEN_14 = mux(_T_61, UInt<2>("h2"), UInt<4>("h8")) @[Dispatcher.scala 147:64 Dispatcher.scala 149:30 Dispatcher.scala 152:30]
    node _T_62 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 155:49]
    node _T_63 = tail(_T_62, 1) @[Dispatcher.scala 155:49]
    node _T_64 = leq(x_dest_transl, _T_63) @[Dispatcher.scala 155:32]
    node _GEN_15 = mux(_T_64, UInt<1>("h1"), UInt<4>("h8")) @[Dispatcher.scala 155:63 Dispatcher.scala 157:30 Dispatcher.scala 160:30]
    node _GEN_16 = mux(y_PE_transl_odd, _GEN_14, _GEN_15) @[Dispatcher.scala 146:30]
    node _T_43 = lt(io_x_PE, io_x_0) @[Dispatcher.scala 122:18]
    node _T_44 = eq(io_y_PE, io_y_0) @[Dispatcher.scala 122:38]
    node _T_45 = and(_T_43, _T_44) @[Dispatcher.scala 122:27]
    node _T_15 = sub(io_x_PE, io_x_0) @[Dispatcher.scala 70:31]
    node x_PE_transl = tail(_T_15, 1) @[Dispatcher.scala 70:31]
    node _T_17 = bits(x_PE_transl, 0, 0) @[Dispatcher.scala 72:38]
    node x_PE_transl_odd = eq(_T_17, UInt<1>("h1")) @[Dispatcher.scala 72:42]
    node _T_46 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 125:49]
    node _T_47 = tail(_T_46, 1) @[Dispatcher.scala 125:49]
    node _T_48 = geq(x_dest_transl, _T_47) @[Dispatcher.scala 125:32]
    node _GEN_10 = mux(_T_48, UInt<4>("h8"), UInt<1>("h1")) @[Dispatcher.scala 125:63 Dispatcher.scala 127:30 Dispatcher.scala 130:30]
    node _T_49 = sub(UInt<1>("h0"), y_dest_transl) @[Dispatcher.scala 133:35]
    node _T_50 = tail(_T_49, 1) @[Dispatcher.scala 133:35]
    node _T_51 = add(_T_50, x_PE_transl) @[Dispatcher.scala 133:50]
    node _T_52 = tail(_T_51, 1) @[Dispatcher.scala 133:50]
    node _T_53 = geq(x_dest_transl, _T_52) @[Dispatcher.scala 133:32]
    node _GEN_11 = mux(_T_53, UInt<3>("h4"), UInt<1>("h1")) @[Dispatcher.scala 133:64 Dispatcher.scala 135:30 Dispatcher.scala 138:30]
    node _GEN_12 = mux(x_PE_transl_odd, _GEN_10, _GEN_11) @[Dispatcher.scala 124:30]
    node _T_32 = eq(io_x_PE, io_x_0) @[Dispatcher.scala 100:18]
    node _T_33 = gt(io_y_PE, io_y_0) @[Dispatcher.scala 100:40]
    node _T_34 = and(_T_32, _T_33) @[Dispatcher.scala 100:29]
    node _T_35 = sub(UInt<1>("h0"), y_dest_transl) @[Dispatcher.scala 103:35]
    node _T_36 = tail(_T_35, 1) @[Dispatcher.scala 103:35]
    node _T_37 = add(_T_36, y_PE_transl) @[Dispatcher.scala 103:50]
    node _T_38 = tail(_T_37, 1) @[Dispatcher.scala 103:50]
    node _T_39 = leq(x_dest_transl, _T_38) @[Dispatcher.scala 103:32]
    node _GEN_6 = mux(_T_39, UInt<1>("h1"), UInt<3>("h4")) @[Dispatcher.scala 103:64 Dispatcher.scala 105:30 Dispatcher.scala 108:30]
    node _T_40 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 111:49]
    node _T_41 = tail(_T_40, 1) @[Dispatcher.scala 111:49]
    node _T_42 = geq(x_dest_transl, _T_41) @[Dispatcher.scala 111:32]
    node _GEN_7 = mux(_T_42, UInt<2>("h2"), UInt<3>("h4")) @[Dispatcher.scala 111:63 Dispatcher.scala 113:30 Dispatcher.scala 116:30]
    node _GEN_8 = mux(y_PE_transl_odd, _GEN_6, _GEN_7) @[Dispatcher.scala 102:30]
    node _T_21 = gt(io_x_PE, io_x_0) @[Dispatcher.scala 78:18]
    node _T_22 = eq(io_y_PE, io_y_0) @[Dispatcher.scala 78:38]
    node _T_23 = and(_T_21, _T_22) @[Dispatcher.scala 78:27]
    node _T_24 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 81:49]
    node _T_25 = tail(_T_24, 1) @[Dispatcher.scala 81:49]
    node _T_26 = leq(x_dest_transl, _T_25) @[Dispatcher.scala 81:32]
    node _GEN_2 = mux(_T_26, UInt<3>("h4"), UInt<2>("h2")) @[Dispatcher.scala 81:63 Dispatcher.scala 83:30 Dispatcher.scala 86:30]
    node _T_27 = sub(UInt<1>("h0"), y_dest_transl) @[Dispatcher.scala 89:35]
    node _T_28 = tail(_T_27, 1) @[Dispatcher.scala 89:35]
    node _T_29 = add(_T_28, x_PE_transl) @[Dispatcher.scala 89:50]
    node _T_30 = tail(_T_29, 1) @[Dispatcher.scala 89:50]
    node _T_31 = leq(x_dest_transl, _T_30) @[Dispatcher.scala 89:32]
    node _GEN_3 = mux(_T_31, UInt<4>("h8"), UInt<2>("h2")) @[Dispatcher.scala 89:64 Dispatcher.scala 91:30 Dispatcher.scala 94:30]
    node _GEN_4 = mux(x_PE_transl_odd, _GEN_2, _GEN_3) @[Dispatcher.scala 80:30]
    node _T_12 = eq(io_x_dest, io_x_PE) @[Dispatcher.scala 62:20]
    node _T_13 = eq(io_y_dest, io_y_PE) @[Dispatcher.scala 62:45]
    node _T_14 = and(_T_12, _T_13) @[Dispatcher.scala 62:32]
    node _GEN_1 = mux(_T_14, UInt<1>("h0"), UInt<1>("h0")) @[Dispatcher.scala 62:57 Dispatcher.scala 64:22 Dispatcher.scala 67:22]
    node _GEN_5 = mux(_T_23, _GEN_4, _GEN_1) @[Dispatcher.scala 78:49]
    node _GEN_9 = mux(_T_34, _GEN_8, _GEN_5) @[Dispatcher.scala 100:49]
    node _GEN_13 = mux(_T_45, _GEN_12, _GEN_9) @[Dispatcher.scala 122:49]
    node _GEN_17 = mux(_T_56, _GEN_16, _GEN_13) @[Dispatcher.scala 144:49]
    node out_selector = _GEN_17 @[Dispatcher.scala 36:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 54:29]
    node _T_1 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 54:46]
    node _T_2 = and(_T, _T_1) @[Dispatcher.scala 54:43]
    node _T_3 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 55:30]
    node _T_4 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 55:47]
    node _T_5 = and(_T_3, _T_4) @[Dispatcher.scala 55:44]
    node _T_6 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 56:27]
    node _T_7 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 56:44]
    node _T_8 = and(_T_6, _T_7) @[Dispatcher.scala 56:41]
    node _T_9 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 57:31]
    node _T_10 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 57:48]
    node _T_11 = and(_T_9, _T_10) @[Dispatcher.scala 57:45]
    node _GEN_0 = mux(_T_14, UInt<1>("h1"), UInt<1>("h0")) @[Dispatcher.scala 62:57 Dispatcher.scala 63:20 Dispatcher.scala 66:20]
    io_left <= _T_2 @[Dispatcher.scala 54:13]
    io_right <= _T_5 @[Dispatcher.scala 55:14]
    io_up <= _T_8 @[Dispatcher.scala 56:11]
    io_bottom <= _T_11 @[Dispatcher.scala 57:15]
    io_this_PE <= _GEN_0
