// Seed: 2014852820
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply0 id_11
    , id_39,
    output supply0 id_12,
    input wor id_13
    , id_40,
    input wire id_14,
    output supply1 id_15,
    input wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input wire id_22,
    inout wire id_23,
    input wor id_24,
    input wand id_25,
    input supply0 id_26,
    input wand id_27,
    input tri id_28,
    inout tri1 id_29,
    input supply1 id_30,
    input tri1 id_31,
    input wire module_0,
    input wire id_33,
    input supply1 id_34,
    input tri id_35,
    output tri id_36,
    output supply0 id_37
    , id_41
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wor id_12,
    output supply0 id_13
);
  wire id_15;
  wor  id_16 = id_2;
  module_0(
      id_16,
      id_5,
      id_2,
      id_5,
      id_1,
      id_3,
      id_11,
      id_0,
      id_12,
      id_16,
      id_16,
      id_8,
      id_6,
      id_10,
      id_1,
      id_9,
      id_0,
      id_11,
      id_8,
      id_7,
      id_3,
      id_7,
      id_8,
      id_16,
      id_7,
      id_2,
      id_0,
      id_2,
      id_16,
      id_16,
      id_0,
      id_2,
      id_16,
      id_10,
      id_8,
      id_11,
      id_13,
      id_12
  );
endmodule
