// Seed: 741742758
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output logic id_2
    , id_5,
    input supply0 id_3
);
  initial begin
    id_2 <= 1;
  end
  module_0(
      id_5
  );
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    inout wand id_6,
    input tri id_7,
    input wor id_8,
    output wire id_9,
    output tri id_10,
    input wire id_11,
    input tri0 id_12
    , id_16,
    input supply0 id_13,
    input wire id_14
);
  wire id_17;
  xnor (id_6, id_13, id_17, id_14, id_7, id_8, id_12, id_11, id_16, id_1);
  module_0(
      id_17
  );
endmodule
