circuit LongCal :
  module LongCal :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip key_in : UInt<4>, value : { valid : UInt<1>, bits : UInt<32>}}

    wire operator : UInt<1>
    operator <= UInt<1>("h0")
    node _T = geq(io.key_in, UInt<4>("ha")) @[LongCal.scala 15:27]
    node _T_1 = leq(io.key_in, UInt<4>("hc")) @[LongCal.scala 15:48]
    node _T_2 = and(_T, _T_1) @[LongCal.scala 15:35]
    operator <= _T_2 @[LongCal.scala 15:14]
    wire num : UInt<1>
    num <= UInt<1>("h0")
    node _T_3 = lt(io.key_in, UInt<4>("ha")) @[LongCal.scala 18:22]
    num <= _T_3 @[LongCal.scala 18:9]
    wire equal : UInt<1>
    equal <= UInt<1>("h0")
    node _T_4 = eq(io.key_in, UInt<4>("hf")) @[LongCal.scala 23:24]
    equal <= _T_4 @[LongCal.scala 23:11]
    wire negStart : UInt<1>
    negStart <= UInt<1>("h0")
    node _T_5 = eq(io.key_in, UInt<4>("hd")) @[LongCal.scala 26:27]
    negStart <= _T_5 @[LongCal.scala 26:14]
    wire negEnd : UInt<1>
    negEnd <= UInt<1>("h0")
    node _T_6 = eq(io.key_in, UInt<4>("he")) @[LongCal.scala 28:25]
    negEnd <= _T_6 @[LongCal.scala 28:12]
    reg in_buffer : UInt, clock with :
      reset => (UInt<1>("h0"), in_buffer) @[LongCal.scala 33:28]
    in_buffer <= io.key_in @[LongCal.scala 33:28]
    reg src1 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[LongCal.scala 34:23]
    reg op : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[LongCal.scala 35:21]
    reg src2 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[LongCal.scala 36:23]
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[LongCal.scala 42:24]
    node _T_7 = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    when _T_7 : @[Conditional.scala 40:58]
      when negStart : @[LongCal.scala 48:27]
        state <= UInt<3>("h5") @[LongCal.scala 48:35]
      else :
        state <= UInt<3>("h1") @[LongCal.scala 49:32]
    else :
      node _T_8 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
      when _T_8 : @[Conditional.scala 39:67]
        when operator : @[LongCal.scala 52:28]
          state <= UInt<3>("h2") @[LongCal.scala 52:35]
        when equal : @[LongCal.scala 53:25]
          state <= UInt<3>("h4") @[LongCal.scala 53:32]
      else :
        node _T_9 = eq(UInt<3>("h5"), state) @[Conditional.scala 37:30]
        when _T_9 : @[Conditional.scala 39:67]
          when negEnd : @[LongCal.scala 56:25]
            state <= UInt<3>("h2") @[LongCal.scala 56:32]
        else :
          node _T_10 = eq(UInt<3>("h6"), state) @[Conditional.scala 37:30]
          when _T_10 : @[Conditional.scala 39:67]
            when negEnd : @[LongCal.scala 59:25]
              state <= UInt<3>("h2") @[LongCal.scala 59:32]
          else :
            node _T_11 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
            when _T_11 : @[Conditional.scala 39:67]
              when equal : @[LongCal.scala 62:25]
                state <= UInt<3>("h4") @[LongCal.scala 62:32]
              when num : @[LongCal.scala 63:23]
                state <= UInt<3>("h3") @[LongCal.scala 63:30]
              when negStart : @[LongCal.scala 64:28]
                state <= UInt<3>("h6") @[LongCal.scala 64:35]
            else :
              node _T_12 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
              when _T_12 : @[Conditional.scala 39:67]
                when operator : @[LongCal.scala 67:28]
                  state <= UInt<3>("h2") @[LongCal.scala 67:35]
                when equal : @[LongCal.scala 68:25]
                  state <= UInt<3>("h4") @[LongCal.scala 68:32]
              else :
                node _T_13 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
                when _T_13 : @[Conditional.scala 39:67]
                  when negStart : @[LongCal.scala 71:27]
                    state <= UInt<3>("h5") @[LongCal.scala 71:35]
                  else :
                    state <= UInt<3>("h1") @[LongCal.scala 72:32]
    node _T_14 = eq(state, UInt<3>("h1")) @[LongCal.scala 77:16]
    when _T_14 : @[LongCal.scala 77:26]
      node _T_15 = dshl(src1, UInt<2>("h3")) @[LongCal.scala 77:40]
      node _T_16 = dshl(src1, UInt<1>("h1")) @[LongCal.scala 77:54]
      node _T_17 = add(_T_15, _T_16) @[LongCal.scala 77:47]
      node _T_18 = tail(_T_17, 1) @[LongCal.scala 77:47]
      node _T_19 = add(_T_18, in_buffer) @[LongCal.scala 77:61]
      node _T_20 = tail(_T_19, 1) @[LongCal.scala 77:61]
      src1 <= _T_20 @[LongCal.scala 77:32]
    node _T_21 = eq(state, UInt<3>("h3")) @[LongCal.scala 78:16]
    when _T_21 : @[LongCal.scala 78:26]
      node _T_22 = dshl(src2, UInt<2>("h3")) @[LongCal.scala 78:40]
      node _T_23 = dshl(src2, UInt<1>("h1")) @[LongCal.scala 78:54]
      node _T_24 = add(_T_22, _T_23) @[LongCal.scala 78:47]
      node _T_25 = tail(_T_24, 1) @[LongCal.scala 78:47]
      node _T_26 = add(_T_25, in_buffer) @[LongCal.scala 78:61]
      node _T_27 = tail(_T_26, 1) @[LongCal.scala 78:61]
      src2 <= _T_27 @[LongCal.scala 78:32]
    node _T_28 = eq(state, UInt<3>("h5")) @[LongCal.scala 79:16]
    when _T_28 : @[LongCal.scala 79:29]
      node _T_29 = neq(in_buffer, UInt<4>("hd")) @[LongCal.scala 80:25]
      node _T_30 = neq(in_buffer, UInt<4>("hb")) @[LongCal.scala 80:49]
      node _T_31 = and(_T_29, _T_30) @[LongCal.scala 80:35]
      node _T_32 = neq(in_buffer, UInt<4>("he")) @[LongCal.scala 80:73]
      node _T_33 = and(_T_31, _T_32) @[LongCal.scala 80:59]
      when _T_33 : @[LongCal.scala 80:83]
        node _T_34 = dshl(src1, UInt<2>("h3")) @[LongCal.scala 81:26]
        node _T_35 = dshl(src1, UInt<1>("h1")) @[LongCal.scala 81:40]
        node _T_36 = add(_T_34, _T_35) @[LongCal.scala 81:33]
        node _T_37 = tail(_T_36, 1) @[LongCal.scala 81:33]
        node _T_38 = sub(_T_37, in_buffer) @[LongCal.scala 81:47]
        node _T_39 = tail(_T_38, 1) @[LongCal.scala 81:47]
        src1 <= _T_39 @[LongCal.scala 81:18]
    node _T_40 = eq(state, UInt<3>("h6")) @[LongCal.scala 83:16]
    when _T_40 : @[LongCal.scala 83:29]
      node _T_41 = neq(in_buffer, UInt<4>("hd")) @[LongCal.scala 84:25]
      node _T_42 = neq(in_buffer, UInt<4>("hb")) @[LongCal.scala 84:49]
      node _T_43 = and(_T_41, _T_42) @[LongCal.scala 84:35]
      node _T_44 = neq(in_buffer, UInt<4>("he")) @[LongCal.scala 84:73]
      node _T_45 = and(_T_43, _T_44) @[LongCal.scala 84:59]
      when _T_45 : @[LongCal.scala 84:83]
        node _T_46 = dshl(src2, UInt<2>("h3")) @[LongCal.scala 85:26]
        node _T_47 = dshl(src2, UInt<1>("h1")) @[LongCal.scala 85:40]
        node _T_48 = add(_T_46, _T_47) @[LongCal.scala 85:33]
        node _T_49 = tail(_T_48, 1) @[LongCal.scala 85:33]
        node _T_50 = sub(_T_49, in_buffer) @[LongCal.scala 85:47]
        node _T_51 = tail(_T_50, 1) @[LongCal.scala 85:47]
        src2 <= _T_51 @[LongCal.scala 85:18]
    node _T_52 = eq(state, UInt<3>("h2")) @[LongCal.scala 87:16]
    when _T_52 : @[LongCal.scala 87:24]
      node _T_53 = sub(in_buffer, UInt<4>("ha")) @[LongCal.scala 87:41]
      node _T_54 = tail(_T_53, 1) @[LongCal.scala 87:41]
      op <= _T_54 @[LongCal.scala 87:28]
    node _T_55 = eq(state, UInt<3>("h4")) @[LongCal.scala 89:16]
    when _T_55 : @[LongCal.scala 89:27]
      src1 <= UInt<1>("h0") @[LongCal.scala 90:14]
      src2 <= UInt<1>("h0") @[LongCal.scala 91:14]
      op <= UInt<1>("h0") @[LongCal.scala 92:12]
      in_buffer <= UInt<1>("h0") @[LongCal.scala 93:19]
    node _T_56 = eq(state, UInt<3>("h4")) @[LongCal.scala 97:33]
    node _T_57 = mux(_T_56, UInt<1>("h1"), UInt<1>("h0")) @[LongCal.scala 97:26]
    io.value.valid <= _T_57 @[LongCal.scala 97:20]
    node _T_58 = add(src1, src2) @[LongCal.scala 99:22]
    node _T_59 = tail(_T_58, 1) @[LongCal.scala 99:22]
    node _T_60 = sub(src1, src2) @[LongCal.scala 100:22]
    node _T_61 = tail(_T_60, 1) @[LongCal.scala 100:22]
    node _T_62 = eq(UInt<1>("h0"), op) @[Mux.scala 80:60]
    node _T_63 = mux(_T_62, _T_59, UInt<1>("h0")) @[Mux.scala 80:57]
    node _T_64 = eq(UInt<1>("h1"), op) @[Mux.scala 80:60]
    node _T_65 = mux(_T_64, _T_61, _T_63) @[Mux.scala 80:57]
    io.value.bits <= _T_65 @[LongCal.scala 98:19]

