{"Source Block": ["oh/elink/hdl/etx_protocol.v@111:127@HdlStmProcess", "   \n   //#############################\n   //# Wait signals\n   //#############################\n\n   always @ (posedge tx_lclk_div4) \n     begin\n\trd_wait_sync <= tx_rd_wait;\n\tetx_rd_wait <= rd_wait_sync;\n\twr_wait_sync <= tx_wr_wait;\n\tetx_wr_wait <= wr_wait_sync;\n     end\n   \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[119, "\tetx_rd_wait <= rd_wait_sync;\n"], [121, "\tetx_wr_wait <= wr_wait_sync;\n"]], "Add": [[119, "\tetx_rd_wait  <= rd_wait_sync;\n"], [121, "\tetx_wr_wait  <= wr_wait_sync;\n"], [122, "   assign etx_wait = etx_cycle   |\n"], [122, "\t\t     etx_rd_wait | \n"], [122, "\t\t     etx_wr_wait;\n"]]}}