
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ab4  08002ab4  00012ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ad8  08002ad8  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  08002ad8  08002ad8  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ad8  08002ad8  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ad8  08002ad8  00012ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  08002ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000054  08002b34  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08002b34  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009346  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab0  00000000  00000000  000293c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  0002ae78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002b8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bc7  00000000  00000000  0002c228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b7ab  00000000  00000000  00042def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082513  00000000  00000000  0004e59a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0aad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f8  00000000  00000000  000d0b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a9c 	.word	0x08002a9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08002a9c 	.word	0x08002a9c

0800014c <clear7SEG>:
#include "7segment.h"
#include "main.h"
#include "global.h"


void clear7SEG(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin|e_Pin|f_Pin|g_Pin, 1);
 8000150:	2201      	movs	r2, #1
 8000152:	217f      	movs	r1, #127	; 0x7f
 8000154:	4802      	ldr	r0, [pc, #8]	; (8000160 <clear7SEG+0x14>)
 8000156:	f001 fc8c 	bl	8001a72 <HAL_GPIO_WritePin>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010c00 	.word	0x40010c00

08000164 <writeEn>:
void clear7SEG2(){
	  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|d2_Pin|e2_Pin|f2_Pin|g2_Pin, 1);
}
void writeEn(int index){
 8000164:	b580      	push	{r7, lr}
 8000166:	b082      	sub	sp, #8
 8000168:	af00      	add	r7, sp, #0
 800016a:	6078      	str	r0, [r7, #4]
	switch(index){
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	2b01      	cmp	r3, #1
 8000170:	d003      	beq.n	800017a <writeEn+0x16>
 8000172:	687b      	ldr	r3, [r7, #4]
 8000174:	2b02      	cmp	r3, #2
 8000176:	d00b      	beq.n	8000190 <writeEn+0x2c>
 8000178:	e015      	b.n	80001a6 <writeEn+0x42>
		case 1:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN3_Pin, 0);
 800017a:	2200      	movs	r2, #0
 800017c:	210a      	movs	r1, #10
 800017e:	4811      	ldr	r0, [pc, #68]	; (80001c4 <writeEn+0x60>)
 8000180:	f001 fc77 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin|EN4_Pin, 1);
 8000184:	2201      	movs	r2, #1
 8000186:	2114      	movs	r1, #20
 8000188:	480e      	ldr	r0, [pc, #56]	; (80001c4 <writeEn+0x60>)
 800018a:	f001 fc72 	bl	8001a72 <HAL_GPIO_WritePin>
			break;
 800018e:	e015      	b.n	80001bc <writeEn+0x58>
		case 2:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN3_Pin, 1);
 8000190:	2201      	movs	r2, #1
 8000192:	210a      	movs	r1, #10
 8000194:	480b      	ldr	r0, [pc, #44]	; (80001c4 <writeEn+0x60>)
 8000196:	f001 fc6c 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin|EN4_Pin, 0);
 800019a:	2200      	movs	r2, #0
 800019c:	2114      	movs	r1, #20
 800019e:	4809      	ldr	r0, [pc, #36]	; (80001c4 <writeEn+0x60>)
 80001a0:	f001 fc67 	bl	8001a72 <HAL_GPIO_WritePin>
			break;
 80001a4:	e00a      	b.n	80001bc <writeEn+0x58>
		default:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN3_Pin, 1);
 80001a6:	2201      	movs	r2, #1
 80001a8:	210a      	movs	r1, #10
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <writeEn+0x60>)
 80001ac:	f001 fc61 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin|EN4_Pin, 1);
 80001b0:	2201      	movs	r2, #1
 80001b2:	2114      	movs	r1, #20
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <writeEn+0x60>)
 80001b6:	f001 fc5c 	bl	8001a72 <HAL_GPIO_WritePin>
			break;
 80001ba:	bf00      	nop
	}
}
 80001bc:	bf00      	nop
 80001be:	3708      	adds	r7, #8
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bd80      	pop	{r7, pc}
 80001c4:	40010800 	.word	0x40010800

080001c8 <display7SEG>:
void display7SEG(int num){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2b09      	cmp	r3, #9
 80001d4:	d87f      	bhi.n	80002d6 <display7SEG+0x10e>
 80001d6:	a201      	add	r2, pc, #4	; (adr r2, 80001dc <display7SEG+0x14>)
 80001d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001dc:	08000205 	.word	0x08000205
 80001e0:	0800021b 	.word	0x0800021b
 80001e4:	08000231 	.word	0x08000231
 80001e8:	08000247 	.word	0x08000247
 80001ec:	0800025d 	.word	0x0800025d
 80001f0:	08000273 	.word	0x08000273
 80001f4:	08000289 	.word	0x08000289
 80001f8:	0800029f 	.word	0x0800029f
 80001fc:	080002b5 	.word	0x080002b5
 8000200:	080002c1 	.word	0x080002c1
    	  switch(num){
    	  	  case 0:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin|e_Pin|f_Pin, 0);
 8000204:	2200      	movs	r2, #0
 8000206:	213f      	movs	r1, #63	; 0x3f
 8000208:	4836      	ldr	r0, [pc, #216]	; (80002e4 <display7SEG+0x11c>)
 800020a:	f001 fc32 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, 1);
 800020e:	2201      	movs	r2, #1
 8000210:	2140      	movs	r1, #64	; 0x40
 8000212:	4834      	ldr	r0, [pc, #208]	; (80002e4 <display7SEG+0x11c>)
 8000214:	f001 fc2d 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 8000218:	e060      	b.n	80002dc <display7SEG+0x114>
    	  	  case 1:
    	  		  HAL_GPIO_WritePin(GPIOB, b_Pin|c_Pin, 0);
 800021a:	2200      	movs	r2, #0
 800021c:	2106      	movs	r1, #6
 800021e:	4831      	ldr	r0, [pc, #196]	; (80002e4 <display7SEG+0x11c>)
 8000220:	f001 fc27 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|d_Pin|e_Pin|f_Pin|g_Pin, 1);
 8000224:	2201      	movs	r2, #1
 8000226:	2179      	movs	r1, #121	; 0x79
 8000228:	482e      	ldr	r0, [pc, #184]	; (80002e4 <display7SEG+0x11c>)
 800022a:	f001 fc22 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 800022e:	e055      	b.n	80002dc <display7SEG+0x114>
    	  	  case 2:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|d_Pin|e_Pin|g_Pin, 0);
 8000230:	2200      	movs	r2, #0
 8000232:	215b      	movs	r1, #91	; 0x5b
 8000234:	482b      	ldr	r0, [pc, #172]	; (80002e4 <display7SEG+0x11c>)
 8000236:	f001 fc1c 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, c_Pin|f_Pin, 1);
 800023a:	2201      	movs	r2, #1
 800023c:	2124      	movs	r1, #36	; 0x24
 800023e:	4829      	ldr	r0, [pc, #164]	; (80002e4 <display7SEG+0x11c>)
 8000240:	f001 fc17 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 8000244:	e04a      	b.n	80002dc <display7SEG+0x114>
    	  	  case 3:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin|g_Pin, 0);
 8000246:	2200      	movs	r2, #0
 8000248:	214f      	movs	r1, #79	; 0x4f
 800024a:	4826      	ldr	r0, [pc, #152]	; (80002e4 <display7SEG+0x11c>)
 800024c:	f001 fc11 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, e_Pin|f_Pin, 1);
 8000250:	2201      	movs	r2, #1
 8000252:	2130      	movs	r1, #48	; 0x30
 8000254:	4823      	ldr	r0, [pc, #140]	; (80002e4 <display7SEG+0x11c>)
 8000256:	f001 fc0c 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 800025a:	e03f      	b.n	80002dc <display7SEG+0x114>
    	  	  case 4:
    	  		  HAL_GPIO_WritePin(GPIOB, b_Pin|c_Pin|f_Pin|g_Pin, 0);
 800025c:	2200      	movs	r2, #0
 800025e:	2166      	movs	r1, #102	; 0x66
 8000260:	4820      	ldr	r0, [pc, #128]	; (80002e4 <display7SEG+0x11c>)
 8000262:	f001 fc06 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|d_Pin|e_Pin, 1);
 8000266:	2201      	movs	r2, #1
 8000268:	2119      	movs	r1, #25
 800026a:	481e      	ldr	r0, [pc, #120]	; (80002e4 <display7SEG+0x11c>)
 800026c:	f001 fc01 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 8000270:	e034      	b.n	80002dc <display7SEG+0x114>
    	  	  case 5:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|c_Pin|d_Pin|f_Pin|g_Pin, 0);
 8000272:	2200      	movs	r2, #0
 8000274:	216d      	movs	r1, #109	; 0x6d
 8000276:	481b      	ldr	r0, [pc, #108]	; (80002e4 <display7SEG+0x11c>)
 8000278:	f001 fbfb 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, b_Pin|e_Pin, 1);
 800027c:	2201      	movs	r2, #1
 800027e:	2112      	movs	r1, #18
 8000280:	4818      	ldr	r0, [pc, #96]	; (80002e4 <display7SEG+0x11c>)
 8000282:	f001 fbf6 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 8000286:	e029      	b.n	80002dc <display7SEG+0x114>
    	  	  case 6:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|c_Pin|d_Pin|e_Pin|f_Pin|g_Pin, 0);
 8000288:	2200      	movs	r2, #0
 800028a:	217d      	movs	r1, #125	; 0x7d
 800028c:	4815      	ldr	r0, [pc, #84]	; (80002e4 <display7SEG+0x11c>)
 800028e:	f001 fbf0 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, b_Pin, 1);
 8000292:	2201      	movs	r2, #1
 8000294:	2102      	movs	r1, #2
 8000296:	4813      	ldr	r0, [pc, #76]	; (80002e4 <display7SEG+0x11c>)
 8000298:	f001 fbeb 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 800029c:	e01e      	b.n	80002dc <display7SEG+0x114>
    	  	  case 7:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin, 0);
 800029e:	2200      	movs	r2, #0
 80002a0:	2107      	movs	r1, #7
 80002a2:	4810      	ldr	r0, [pc, #64]	; (80002e4 <display7SEG+0x11c>)
 80002a4:	f001 fbe5 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, d_Pin|e_Pin|f_Pin|g_Pin, 1);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2178      	movs	r1, #120	; 0x78
 80002ac:	480d      	ldr	r0, [pc, #52]	; (80002e4 <display7SEG+0x11c>)
 80002ae:	f001 fbe0 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 80002b2:	e013      	b.n	80002dc <display7SEG+0x114>
    	  	  case 8:
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin|e_Pin|f_Pin|g_Pin, 0);
 80002b4:	2200      	movs	r2, #0
 80002b6:	217f      	movs	r1, #127	; 0x7f
 80002b8:	480a      	ldr	r0, [pc, #40]	; (80002e4 <display7SEG+0x11c>)
 80002ba:	f001 fbda 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 80002be:	e00d      	b.n	80002dc <display7SEG+0x114>
    	  	  case 9:
    	  		  HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, 1);
 80002c0:	2201      	movs	r2, #1
 80002c2:	2110      	movs	r1, #16
 80002c4:	4807      	ldr	r0, [pc, #28]	; (80002e4 <display7SEG+0x11c>)
 80002c6:	f001 fbd4 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin|f_Pin|g_Pin, 0);
 80002ca:	2200      	movs	r2, #0
 80002cc:	216f      	movs	r1, #111	; 0x6f
 80002ce:	4805      	ldr	r0, [pc, #20]	; (80002e4 <display7SEG+0x11c>)
 80002d0:	f001 fbcf 	bl	8001a72 <HAL_GPIO_WritePin>
    	  		  break;
 80002d4:	e002      	b.n	80002dc <display7SEG+0x114>
    	  	  default:
    	  		  clear7SEG();
 80002d6:	f7ff ff39 	bl	800014c <clear7SEG>
    	  		  break;
 80002da:	bf00      	nop
    	  	  }
}
 80002dc:	bf00      	nop
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40010c00 	.word	0x40010c00

080002e8 <display7SEG2>:
void display7SEG2(int mode){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2b09      	cmp	r3, #9
 80002f4:	f200 8094 	bhi.w	8000420 <display7SEG2+0x138>
 80002f8:	a201      	add	r2, pc, #4	; (adr r2, 8000300 <display7SEG2+0x18>)
 80002fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002fe:	bf00      	nop
 8000300:	08000329 	.word	0x08000329
 8000304:	08000343 	.word	0x08000343
 8000308:	0800035d 	.word	0x0800035d
 800030c:	08000377 	.word	0x08000377
 8000310:	08000391 	.word	0x08000391
 8000314:	080003ab 	.word	0x080003ab
 8000318:	080003c5 	.word	0x080003c5
 800031c:	080003df 	.word	0x080003df
 8000320:	080003f9 	.word	0x080003f9
 8000324:	08000407 	.word	0x08000407
	switch(mode){
		case 0:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|d2_Pin|e2_Pin|f2_Pin, 0);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 51fc 	mov.w	r1, #8064	; 0x1f80
 800032e:	483f      	ldr	r0, [pc, #252]	; (800042c <display7SEG2+0x144>)
 8000330:	f001 fb9f 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 8000334:	2201      	movs	r2, #1
 8000336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800033a:	483c      	ldr	r0, [pc, #240]	; (800042c <display7SEG2+0x144>)
 800033c:	f001 fb99 	bl	8001a72 <HAL_GPIO_WritePin>
			break;
 8000340:	e06f      	b.n	8000422 <display7SEG2+0x13a>
		case 1:
	  		  HAL_GPIO_WritePin(GPIOB, b2_Pin|c2_Pin, 0);
 8000342:	2200      	movs	r2, #0
 8000344:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000348:	4838      	ldr	r0, [pc, #224]	; (800042c <display7SEG2+0x144>)
 800034a:	f001 fb92 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|d2_Pin|e2_Pin|f2_Pin|g2_Pin, 1);
 800034e:	2201      	movs	r2, #1
 8000350:	f44f 5172 	mov.w	r1, #15488	; 0x3c80
 8000354:	4835      	ldr	r0, [pc, #212]	; (800042c <display7SEG2+0x144>)
 8000356:	f001 fb8c 	bl	8001a72 <HAL_GPIO_WritePin>
			break;
 800035a:	e062      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 2:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|d2_Pin|e2_Pin|g2_Pin, 0);
 800035c:	2200      	movs	r2, #0
 800035e:	f44f 5136 	mov.w	r1, #11648	; 0x2d80
 8000362:	4832      	ldr	r0, [pc, #200]	; (800042c <display7SEG2+0x144>)
 8000364:	f001 fb85 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, c2_Pin|f2_Pin, 1);
 8000368:	2201      	movs	r2, #1
 800036a:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 800036e:	482f      	ldr	r0, [pc, #188]	; (800042c <display7SEG2+0x144>)
 8000370:	f001 fb7f 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 8000374:	e055      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 3:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|d2_Pin|g2_Pin, 0);
 8000376:	2200      	movs	r2, #0
 8000378:	f44f 511e 	mov.w	r1, #10112	; 0x2780
 800037c:	482b      	ldr	r0, [pc, #172]	; (800042c <display7SEG2+0x144>)
 800037e:	f001 fb78 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, e2_Pin|f2_Pin, 1);
 8000382:	2201      	movs	r2, #1
 8000384:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000388:	4828      	ldr	r0, [pc, #160]	; (800042c <display7SEG2+0x144>)
 800038a:	f001 fb72 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 800038e:	e048      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 4:
	  		  HAL_GPIO_WritePin(GPIOB, b2_Pin|c2_Pin|f2_Pin|g2_Pin, 0);
 8000390:	2200      	movs	r2, #0
 8000392:	f44f 514c 	mov.w	r1, #13056	; 0x3300
 8000396:	4825      	ldr	r0, [pc, #148]	; (800042c <display7SEG2+0x144>)
 8000398:	f001 fb6b 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|d2_Pin|e2_Pin, 1);
 800039c:	2201      	movs	r2, #1
 800039e:	f44f 6148 	mov.w	r1, #3200	; 0xc80
 80003a2:	4822      	ldr	r0, [pc, #136]	; (800042c <display7SEG2+0x144>)
 80003a4:	f001 fb65 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 80003a8:	e03b      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 5:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|c2_Pin|d2_Pin|f2_Pin|g2_Pin, 0);
 80003aa:	2200      	movs	r2, #0
 80003ac:	f44f 515a 	mov.w	r1, #13952	; 0x3680
 80003b0:	481e      	ldr	r0, [pc, #120]	; (800042c <display7SEG2+0x144>)
 80003b2:	f001 fb5e 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, b2_Pin|e2_Pin, 1);
 80003b6:	2201      	movs	r2, #1
 80003b8:	f44f 6110 	mov.w	r1, #2304	; 0x900
 80003bc:	481b      	ldr	r0, [pc, #108]	; (800042c <display7SEG2+0x144>)
 80003be:	f001 fb58 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 80003c2:	e02e      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 6:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|c2_Pin|d2_Pin|e2_Pin|f2_Pin|g2_Pin, 0);
 80003c4:	2200      	movs	r2, #0
 80003c6:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 80003ca:	4818      	ldr	r0, [pc, #96]	; (800042c <display7SEG2+0x144>)
 80003cc:	f001 fb51 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, b2_Pin, 1);
 80003d0:	2201      	movs	r2, #1
 80003d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003d6:	4815      	ldr	r0, [pc, #84]	; (800042c <display7SEG2+0x144>)
 80003d8:	f001 fb4b 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 80003dc:	e021      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 7:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin, 0);
 80003de:	2200      	movs	r2, #0
 80003e0:	f44f 7160 	mov.w	r1, #896	; 0x380
 80003e4:	4811      	ldr	r0, [pc, #68]	; (800042c <display7SEG2+0x144>)
 80003e6:	f001 fb44 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, d2_Pin|e2_Pin|f2_Pin|g2_Pin, 1);
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 80003f0:	480e      	ldr	r0, [pc, #56]	; (800042c <display7SEG2+0x144>)
 80003f2:	f001 fb3e 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 80003f6:	e014      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 8:
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|d2_Pin|e2_Pin|f2_Pin|g2_Pin, 0);
 80003f8:	2200      	movs	r2, #0
 80003fa:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 80003fe:	480b      	ldr	r0, [pc, #44]	; (800042c <display7SEG2+0x144>)
 8000400:	f001 fb37 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 8000404:	e00d      	b.n	8000422 <display7SEG2+0x13a>
	  	  case 9:
	  		  HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8000406:	2201      	movs	r2, #1
 8000408:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800040c:	4807      	ldr	r0, [pc, #28]	; (800042c <display7SEG2+0x144>)
 800040e:	f001 fb30 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|d2_Pin|f2_Pin|g2_Pin, 0);
 8000412:	2200      	movs	r2, #0
 8000414:	f44f 515e 	mov.w	r1, #14208	; 0x3780
 8000418:	4804      	ldr	r0, [pc, #16]	; (800042c <display7SEG2+0x144>)
 800041a:	f001 fb2a 	bl	8001a72 <HAL_GPIO_WritePin>
	  		  break;
 800041e:	e000      	b.n	8000422 <display7SEG2+0x13a>
		default:
			break;
 8000420:	bf00      	nop
	}
}
 8000422:	bf00      	nop
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40010c00 	.word	0x40010c00

08000430 <displayBuffer>:

void displayBuffer(int index){
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3b02      	subs	r3, #2
 800043c:	2b03      	cmp	r3, #3
 800043e:	d837      	bhi.n	80004b0 <displayBuffer+0x80>
 8000440:	a201      	add	r2, pc, #4	; (adr r2, 8000448 <displayBuffer+0x18>)
 8000442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000446:	bf00      	nop
 8000448:	08000459 	.word	0x08000459
 800044c:	0800049b 	.word	0x0800049b
 8000450:	08000485 	.word	0x08000485
 8000454:	0800046f 	.word	0x0800046f
	switch(index){
		case RED_GREEN:
			display7SEG2(temp[0]);
 8000458:	4b18      	ldr	r3, [pc, #96]	; (80004bc <displayBuffer+0x8c>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4618      	mov	r0, r3
 800045e:	f7ff ff43 	bl	80002e8 <display7SEG2>
			display7SEG(temp[2]);
 8000462:	4b16      	ldr	r3, [pc, #88]	; (80004bc <displayBuffer+0x8c>)
 8000464:	689b      	ldr	r3, [r3, #8]
 8000466:	4618      	mov	r0, r3
 8000468:	f7ff feae 	bl	80001c8 <display7SEG>
			break;
 800046c:	e021      	b.n	80004b2 <displayBuffer+0x82>
		case RED_YEL:
			display7SEG2(temp[0]);
 800046e:	4b13      	ldr	r3, [pc, #76]	; (80004bc <displayBuffer+0x8c>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4618      	mov	r0, r3
 8000474:	f7ff ff38 	bl	80002e8 <display7SEG2>
			display7SEG(temp[4]);
 8000478:	4b10      	ldr	r3, [pc, #64]	; (80004bc <displayBuffer+0x8c>)
 800047a:	691b      	ldr	r3, [r3, #16]
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff fea3 	bl	80001c8 <display7SEG>
			break;
 8000482:	e016      	b.n	80004b2 <displayBuffer+0x82>
		case GREEN_RED:
			display7SEG2(temp[2]);
 8000484:	4b0d      	ldr	r3, [pc, #52]	; (80004bc <displayBuffer+0x8c>)
 8000486:	689b      	ldr	r3, [r3, #8]
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff ff2d 	bl	80002e8 <display7SEG2>
			display7SEG(temp[0]);
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <displayBuffer+0x8c>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4618      	mov	r0, r3
 8000494:	f7ff fe98 	bl	80001c8 <display7SEG>
			break;
 8000498:	e00b      	b.n	80004b2 <displayBuffer+0x82>
		case YEL_RED:
			display7SEG2(temp[4]);
 800049a:	4b08      	ldr	r3, [pc, #32]	; (80004bc <displayBuffer+0x8c>)
 800049c:	691b      	ldr	r3, [r3, #16]
 800049e:	4618      	mov	r0, r3
 80004a0:	f7ff ff22 	bl	80002e8 <display7SEG2>
			display7SEG(temp[0]);
 80004a4:	4b05      	ldr	r3, [pc, #20]	; (80004bc <displayBuffer+0x8c>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff fe8d 	bl	80001c8 <display7SEG>
			break;
 80004ae:	e000      	b.n	80004b2 <displayBuffer+0x82>
		default:
			break;
 80004b0:	bf00      	nop
	}
}
 80004b2:	bf00      	nop
 80004b4:	3708      	adds	r7, #8
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000030 	.word	0x20000030

080004c0 <displayBuffer2>:
void displayBuffer2(int index){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	3b02      	subs	r3, #2
 80004cc:	2b03      	cmp	r3, #3
 80004ce:	d84f      	bhi.n	8000570 <displayBuffer2+0xb0>
 80004d0:	a201      	add	r2, pc, #4	; (adr r2, 80004d8 <displayBuffer2+0x18>)
 80004d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004d6:	bf00      	nop
 80004d8:	080004e9 	.word	0x080004e9
 80004dc:	0800054f 	.word	0x0800054f
 80004e0:	0800052d 	.word	0x0800052d
 80004e4:	0800050b 	.word	0x0800050b
	switch(index){
		case RED_GREEN:
			display7SEG2(temp[1]--);
 80004e8:	4b24      	ldr	r3, [pc, #144]	; (800057c <displayBuffer2+0xbc>)
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	1e5a      	subs	r2, r3, #1
 80004ee:	4923      	ldr	r1, [pc, #140]	; (800057c <displayBuffer2+0xbc>)
 80004f0:	604a      	str	r2, [r1, #4]
 80004f2:	4618      	mov	r0, r3
 80004f4:	f7ff fef8 	bl	80002e8 <display7SEG2>
			display7SEG(temp[3]--);
 80004f8:	4b20      	ldr	r3, [pc, #128]	; (800057c <displayBuffer2+0xbc>)
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	1e5a      	subs	r2, r3, #1
 80004fe:	491f      	ldr	r1, [pc, #124]	; (800057c <displayBuffer2+0xbc>)
 8000500:	60ca      	str	r2, [r1, #12]
 8000502:	4618      	mov	r0, r3
 8000504:	f7ff fe60 	bl	80001c8 <display7SEG>
			break;
 8000508:	e033      	b.n	8000572 <displayBuffer2+0xb2>
		case RED_YEL:
			display7SEG2(temp[1]--);
 800050a:	4b1c      	ldr	r3, [pc, #112]	; (800057c <displayBuffer2+0xbc>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	491a      	ldr	r1, [pc, #104]	; (800057c <displayBuffer2+0xbc>)
 8000512:	604a      	str	r2, [r1, #4]
 8000514:	4618      	mov	r0, r3
 8000516:	f7ff fee7 	bl	80002e8 <display7SEG2>
			display7SEG(temp[5]--);
 800051a:	4b18      	ldr	r3, [pc, #96]	; (800057c <displayBuffer2+0xbc>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	1e5a      	subs	r2, r3, #1
 8000520:	4916      	ldr	r1, [pc, #88]	; (800057c <displayBuffer2+0xbc>)
 8000522:	614a      	str	r2, [r1, #20]
 8000524:	4618      	mov	r0, r3
 8000526:	f7ff fe4f 	bl	80001c8 <display7SEG>
			break;
 800052a:	e022      	b.n	8000572 <displayBuffer2+0xb2>
		case GREEN_RED:
			display7SEG2(temp[3]--);
 800052c:	4b13      	ldr	r3, [pc, #76]	; (800057c <displayBuffer2+0xbc>)
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	1e5a      	subs	r2, r3, #1
 8000532:	4912      	ldr	r1, [pc, #72]	; (800057c <displayBuffer2+0xbc>)
 8000534:	60ca      	str	r2, [r1, #12]
 8000536:	4618      	mov	r0, r3
 8000538:	f7ff fed6 	bl	80002e8 <display7SEG2>
			display7SEG(temp[1]--);
 800053c:	4b0f      	ldr	r3, [pc, #60]	; (800057c <displayBuffer2+0xbc>)
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	1e5a      	subs	r2, r3, #1
 8000542:	490e      	ldr	r1, [pc, #56]	; (800057c <displayBuffer2+0xbc>)
 8000544:	604a      	str	r2, [r1, #4]
 8000546:	4618      	mov	r0, r3
 8000548:	f7ff fe3e 	bl	80001c8 <display7SEG>
			break;
 800054c:	e011      	b.n	8000572 <displayBuffer2+0xb2>
		case YEL_RED:
			display7SEG2(temp[5]--);
 800054e:	4b0b      	ldr	r3, [pc, #44]	; (800057c <displayBuffer2+0xbc>)
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	1e5a      	subs	r2, r3, #1
 8000554:	4909      	ldr	r1, [pc, #36]	; (800057c <displayBuffer2+0xbc>)
 8000556:	614a      	str	r2, [r1, #20]
 8000558:	4618      	mov	r0, r3
 800055a:	f7ff fec5 	bl	80002e8 <display7SEG2>
			display7SEG(temp[1]--);
 800055e:	4b07      	ldr	r3, [pc, #28]	; (800057c <displayBuffer2+0xbc>)
 8000560:	685b      	ldr	r3, [r3, #4]
 8000562:	1e5a      	subs	r2, r3, #1
 8000564:	4905      	ldr	r1, [pc, #20]	; (800057c <displayBuffer2+0xbc>)
 8000566:	604a      	str	r2, [r1, #4]
 8000568:	4618      	mov	r0, r3
 800056a:	f7ff fe2d 	bl	80001c8 <display7SEG>
			break;
 800056e:	e000      	b.n	8000572 <displayBuffer2+0xb2>
		default:
			break;
 8000570:	bf00      	nop
		}
}
 8000572:	bf00      	nop
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	20000030 	.word	0x20000030

08000580 <RunSeg>:
void RunSeg(){
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	if(temp[1] < 0 && temp[0] >= 1){
 8000584:	4b3d      	ldr	r3, [pc, #244]	; (800067c <RunSeg+0xfc>)
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	2b00      	cmp	r3, #0
 800058a:	da0c      	bge.n	80005a6 <RunSeg+0x26>
 800058c:	4b3b      	ldr	r3, [pc, #236]	; (800067c <RunSeg+0xfc>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	dd08      	ble.n	80005a6 <RunSeg+0x26>
		temp[1] = 9;
 8000594:	4b39      	ldr	r3, [pc, #228]	; (800067c <RunSeg+0xfc>)
 8000596:	2209      	movs	r2, #9
 8000598:	605a      	str	r2, [r3, #4]
		temp[0]--;
 800059a:	4b38      	ldr	r3, [pc, #224]	; (800067c <RunSeg+0xfc>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	3b01      	subs	r3, #1
 80005a0:	4a36      	ldr	r2, [pc, #216]	; (800067c <RunSeg+0xfc>)
 80005a2:	6013      	str	r3, [r2, #0]
 80005a4:	e00b      	b.n	80005be <RunSeg+0x3e>
	}else if(temp[1] < 0) {
 80005a6:	4b35      	ldr	r3, [pc, #212]	; (800067c <RunSeg+0xfc>)
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	da07      	bge.n	80005be <RunSeg+0x3e>
		temp[1] = led_buffer[1];
 80005ae:	4b34      	ldr	r3, [pc, #208]	; (8000680 <RunSeg+0x100>)
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	4a32      	ldr	r2, [pc, #200]	; (800067c <RunSeg+0xfc>)
 80005b4:	6053      	str	r3, [r2, #4]
		temp[0] = led_buffer[0];
 80005b6:	4b32      	ldr	r3, [pc, #200]	; (8000680 <RunSeg+0x100>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a30      	ldr	r2, [pc, #192]	; (800067c <RunSeg+0xfc>)
 80005bc:	6013      	str	r3, [r2, #0]
	}

	if(temp[3] < 0 && temp[2] >= 1){
 80005be:	4b2f      	ldr	r3, [pc, #188]	; (800067c <RunSeg+0xfc>)
 80005c0:	68db      	ldr	r3, [r3, #12]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	da0c      	bge.n	80005e0 <RunSeg+0x60>
 80005c6:	4b2d      	ldr	r3, [pc, #180]	; (800067c <RunSeg+0xfc>)
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	dd08      	ble.n	80005e0 <RunSeg+0x60>
		temp[3] = 9;
 80005ce:	4b2b      	ldr	r3, [pc, #172]	; (800067c <RunSeg+0xfc>)
 80005d0:	2209      	movs	r2, #9
 80005d2:	60da      	str	r2, [r3, #12]
		temp[2]--;
 80005d4:	4b29      	ldr	r3, [pc, #164]	; (800067c <RunSeg+0xfc>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	3b01      	subs	r3, #1
 80005da:	4a28      	ldr	r2, [pc, #160]	; (800067c <RunSeg+0xfc>)
 80005dc:	6093      	str	r3, [r2, #8]
 80005de:	e00b      	b.n	80005f8 <RunSeg+0x78>
	}else if(temp[3] < 0) {
 80005e0:	4b26      	ldr	r3, [pc, #152]	; (800067c <RunSeg+0xfc>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	da07      	bge.n	80005f8 <RunSeg+0x78>
		temp[3] = led_buffer[3];
 80005e8:	4b25      	ldr	r3, [pc, #148]	; (8000680 <RunSeg+0x100>)
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	4a23      	ldr	r2, [pc, #140]	; (800067c <RunSeg+0xfc>)
 80005ee:	60d3      	str	r3, [r2, #12]
		temp[2] = led_buffer[2];
 80005f0:	4b23      	ldr	r3, [pc, #140]	; (8000680 <RunSeg+0x100>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	4a21      	ldr	r2, [pc, #132]	; (800067c <RunSeg+0xfc>)
 80005f6:	6093      	str	r3, [r2, #8]
	}

	if(temp[5] < 0 && temp[4] >= 1){
 80005f8:	4b20      	ldr	r3, [pc, #128]	; (800067c <RunSeg+0xfc>)
 80005fa:	695b      	ldr	r3, [r3, #20]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	da0c      	bge.n	800061a <RunSeg+0x9a>
 8000600:	4b1e      	ldr	r3, [pc, #120]	; (800067c <RunSeg+0xfc>)
 8000602:	691b      	ldr	r3, [r3, #16]
 8000604:	2b00      	cmp	r3, #0
 8000606:	dd08      	ble.n	800061a <RunSeg+0x9a>
		temp[5] = 9;
 8000608:	4b1c      	ldr	r3, [pc, #112]	; (800067c <RunSeg+0xfc>)
 800060a:	2209      	movs	r2, #9
 800060c:	615a      	str	r2, [r3, #20]
		temp[4]--;
 800060e:	4b1b      	ldr	r3, [pc, #108]	; (800067c <RunSeg+0xfc>)
 8000610:	691b      	ldr	r3, [r3, #16]
 8000612:	3b01      	subs	r3, #1
 8000614:	4a19      	ldr	r2, [pc, #100]	; (800067c <RunSeg+0xfc>)
 8000616:	6113      	str	r3, [r2, #16]
 8000618:	e00b      	b.n	8000632 <RunSeg+0xb2>
	}else if(temp[5] < 0) {
 800061a:	4b18      	ldr	r3, [pc, #96]	; (800067c <RunSeg+0xfc>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	2b00      	cmp	r3, #0
 8000620:	da07      	bge.n	8000632 <RunSeg+0xb2>
		temp[5] = led_buffer[5];
 8000622:	4b17      	ldr	r3, [pc, #92]	; (8000680 <RunSeg+0x100>)
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	4a15      	ldr	r2, [pc, #84]	; (800067c <RunSeg+0xfc>)
 8000628:	6153      	str	r3, [r2, #20]
		temp[4] = led_buffer[4];
 800062a:	4b15      	ldr	r3, [pc, #84]	; (8000680 <RunSeg+0x100>)
 800062c:	691b      	ldr	r3, [r3, #16]
 800062e:	4a13      	ldr	r2, [pc, #76]	; (800067c <RunSeg+0xfc>)
 8000630:	6113      	str	r3, [r2, #16]
	}

	if(timer_flag[2]){
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <RunSeg+0x104>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d00d      	beq.n	8000656 <RunSeg+0xd6>
		setTimer(2,1000);
 800063a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800063e:	2002      	movs	r0, #2
 8000640:	f000 fe12 	bl	8001268 <setTimer>
		writeEn(1);
 8000644:	2001      	movs	r0, #1
 8000646:	f7ff fd8d 	bl	8000164 <writeEn>
		displayBuffer(status);
 800064a:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <RunSeg+0x108>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff feee 	bl	8000430 <displayBuffer>
	else if(timer_flag[3]){
		setTimer(3,1000);
		writeEn(2);
		displayBuffer2(status);
	}
}
 8000654:	e010      	b.n	8000678 <RunSeg+0xf8>
	else if(timer_flag[3]){
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <RunSeg+0x104>)
 8000658:	68db      	ldr	r3, [r3, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d00c      	beq.n	8000678 <RunSeg+0xf8>
		setTimer(3,1000);
 800065e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000662:	2003      	movs	r0, #3
 8000664:	f000 fe00 	bl	8001268 <setTimer>
		writeEn(2);
 8000668:	2002      	movs	r0, #2
 800066a:	f7ff fd7b 	bl	8000164 <writeEn>
		displayBuffer2(status);
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <RunSeg+0x108>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff ff24 	bl	80004c0 <displayBuffer2>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000030 	.word	0x20000030
 8000680:	20000018 	.word	0x20000018
 8000684:	20000144 	.word	0x20000144
 8000688:	20000070 	.word	0x20000070

0800068c <RunSegMode2>:

void RunSegMode2(){
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	if(isButtonPressed(1)){
 8000690:	2001      	movs	r0, #1
 8000692:	f000 f96f 	bl	8000974 <isButtonPressed>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d01f      	beq.n	80006dc <RunSegMode2+0x50>
		temp[1]++;
 800069c:	4b2b      	ldr	r3, [pc, #172]	; (800074c <RunSegMode2+0xc0>)
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	3301      	adds	r3, #1
 80006a2:	4a2a      	ldr	r2, [pc, #168]	; (800074c <RunSegMode2+0xc0>)
 80006a4:	6053      	str	r3, [r2, #4]
		if(temp[1] == 10 && temp[0] == 9) {
 80006a6:	4b29      	ldr	r3, [pc, #164]	; (800074c <RunSegMode2+0xc0>)
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	2b0a      	cmp	r3, #10
 80006ac:	d109      	bne.n	80006c2 <RunSegMode2+0x36>
 80006ae:	4b27      	ldr	r3, [pc, #156]	; (800074c <RunSegMode2+0xc0>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	2b09      	cmp	r3, #9
 80006b4:	d105      	bne.n	80006c2 <RunSegMode2+0x36>
			temp[0] = 0;
 80006b6:	4b25      	ldr	r3, [pc, #148]	; (800074c <RunSegMode2+0xc0>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
			temp[1] = 0;
 80006bc:	4b23      	ldr	r3, [pc, #140]	; (800074c <RunSegMode2+0xc0>)
 80006be:	2200      	movs	r2, #0
 80006c0:	605a      	str	r2, [r3, #4]
		}
		if(temp[1] > 9 ){
 80006c2:	4b22      	ldr	r3, [pc, #136]	; (800074c <RunSegMode2+0xc0>)
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	2b09      	cmp	r3, #9
 80006c8:	dd16      	ble.n	80006f8 <RunSegMode2+0x6c>
			temp[1] = 0;
 80006ca:	4b20      	ldr	r3, [pc, #128]	; (800074c <RunSegMode2+0xc0>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	605a      	str	r2, [r3, #4]
			temp[0]++;
 80006d0:	4b1e      	ldr	r3, [pc, #120]	; (800074c <RunSegMode2+0xc0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	3301      	adds	r3, #1
 80006d6:	4a1d      	ldr	r2, [pc, #116]	; (800074c <RunSegMode2+0xc0>)
 80006d8:	6013      	str	r3, [r2, #0]
 80006da:	e00d      	b.n	80006f8 <RunSegMode2+0x6c>
		}
	}
	else if(isButtonPressed(2)){
 80006dc:	2002      	movs	r0, #2
 80006de:	f000 f949 	bl	8000974 <isButtonPressed>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d007      	beq.n	80006f8 <RunSegMode2+0x6c>
		led_buffer[0] = temp[0] ;
 80006e8:	4b18      	ldr	r3, [pc, #96]	; (800074c <RunSegMode2+0xc0>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a18      	ldr	r2, [pc, #96]	; (8000750 <RunSegMode2+0xc4>)
 80006ee:	6013      	str	r3, [r2, #0]
		led_buffer[1] = temp[1];
 80006f0:	4b16      	ldr	r3, [pc, #88]	; (800074c <RunSegMode2+0xc0>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	4a16      	ldr	r2, [pc, #88]	; (8000750 <RunSegMode2+0xc4>)
 80006f6:	6053      	str	r3, [r2, #4]
	}
	if(timer_flag[2]){
 80006f8:	4b16      	ldr	r3, [pc, #88]	; (8000754 <RunSegMode2+0xc8>)
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d00f      	beq.n	8000720 <RunSegMode2+0x94>
		setTimer(2,100);
 8000700:	2164      	movs	r1, #100	; 0x64
 8000702:	2002      	movs	r0, #2
 8000704:	f000 fdb0 	bl	8001268 <setTimer>
		writeEn(1);
 8000708:	2001      	movs	r0, #1
 800070a:	f7ff fd2b 	bl	8000164 <writeEn>
		display7SEG2(0);
 800070e:	2000      	movs	r0, #0
 8000710:	f7ff fdea 	bl	80002e8 <display7SEG2>
		display7SEG(temp[0]);
 8000714:	4b0d      	ldr	r3, [pc, #52]	; (800074c <RunSegMode2+0xc0>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff fd55 	bl	80001c8 <display7SEG>
		setTimer(3,100);
		writeEn(2);
		display7SEG2(2);
		display7SEG( temp[1] );
	}
}
 800071e:	e012      	b.n	8000746 <RunSegMode2+0xba>
	else if(timer_flag[3]){
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <RunSegMode2+0xc8>)
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d00e      	beq.n	8000746 <RunSegMode2+0xba>
		setTimer(3,100);
 8000728:	2164      	movs	r1, #100	; 0x64
 800072a:	2003      	movs	r0, #3
 800072c:	f000 fd9c 	bl	8001268 <setTimer>
		writeEn(2);
 8000730:	2002      	movs	r0, #2
 8000732:	f7ff fd17 	bl	8000164 <writeEn>
		display7SEG2(2);
 8000736:	2002      	movs	r0, #2
 8000738:	f7ff fdd6 	bl	80002e8 <display7SEG2>
		display7SEG( temp[1] );
 800073c:	4b03      	ldr	r3, [pc, #12]	; (800074c <RunSegMode2+0xc0>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff fd41 	bl	80001c8 <display7SEG>
}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	20000030 	.word	0x20000030
 8000750:	20000018 	.word	0x20000018
 8000754:	20000144 	.word	0x20000144

08000758 <RunSegMode3>:
void RunSegMode3(){
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
	if(isButtonPressed(1)){
 800075c:	2001      	movs	r0, #1
 800075e:	f000 f909 	bl	8000974 <isButtonPressed>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d01f      	beq.n	80007a8 <RunSegMode3+0x50>
		temp[5]++;
 8000768:	4b2b      	ldr	r3, [pc, #172]	; (8000818 <RunSegMode3+0xc0>)
 800076a:	695b      	ldr	r3, [r3, #20]
 800076c:	3301      	adds	r3, #1
 800076e:	4a2a      	ldr	r2, [pc, #168]	; (8000818 <RunSegMode3+0xc0>)
 8000770:	6153      	str	r3, [r2, #20]
		if(temp[5] == 10 && temp[4] == 9){
 8000772:	4b29      	ldr	r3, [pc, #164]	; (8000818 <RunSegMode3+0xc0>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	2b0a      	cmp	r3, #10
 8000778:	d109      	bne.n	800078e <RunSegMode3+0x36>
 800077a:	4b27      	ldr	r3, [pc, #156]	; (8000818 <RunSegMode3+0xc0>)
 800077c:	691b      	ldr	r3, [r3, #16]
 800077e:	2b09      	cmp	r3, #9
 8000780:	d105      	bne.n	800078e <RunSegMode3+0x36>
			temp[5] = 0;
 8000782:	4b25      	ldr	r3, [pc, #148]	; (8000818 <RunSegMode3+0xc0>)
 8000784:	2200      	movs	r2, #0
 8000786:	615a      	str	r2, [r3, #20]
			temp[4] = 0;
 8000788:	4b23      	ldr	r3, [pc, #140]	; (8000818 <RunSegMode3+0xc0>)
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]
		}
		if(temp[5] > 9){
 800078e:	4b22      	ldr	r3, [pc, #136]	; (8000818 <RunSegMode3+0xc0>)
 8000790:	695b      	ldr	r3, [r3, #20]
 8000792:	2b09      	cmp	r3, #9
 8000794:	dd16      	ble.n	80007c4 <RunSegMode3+0x6c>
			temp[5] = 0;
 8000796:	4b20      	ldr	r3, [pc, #128]	; (8000818 <RunSegMode3+0xc0>)
 8000798:	2200      	movs	r2, #0
 800079a:	615a      	str	r2, [r3, #20]
			temp[4]++;
 800079c:	4b1e      	ldr	r3, [pc, #120]	; (8000818 <RunSegMode3+0xc0>)
 800079e:	691b      	ldr	r3, [r3, #16]
 80007a0:	3301      	adds	r3, #1
 80007a2:	4a1d      	ldr	r2, [pc, #116]	; (8000818 <RunSegMode3+0xc0>)
 80007a4:	6113      	str	r3, [r2, #16]
 80007a6:	e00d      	b.n	80007c4 <RunSegMode3+0x6c>
		}
	}
	else if(isButtonPressed(2)){
 80007a8:	2002      	movs	r0, #2
 80007aa:	f000 f8e3 	bl	8000974 <isButtonPressed>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d007      	beq.n	80007c4 <RunSegMode3+0x6c>
		led_buffer[5] = temp[5];
 80007b4:	4b18      	ldr	r3, [pc, #96]	; (8000818 <RunSegMode3+0xc0>)
 80007b6:	695b      	ldr	r3, [r3, #20]
 80007b8:	4a18      	ldr	r2, [pc, #96]	; (800081c <RunSegMode3+0xc4>)
 80007ba:	6153      	str	r3, [r2, #20]
		led_buffer[4] = temp[4];
 80007bc:	4b16      	ldr	r3, [pc, #88]	; (8000818 <RunSegMode3+0xc0>)
 80007be:	691b      	ldr	r3, [r3, #16]
 80007c0:	4a16      	ldr	r2, [pc, #88]	; (800081c <RunSegMode3+0xc4>)
 80007c2:	6113      	str	r3, [r2, #16]
	}
	if(timer_flag[2]){
 80007c4:	4b16      	ldr	r3, [pc, #88]	; (8000820 <RunSegMode3+0xc8>)
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d00f      	beq.n	80007ec <RunSegMode3+0x94>
		setTimer(2,100);
 80007cc:	2164      	movs	r1, #100	; 0x64
 80007ce:	2002      	movs	r0, #2
 80007d0:	f000 fd4a 	bl	8001268 <setTimer>
		writeEn(1);
 80007d4:	2001      	movs	r0, #1
 80007d6:	f7ff fcc5 	bl	8000164 <writeEn>
		display7SEG2(0);
 80007da:	2000      	movs	r0, #0
 80007dc:	f7ff fd84 	bl	80002e8 <display7SEG2>
		display7SEG(temp[4]);
 80007e0:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <RunSegMode3+0xc0>)
 80007e2:	691b      	ldr	r3, [r3, #16]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fcef 	bl	80001c8 <display7SEG>
		setTimer(3,100);
		writeEn(2);
		display7SEG2(3);
		display7SEG(temp[5]);
	}
}
 80007ea:	e012      	b.n	8000812 <RunSegMode3+0xba>
	else if(timer_flag[3]){
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <RunSegMode3+0xc8>)
 80007ee:	68db      	ldr	r3, [r3, #12]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d00e      	beq.n	8000812 <RunSegMode3+0xba>
		setTimer(3,100);
 80007f4:	2164      	movs	r1, #100	; 0x64
 80007f6:	2003      	movs	r0, #3
 80007f8:	f000 fd36 	bl	8001268 <setTimer>
		writeEn(2);
 80007fc:	2002      	movs	r0, #2
 80007fe:	f7ff fcb1 	bl	8000164 <writeEn>
		display7SEG2(3);
 8000802:	2003      	movs	r0, #3
 8000804:	f7ff fd70 	bl	80002e8 <display7SEG2>
		display7SEG(temp[5]);
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <RunSegMode3+0xc0>)
 800080a:	695b      	ldr	r3, [r3, #20]
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff fcdb 	bl	80001c8 <display7SEG>
}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000030 	.word	0x20000030
 800081c:	20000018 	.word	0x20000018
 8000820:	20000144 	.word	0x20000144

08000824 <RunSegMode4>:
void RunSegMode4(){
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
	if(isButtonPressed(1)){
 8000828:	2001      	movs	r0, #1
 800082a:	f000 f8a3 	bl	8000974 <isButtonPressed>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d01f      	beq.n	8000874 <RunSegMode4+0x50>
		temp[3]++;
 8000834:	4b2b      	ldr	r3, [pc, #172]	; (80008e4 <RunSegMode4+0xc0>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	3301      	adds	r3, #1
 800083a:	4a2a      	ldr	r2, [pc, #168]	; (80008e4 <RunSegMode4+0xc0>)
 800083c:	60d3      	str	r3, [r2, #12]
		if(temp[3] == 10 && temp[2] == 9){
 800083e:	4b29      	ldr	r3, [pc, #164]	; (80008e4 <RunSegMode4+0xc0>)
 8000840:	68db      	ldr	r3, [r3, #12]
 8000842:	2b0a      	cmp	r3, #10
 8000844:	d109      	bne.n	800085a <RunSegMode4+0x36>
 8000846:	4b27      	ldr	r3, [pc, #156]	; (80008e4 <RunSegMode4+0xc0>)
 8000848:	689b      	ldr	r3, [r3, #8]
 800084a:	2b09      	cmp	r3, #9
 800084c:	d105      	bne.n	800085a <RunSegMode4+0x36>
			temp[3] = 0;
 800084e:	4b25      	ldr	r3, [pc, #148]	; (80008e4 <RunSegMode4+0xc0>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
			temp[2] = 0;
 8000854:	4b23      	ldr	r3, [pc, #140]	; (80008e4 <RunSegMode4+0xc0>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
		}
		if(temp[3] > 9){
 800085a:	4b22      	ldr	r3, [pc, #136]	; (80008e4 <RunSegMode4+0xc0>)
 800085c:	68db      	ldr	r3, [r3, #12]
 800085e:	2b09      	cmp	r3, #9
 8000860:	dd16      	ble.n	8000890 <RunSegMode4+0x6c>
			temp[3] = 0;
 8000862:	4b20      	ldr	r3, [pc, #128]	; (80008e4 <RunSegMode4+0xc0>)
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
			temp[2]++;
 8000868:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <RunSegMode4+0xc0>)
 800086a:	689b      	ldr	r3, [r3, #8]
 800086c:	3301      	adds	r3, #1
 800086e:	4a1d      	ldr	r2, [pc, #116]	; (80008e4 <RunSegMode4+0xc0>)
 8000870:	6093      	str	r3, [r2, #8]
 8000872:	e00d      	b.n	8000890 <RunSegMode4+0x6c>
		}
	}
	else if(isButtonPressed(2)){
 8000874:	2002      	movs	r0, #2
 8000876:	f000 f87d 	bl	8000974 <isButtonPressed>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d007      	beq.n	8000890 <RunSegMode4+0x6c>
		led_buffer[3] = temp[3];
 8000880:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <RunSegMode4+0xc0>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	4a18      	ldr	r2, [pc, #96]	; (80008e8 <RunSegMode4+0xc4>)
 8000886:	60d3      	str	r3, [r2, #12]
		led_buffer[2] = temp[2];
 8000888:	4b16      	ldr	r3, [pc, #88]	; (80008e4 <RunSegMode4+0xc0>)
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	4a16      	ldr	r2, [pc, #88]	; (80008e8 <RunSegMode4+0xc4>)
 800088e:	6093      	str	r3, [r2, #8]
	}
	if(timer_flag[2]){
 8000890:	4b16      	ldr	r3, [pc, #88]	; (80008ec <RunSegMode4+0xc8>)
 8000892:	689b      	ldr	r3, [r3, #8]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d00f      	beq.n	80008b8 <RunSegMode4+0x94>
		setTimer(2,100);
 8000898:	2164      	movs	r1, #100	; 0x64
 800089a:	2002      	movs	r0, #2
 800089c:	f000 fce4 	bl	8001268 <setTimer>
		writeEn(1);
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff fc5f 	bl	8000164 <writeEn>
		display7SEG2(0);
 80008a6:	2000      	movs	r0, #0
 80008a8:	f7ff fd1e 	bl	80002e8 <display7SEG2>
		display7SEG(temp[2]);
 80008ac:	4b0d      	ldr	r3, [pc, #52]	; (80008e4 <RunSegMode4+0xc0>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fc89 	bl	80001c8 <display7SEG>
		setTimer(3,100);
		writeEn(2);
		display7SEG2(4);
		display7SEG(temp[3]);
	}
}
 80008b6:	e012      	b.n	80008de <RunSegMode4+0xba>
	else if(timer_flag[3]){
 80008b8:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <RunSegMode4+0xc8>)
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d00e      	beq.n	80008de <RunSegMode4+0xba>
		setTimer(3,100);
 80008c0:	2164      	movs	r1, #100	; 0x64
 80008c2:	2003      	movs	r0, #3
 80008c4:	f000 fcd0 	bl	8001268 <setTimer>
		writeEn(2);
 80008c8:	2002      	movs	r0, #2
 80008ca:	f7ff fc4b 	bl	8000164 <writeEn>
		display7SEG2(4);
 80008ce:	2004      	movs	r0, #4
 80008d0:	f7ff fd0a 	bl	80002e8 <display7SEG2>
		display7SEG(temp[3]);
 80008d4:	4b03      	ldr	r3, [pc, #12]	; (80008e4 <RunSegMode4+0xc0>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff fc75 	bl	80001c8 <display7SEG>
}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000030 	.word	0x20000030
 80008e8:	20000018 	.word	0x20000018
 80008ec:	20000144 	.word	0x20000144

080008f0 <setButton>:
int TimeOutForKeyPress[NUM_BUTTON];
int button_pressed[NUM_BUTTON];
int button_long_pressed[NUM_BUTTON];
int button_flag[NUM_BUTTON];

void setButton(int i){
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
		 KeyReg0[i] = NORMAL_STATE;
 80008f8:	4a16      	ldr	r2, [pc, #88]	; (8000954 <setButton+0x64>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2101      	movs	r1, #1
 80008fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 KeyReg1[i] = NORMAL_STATE;
 8000902:	4a15      	ldr	r2, [pc, #84]	; (8000958 <setButton+0x68>)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2101      	movs	r1, #1
 8000908:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 KeyReg2[i] = NORMAL_STATE;
 800090c:	4a13      	ldr	r2, [pc, #76]	; (800095c <setButton+0x6c>)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2101      	movs	r1, #1
 8000912:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 KeyReg3[i] = NORMAL_STATE;
 8000916:	4a12      	ldr	r2, [pc, #72]	; (8000960 <setButton+0x70>)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2101      	movs	r1, #1
 800091c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		 TimeOutForKeyPress[i] =  500;
 8000920:	4a10      	ldr	r2, [pc, #64]	; (8000964 <setButton+0x74>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000928:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 button_pressed[i] = 0;
 800092c:	4a0e      	ldr	r2, [pc, #56]	; (8000968 <setButton+0x78>)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2100      	movs	r1, #0
 8000932:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 button_long_pressed[i] = 0;
 8000936:	4a0d      	ldr	r2, [pc, #52]	; (800096c <setButton+0x7c>)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2100      	movs	r1, #0
 800093c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 button_flag[i] = 0;
 8000940:	4a0b      	ldr	r2, [pc, #44]	; (8000970 <setButton+0x80>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2100      	movs	r1, #0
 8000946:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	20000080 	.word	0x20000080
 8000958:	2000008c 	.word	0x2000008c
 800095c:	200000bc 	.word	0x200000bc
 8000960:	20000074 	.word	0x20000074
 8000964:	20000098 	.word	0x20000098
 8000968:	200000b0 	.word	0x200000b0
 800096c:	200000c8 	.word	0x200000c8
 8000970:	200000a4 	.word	0x200000a4

08000974 <isButtonPressed>:


GPIO_TypeDef* button_ports[] = {Button1_GPIO_Port,Button2_GPIO_Port,Button3_GPIO_Port};
uint16_t button_pins[] = {Button1_Pin, Button2_Pin, Button3_Pin};

int isButtonPressed( int index ){
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 800097c:	4a22      	ldr	r2, [pc, #136]	; (8000a08 <isButtonPressed+0x94>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d13a      	bne.n	80009fe <isButtonPressed+0x8a>
		if(index == 0) {
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d11d      	bne.n	80009ca <isButtonPressed+0x56>
			mode++;
 800098e:	4b1f      	ldr	r3, [pc, #124]	; (8000a0c <isButtonPressed+0x98>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3301      	adds	r3, #1
 8000994:	4a1d      	ldr	r2, [pc, #116]	; (8000a0c <isButtonPressed+0x98>)
 8000996:	6013      	str	r3, [r2, #0]
			setTimer(2, 50); // for 7SEG
 8000998:	2132      	movs	r1, #50	; 0x32
 800099a:	2002      	movs	r0, #2
 800099c:	f000 fc64 	bl	8001268 <setTimer>
			setTimer(3, 100); //for 7SEG
 80009a0:	2164      	movs	r1, #100	; 0x64
 80009a2:	2003      	movs	r0, #3
 80009a4:	f000 fc60 	bl	8001268 <setTimer>

			for(int i = 0 ; i < 6; i++) temp[i] = led_buffer[i];
 80009a8:	2300      	movs	r3, #0
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	e00a      	b.n	80009c4 <isButtonPressed+0x50>
 80009ae:	4a18      	ldr	r2, [pc, #96]	; (8000a10 <isButtonPressed+0x9c>)
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009b6:	4917      	ldr	r1, [pc, #92]	; (8000a14 <isButtonPressed+0xa0>)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	3301      	adds	r3, #1
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2b05      	cmp	r3, #5
 80009c8:	ddf1      	ble.n	80009ae <isButtonPressed+0x3a>
		}
		if(mode > 4) {
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <isButtonPressed+0x98>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2b04      	cmp	r3, #4
 80009d0:	dd0e      	ble.n	80009f0 <isButtonPressed+0x7c>
			status = INIT;
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <isButtonPressed+0xa4>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	601a      	str	r2, [r3, #0]
			mode = 1;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <isButtonPressed+0x98>)
 80009da:	2201      	movs	r2, #1
 80009dc:	601a      	str	r2, [r3, #0]
			setTimer(2, 10); // for 7SEG
 80009de:	210a      	movs	r1, #10
 80009e0:	2002      	movs	r0, #2
 80009e2:	f000 fc41 	bl	8001268 <setTimer>
			setTimer(3, 510); //for 7SEG
 80009e6:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 80009ea:	2003      	movs	r0, #3
 80009ec:	f000 fc3c 	bl	8001268 <setTimer>
		}
		button_flag[index] = 0;
 80009f0:	4a05      	ldr	r2, [pc, #20]	; (8000a08 <isButtonPressed+0x94>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2100      	movs	r1, #0
 80009f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80009fa:	2301      	movs	r3, #1
 80009fc:	e000      	b.n	8000a00 <isButtonPressed+0x8c>
	}
	return 0;
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	200000a4 	.word	0x200000a4
 8000a0c:	20000014 	.word	0x20000014
 8000a10:	20000018 	.word	0x20000018
 8000a14:	20000030 	.word	0x20000030
 8000a18:	20000070 	.word	0x20000070

08000a1c <getKeyInput>:
	//TODO
	//HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	button_flag[index] = 1;
}

void getKeyInput(){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_BUTTON; i++){
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	e07c      	b.n	8000b22 <getKeyInput+0x106>
		KeyReg2[i] = KeyReg1[i];
 8000a28:	4a42      	ldr	r2, [pc, #264]	; (8000b34 <getKeyInput+0x118>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a30:	4941      	ldr	r1, [pc, #260]	; (8000b38 <getKeyInput+0x11c>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 8000a38:	4a40      	ldr	r2, [pc, #256]	; (8000b3c <getKeyInput+0x120>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a40:	493c      	ldr	r1, [pc, #240]	; (8000b34 <getKeyInput+0x118>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  // Add your key
	  KeyReg0[i] = HAL_GPIO_ReadPin(button_ports[i], button_pins[i]);
 8000a48:	4a3d      	ldr	r2, [pc, #244]	; (8000b40 <getKeyInput+0x124>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a50:	493c      	ldr	r1, [pc, #240]	; (8000b44 <getKeyInput+0x128>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	f000 fff2 	bl	8001a44 <HAL_GPIO_ReadPin>
 8000a60:	4603      	mov	r3, r0
 8000a62:	4619      	mov	r1, r3
 8000a64:	4a35      	ldr	r2, [pc, #212]	; (8000b3c <getKeyInput+0x120>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	  if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000a6c:	4a31      	ldr	r2, [pc, #196]	; (8000b34 <getKeyInput+0x118>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a74:	4931      	ldr	r1, [pc, #196]	; (8000b3c <getKeyInput+0x120>)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d14d      	bne.n	8000b1c <getKeyInput+0x100>
 8000a80:	4a2c      	ldr	r2, [pc, #176]	; (8000b34 <getKeyInput+0x118>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a88:	492b      	ldr	r1, [pc, #172]	; (8000b38 <getKeyInput+0x11c>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d143      	bne.n	8000b1c <getKeyInput+0x100>
		if (KeyReg2[i] != KeyReg3[i]){
 8000a94:	4a28      	ldr	r2, [pc, #160]	; (8000b38 <getKeyInput+0x11c>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a9c:	492a      	ldr	r1, [pc, #168]	; (8000b48 <getKeyInput+0x12c>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d019      	beq.n	8000adc <getKeyInput+0xc0>
		  KeyReg3[i] = KeyReg2[i];
 8000aa8:	4a23      	ldr	r2, [pc, #140]	; (8000b38 <getKeyInput+0x11c>)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ab0:	4925      	ldr	r1, [pc, #148]	; (8000b48 <getKeyInput+0x12c>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		  if (KeyReg3[i] == PRESSED_STATE){
 8000ab8:	4a23      	ldr	r2, [pc, #140]	; (8000b48 <getKeyInput+0x12c>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d12b      	bne.n	8000b1c <getKeyInput+0x100>
			TimeOutForKeyPress[i] = 500;
 8000ac4:	4a21      	ldr	r2, [pc, #132]	; (8000b4c <getKeyInput+0x130>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000acc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			//subKeyProcess();
			button_flag[i] = 1;
 8000ad0:	4a1f      	ldr	r2, [pc, #124]	; (8000b50 <getKeyInput+0x134>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000ada:	e01f      	b.n	8000b1c <getKeyInput+0x100>
		  }

		}else{
			TimeOutForKeyPress[i] --;
 8000adc:	4a1b      	ldr	r2, [pc, #108]	; (8000b4c <getKeyInput+0x130>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae4:	1e5a      	subs	r2, r3, #1
 8000ae6:	4919      	ldr	r1, [pc, #100]	; (8000b4c <getKeyInput+0x130>)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (TimeOutForKeyPress[i] == 0){
 8000aee:	4a17      	ldr	r2, [pc, #92]	; (8000b4c <getKeyInput+0x130>)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d110      	bne.n	8000b1c <getKeyInput+0x100>
				TimeOutForKeyPress[i] = 500;
 8000afa:	4a14      	ldr	r2, [pc, #80]	; (8000b4c <getKeyInput+0x130>)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000b02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE){
 8000b06:	4a10      	ldr	r2, [pc, #64]	; (8000b48 <getKeyInput+0x12c>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d104      	bne.n	8000b1c <getKeyInput+0x100>
					//subKeyProcess();
					button_flag[i] = 1;
 8000b12:	4a0f      	ldr	r2, [pc, #60]	; (8000b50 <getKeyInput+0x134>)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2101      	movs	r1, #1
 8000b18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUM_BUTTON; i++){
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	607b      	str	r3, [r7, #4]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	f77f af7f 	ble.w	8000a28 <getKeyInput+0xc>
				}
			}
		}
	  }
	}
}
 8000b2a:	bf00      	nop
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	2000008c 	.word	0x2000008c
 8000b38:	200000bc 	.word	0x200000bc
 8000b3c:	20000080 	.word	0x20000080
 8000b40:	20000000 	.word	0x20000000
 8000b44:	2000000c 	.word	0x2000000c
 8000b48:	20000074 	.word	0x20000074
 8000b4c:	20000098 	.word	0x20000098
 8000b50:	200000a4 	.word	0x200000a4

08000b54 <initState>:
 *      Author: ADMIN
 */
#include "fsm_automatic.h"
#include "global.h"

void initState(){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	display7SEG(0);
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f7ff fb35 	bl	80001c8 <display7SEG>
	display7SEG2(0);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff fbc2 	bl	80002e8 <display7SEG2>
	writeEn(1);
 8000b64:	2001      	movs	r0, #1
 8000b66:	f7ff fafd 	bl	8000164 <writeEn>

	HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin|GREEN_LED2_Pin, 0);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8000b70:	4805      	ldr	r0, [pc, #20]	; (8000b88 <initState+0x34>)
 8000b72:	f000 ff7e 	bl	8001a72 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GREEN_LED1_Pin|YEL_LED1_Pin|RED_LED2_Pin|YEL_LED2_Pin, 1);
 8000b76:	2201      	movs	r2, #1
 8000b78:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000b7c:	4802      	ldr	r0, [pc, #8]	; (8000b88 <initState+0x34>)
 8000b7e:	f000 ff78 	bl	8001a72 <HAL_GPIO_WritePin>
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40010800 	.word	0x40010800

08000b8c <checkTime>:

void checkTime(){
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
	int red_time = led_buffer[0]*10 + led_buffer[1] + 1;
 8000b92:	4b25      	ldr	r3, [pc, #148]	; (8000c28 <checkTime+0x9c>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	4613      	mov	r3, r2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4413      	add	r3, r2
 8000b9c:	005b      	lsls	r3, r3, #1
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b21      	ldr	r3, [pc, #132]	; (8000c28 <checkTime+0x9c>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	60fb      	str	r3, [r7, #12]
	int green_time = led_buffer[2]*10 + led_buffer[3] + 1;
 8000baa:	4b1f      	ldr	r3, [pc, #124]	; (8000c28 <checkTime+0x9c>)
 8000bac:	689a      	ldr	r2, [r3, #8]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	4413      	add	r3, r2
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <checkTime+0x9c>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	60bb      	str	r3, [r7, #8]
	int yel_time = led_buffer[4]*10 + led_buffer[5] + 1;
 8000bc2:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <checkTime+0x9c>)
 8000bc4:	691a      	ldr	r2, [r3, #16]
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	4413      	add	r3, r2
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	461a      	mov	r2, r3
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <checkTime+0x9c>)
 8000bd2:	695b      	ldr	r3, [r3, #20]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	607b      	str	r3, [r7, #4]
	int yel_green_time = yel_time + green_time;
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	4413      	add	r3, r2
 8000be0:	603b      	str	r3, [r7, #0]

	if(red_time != yel_green_time ){
 8000be2:	68fa      	ldr	r2, [r7, #12]
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d018      	beq.n	8000c1c <checkTime+0x90>
		led_buffer[1] = (yel_green_time - 1)%10;
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	1e59      	subs	r1, r3, #1
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <checkTime+0xa0>)
 8000bf0:	fb83 2301 	smull	r2, r3, r3, r1
 8000bf4:	109a      	asrs	r2, r3, #2
 8000bf6:	17cb      	asrs	r3, r1, #31
 8000bf8:	1ad2      	subs	r2, r2, r3
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	4413      	add	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	1aca      	subs	r2, r1, r3
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <checkTime+0x9c>)
 8000c06:	605a      	str	r2, [r3, #4]
		led_buffer[0] = (yel_green_time - 1)/10;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <checkTime+0xa0>)
 8000c0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c12:	1092      	asrs	r2, r2, #2
 8000c14:	17db      	asrs	r3, r3, #31
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	4a03      	ldr	r2, [pc, #12]	; (8000c28 <checkTime+0x9c>)
 8000c1a:	6013      	str	r3, [r2, #0]
	}
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20000018 	.word	0x20000018
 8000c2c:	66666667 	.word	0x66666667

08000c30 <fsm_automatic_run>:

void fsm_automatic_run(){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
	switch(status){
 8000c34:	4bba      	ldr	r3, [pc, #744]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	3b01      	subs	r3, #1
 8000c3a:	2b0d      	cmp	r3, #13
 8000c3c:	f200 81d3 	bhi.w	8000fe6 <fsm_automatic_run+0x3b6>
 8000c40:	a201      	add	r2, pc, #4	; (adr r2, 8000c48 <fsm_automatic_run+0x18>)
 8000c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c46:	bf00      	nop
 8000c48:	08000c81 	.word	0x08000c81
 8000c4c:	08000cd3 	.word	0x08000cd3
 8000c50:	08000e25 	.word	0x08000e25
 8000c54:	08000db1 	.word	0x08000db1
 8000c58:	08000d3d 	.word	0x08000d3d
 8000c5c:	08000fe7 	.word	0x08000fe7
 8000c60:	08000fe7 	.word	0x08000fe7
 8000c64:	08000fe7 	.word	0x08000fe7
 8000c68:	08000fe7 	.word	0x08000fe7
 8000c6c:	08000fe7 	.word	0x08000fe7
 8000c70:	08000e95 	.word	0x08000e95
 8000c74:	08000ec5 	.word	0x08000ec5
 8000c78:	08000f35 	.word	0x08000f35
 8000c7c:	08000f8f 	.word	0x08000f8f
		case INIT:
			checkTime();
 8000c80:	f7ff ff84 	bl	8000b8c <checkTime>
			status = RED_GREEN;
 8000c84:	4ba6      	ldr	r3, [pc, #664]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000c86:	2202      	movs	r2, #2
 8000c88:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin | YEL_LED1_Pin | GREEN_LED1_Pin | RED_LED2_Pin | YEL_LED2_Pin | GREEN_LED2_Pin, 1);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8000c90:	48a4      	ldr	r0, [pc, #656]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000c92:	f000 feee 	bl	8001a72 <HAL_GPIO_WritePin>
			setTimer(0, (led_buffer[3] + 1)*1000 + led_buffer[2]*10000);
 8000c96:	4ba4      	ldr	r3, [pc, #656]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ca0:	fb02 f203 	mul.w	r2, r2, r3
 8000ca4:	4ba0      	ldr	r3, [pc, #640]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	f242 7110 	movw	r1, #10000	; 0x2710
 8000cac:	fb01 f303 	mul.w	r3, r1, r3
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f000 fad7 	bl	8001268 <setTimer>
			if(isButtonPressed(0)){
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f7ff fe5a 	bl	8000974 <isButtonPressed>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <fsm_automatic_run+0x9c>
				status = INIT_2;
 8000cc6:	4b96      	ldr	r3, [pc, #600]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000cc8:	220b      	movs	r2, #11
 8000cca:	601a      	str	r2, [r3, #0]
			}
			RunSeg();
 8000ccc:	f7ff fc58 	bl	8000580 <RunSeg>
			break;
 8000cd0:	e18a      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case RED_GREEN:
			HAL_GPIO_WritePin(GPIOA, YEL_LED1_Pin | RED_LED2_Pin, 1);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000cd8:	4892      	ldr	r0, [pc, #584]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000cda:	f000 feca 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin | GREEN_LED2_Pin, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8000ce4:	488f      	ldr	r0, [pc, #572]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000ce6:	f000 fec4 	bl	8001a72 <HAL_GPIO_WritePin>
			if(timer_flag[0] && mode == 1){
 8000cea:	4b90      	ldr	r3, [pc, #576]	; (8000f2c <fsm_automatic_run+0x2fc>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d018      	beq.n	8000d24 <fsm_automatic_run+0xf4>
 8000cf2:	4b8f      	ldr	r3, [pc, #572]	; (8000f30 <fsm_automatic_run+0x300>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d114      	bne.n	8000d24 <fsm_automatic_run+0xf4>
				status = RED_YEL;
 8000cfa:	4b89      	ldr	r3, [pc, #548]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000cfc:	2205      	movs	r2, #5
 8000cfe:	601a      	str	r2, [r3, #0]
				setTimer(0, (led_buffer[5] + 1)*1000 + led_buffer[4]*10000);
 8000d00:	4b89      	ldr	r3, [pc, #548]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	3301      	adds	r3, #1
 8000d06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d0a:	fb02 f203 	mul.w	r2, r2, r3
 8000d0e:	4b86      	ldr	r3, [pc, #536]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000d10:	691b      	ldr	r3, [r3, #16]
 8000d12:	f242 7110 	movw	r1, #10000	; 0x2710
 8000d16:	fb01 f303 	mul.w	r3, r1, r3
 8000d1a:	4413      	add	r3, r2
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f000 faa2 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000d24:	2000      	movs	r0, #0
 8000d26:	f7ff fe25 	bl	8000974 <isButtonPressed>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d002      	beq.n	8000d36 <fsm_automatic_run+0x106>
				status = INIT_2;
 8000d30:	4b7b      	ldr	r3, [pc, #492]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000d32:	220b      	movs	r2, #11
 8000d34:	601a      	str	r2, [r3, #0]
			}
			RunSeg();
 8000d36:	f7ff fc23 	bl	8000580 <RunSeg>
			break;
 8000d3a:	e155      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case RED_YEL:
			HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, 1);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d42:	4878      	ldr	r0, [pc, #480]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000d44:	f000 fe95 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_LED2_GPIO_Port, YEL_LED2_Pin, 0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d4e:	4875      	ldr	r0, [pc, #468]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000d50:	f000 fe8f 	bl	8001a72 <HAL_GPIO_WritePin>
			if(timer_flag[0] && mode == 1){
 8000d54:	4b75      	ldr	r3, [pc, #468]	; (8000f2c <fsm_automatic_run+0x2fc>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d01d      	beq.n	8000d98 <fsm_automatic_run+0x168>
 8000d5c:	4b74      	ldr	r3, [pc, #464]	; (8000f30 <fsm_automatic_run+0x300>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d119      	bne.n	8000d98 <fsm_automatic_run+0x168>
				status = GREEN_RED;
 8000d64:	4b6e      	ldr	r3, [pc, #440]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000d66:	2204      	movs	r2, #4
 8000d68:	601a      	str	r2, [r3, #0]
				display7SEG(led_buffer[3]);
 8000d6a:	4b6f      	ldr	r3, [pc, #444]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000d6c:	68db      	ldr	r3, [r3, #12]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fa2a 	bl	80001c8 <display7SEG>
				setTimer(0, (led_buffer[3] + 1)*1000 + led_buffer[2]*10000);
 8000d74:	4b6c      	ldr	r3, [pc, #432]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d7e:	fb02 f203 	mul.w	r2, r2, r3
 8000d82:	4b69      	ldr	r3, [pc, #420]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	f242 7110 	movw	r1, #10000	; 0x2710
 8000d8a:	fb01 f303 	mul.w	r3, r1, r3
 8000d8e:	4413      	add	r3, r2
 8000d90:	4619      	mov	r1, r3
 8000d92:	2000      	movs	r0, #0
 8000d94:	f000 fa68 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f7ff fdeb 	bl	8000974 <isButtonPressed>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d002      	beq.n	8000daa <fsm_automatic_run+0x17a>
				status = INIT_2;
 8000da4:	4b5e      	ldr	r3, [pc, #376]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000da6:	220b      	movs	r2, #11
 8000da8:	601a      	str	r2, [r3, #0]
			}
			RunSeg();
 8000daa:	f7ff fbe9 	bl	8000580 <RunSeg>
			break;
 8000dae:	e11b      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case GREEN_RED:
			HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin | YEL_LED2_Pin, 1);
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 7108 	mov.w	r1, #544	; 0x220
 8000db6:	485b      	ldr	r0, [pc, #364]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000db8:	f000 fe5b 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GREEN_LED1_Pin | RED_LED2_Pin, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8000dc2:	4858      	ldr	r0, [pc, #352]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000dc4:	f000 fe55 	bl	8001a72 <HAL_GPIO_WritePin>
			if(timer_flag[0] && mode == 1){
 8000dc8:	4b58      	ldr	r3, [pc, #352]	; (8000f2c <fsm_automatic_run+0x2fc>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d01d      	beq.n	8000e0c <fsm_automatic_run+0x1dc>
 8000dd0:	4b57      	ldr	r3, [pc, #348]	; (8000f30 <fsm_automatic_run+0x300>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d119      	bne.n	8000e0c <fsm_automatic_run+0x1dc>
				status = YEL_RED;
 8000dd8:	4b51      	ldr	r3, [pc, #324]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000dda:	2203      	movs	r2, #3
 8000ddc:	601a      	str	r2, [r3, #0]
				display7SEG(led_buffer[5]);
 8000dde:	4b52      	ldr	r3, [pc, #328]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff f9f0 	bl	80001c8 <display7SEG>
				setTimer(0, (led_buffer[5] + 1)*1000 + led_buffer[4]*10000);
 8000de8:	4b4f      	ldr	r3, [pc, #316]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000dea:	695b      	ldr	r3, [r3, #20]
 8000dec:	3301      	adds	r3, #1
 8000dee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000df2:	fb02 f203 	mul.w	r2, r2, r3
 8000df6:	4b4c      	ldr	r3, [pc, #304]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000df8:	691b      	ldr	r3, [r3, #16]
 8000dfa:	f242 7110 	movw	r1, #10000	; 0x2710
 8000dfe:	fb01 f303 	mul.w	r3, r1, r3
 8000e02:	4413      	add	r3, r2
 8000e04:	4619      	mov	r1, r3
 8000e06:	2000      	movs	r0, #0
 8000e08:	f000 fa2e 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f7ff fdb1 	bl	8000974 <isButtonPressed>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <fsm_automatic_run+0x1ee>
				status = INIT_2;
 8000e18:	4b41      	ldr	r3, [pc, #260]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000e1a:	220b      	movs	r2, #11
 8000e1c:	601a      	str	r2, [r3, #0]
			}
			RunSeg();
 8000e1e:	f7ff fbaf 	bl	8000580 <RunSeg>
			break;
 8000e22:	e0e1      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case YEL_RED:
			HAL_GPIO_WritePin(YEL_LED1_GPIO_Port, YEL_LED1_Pin, 0);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2140      	movs	r1, #64	; 0x40
 8000e28:	483e      	ldr	r0, [pc, #248]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000e2a:	f000 fe22 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, 1);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2180      	movs	r1, #128	; 0x80
 8000e32:	483c      	ldr	r0, [pc, #240]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000e34:	f000 fe1d 	bl	8001a72 <HAL_GPIO_WritePin>
			if(timer_flag[0]  && mode == 1){
 8000e38:	4b3c      	ldr	r3, [pc, #240]	; (8000f2c <fsm_automatic_run+0x2fc>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d01d      	beq.n	8000e7c <fsm_automatic_run+0x24c>
 8000e40:	4b3b      	ldr	r3, [pc, #236]	; (8000f30 <fsm_automatic_run+0x300>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d119      	bne.n	8000e7c <fsm_automatic_run+0x24c>
				status = RED_GREEN;
 8000e48:	4b35      	ldr	r3, [pc, #212]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	601a      	str	r2, [r3, #0]
				display7SEG(led_buffer[1]);
 8000e4e:	4b36      	ldr	r3, [pc, #216]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff f9b8 	bl	80001c8 <display7SEG>
				setTimer(0, (led_buffer[3] + 1)*1000 + led_buffer[2]*10000);
 8000e58:	4b33      	ldr	r3, [pc, #204]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e62:	fb02 f203 	mul.w	r2, r2, r3
 8000e66:	4b30      	ldr	r3, [pc, #192]	; (8000f28 <fsm_automatic_run+0x2f8>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	f242 7110 	movw	r1, #10000	; 0x2710
 8000e6e:	fb01 f303 	mul.w	r3, r1, r3
 8000e72:	4413      	add	r3, r2
 8000e74:	4619      	mov	r1, r3
 8000e76:	2000      	movs	r0, #0
 8000e78:	f000 f9f6 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f7ff fd79 	bl	8000974 <isButtonPressed>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d002      	beq.n	8000e8e <fsm_automatic_run+0x25e>
				status = INIT_2;
 8000e88:	4b25      	ldr	r3, [pc, #148]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000e8a:	220b      	movs	r2, #11
 8000e8c:	601a      	str	r2, [r3, #0]
			}
			RunSeg();
 8000e8e:	f7ff fb77 	bl	8000580 <RunSeg>
			break;
 8000e92:	e0a9      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case INIT_2:
			setTimer(0,0);
 8000e94:	2100      	movs	r1, #0
 8000e96:	2000      	movs	r0, #0
 8000e98:	f000 f9e6 	bl	8001268 <setTimer>
			setTimer(1, 50);
 8000e9c:	2132      	movs	r1, #50	; 0x32
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	f000 f9e2 	bl	8001268 <setTimer>
			status = RED_2;
 8000ea4:	4b1e      	ldr	r3, [pc, #120]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GREEN_LED1_Pin | YEL_LED1_Pin | GREEN_LED2_Pin | YEL_LED2_Pin, 1);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f44f 61d8 	mov.w	r1, #1728	; 0x6c0
 8000eb0:	481c      	ldr	r0, [pc, #112]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000eb2:	f000 fdde 	bl	8001a72 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin | RED_LED2_Pin, 0);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000ebc:	4819      	ldr	r0, [pc, #100]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000ebe:	f000 fdd8 	bl	8001a72 <HAL_GPIO_WritePin>
			break;
 8000ec2:	e091      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case RED_2:
			if(timer_flag[1]){
 8000ec4:	4b19      	ldr	r3, [pc, #100]	; (8000f2c <fsm_automatic_run+0x2fc>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d00c      	beq.n	8000ee6 <fsm_automatic_run+0x2b6>
				HAL_GPIO_TogglePin(RED_LED1_GPIO_Port, RED_LED1_Pin);
 8000ecc:	2120      	movs	r1, #32
 8000ece:	4815      	ldr	r0, [pc, #84]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000ed0:	f000 fde7 	bl	8001aa2 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(RED_LED2_GPIO_Port, RED_LED2_Pin);
 8000ed4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed8:	4812      	ldr	r0, [pc, #72]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000eda:	f000 fde2 	bl	8001aa2 <HAL_GPIO_TogglePin>
				setTimer(1, 50);
 8000ede:	2132      	movs	r1, #50	; 0x32
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f000 f9c1 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff fd44 	bl	8000974 <isButtonPressed>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d012      	beq.n	8000f18 <fsm_automatic_run+0x2e8>
				status = YEL_2;
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <fsm_automatic_run+0x2f0>)
 8000ef4:	220d      	movs	r2, #13
 8000ef6:	601a      	str	r2, [r3, #0]
				setTimer(1, 50);
 8000ef8:	2132      	movs	r1, #50	; 0x32
 8000efa:	2001      	movs	r0, #1
 8000efc:	f000 f9b4 	bl	8001268 <setTimer>
				HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin | RED_LED2_Pin, 1);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000f06:	4807      	ldr	r0, [pc, #28]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000f08:	f000 fdb3 	bl	8001a72 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, YEL_LED1_Pin | YEL_LED2_Pin, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000f12:	4804      	ldr	r0, [pc, #16]	; (8000f24 <fsm_automatic_run+0x2f4>)
 8000f14:	f000 fdad 	bl	8001a72 <HAL_GPIO_WritePin>
			}
			RunSegMode2();
 8000f18:	f7ff fbb8 	bl	800068c <RunSegMode2>
			break;
 8000f1c:	e064      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
 8000f1e:	bf00      	nop
 8000f20:	20000070 	.word	0x20000070
 8000f24:	40010800 	.word	0x40010800
 8000f28:	20000018 	.word	0x20000018
 8000f2c:	20000144 	.word	0x20000144
 8000f30:	20000014 	.word	0x20000014
		case YEL_2:
			if(timer_flag[1]){
 8000f34:	4b2d      	ldr	r3, [pc, #180]	; (8000fec <fsm_automatic_run+0x3bc>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d00c      	beq.n	8000f56 <fsm_automatic_run+0x326>
				HAL_GPIO_TogglePin(YEL_LED1_GPIO_Port, YEL_LED1_Pin);
 8000f3c:	2140      	movs	r1, #64	; 0x40
 8000f3e:	482c      	ldr	r0, [pc, #176]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000f40:	f000 fdaf 	bl	8001aa2 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(YEL_LED2_GPIO_Port, YEL_LED2_Pin);
 8000f44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f48:	4829      	ldr	r0, [pc, #164]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000f4a:	f000 fdaa 	bl	8001aa2 <HAL_GPIO_TogglePin>
				setTimer(1, 50);
 8000f4e:	2132      	movs	r1, #50	; 0x32
 8000f50:	2001      	movs	r0, #1
 8000f52:	f000 f989 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff fd0c 	bl	8000974 <isButtonPressed>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d012      	beq.n	8000f88 <fsm_automatic_run+0x358>
				status = GREEN_2;
 8000f62:	4b24      	ldr	r3, [pc, #144]	; (8000ff4 <fsm_automatic_run+0x3c4>)
 8000f64:	220e      	movs	r2, #14
 8000f66:	601a      	str	r2, [r3, #0]
				setTimer(1, 50);
 8000f68:	2132      	movs	r1, #50	; 0x32
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	f000 f97c 	bl	8001268 <setTimer>
				HAL_GPIO_WritePin(GPIOA, YEL_LED1_Pin | YEL_LED2_Pin, 1);
 8000f70:	2201      	movs	r2, #1
 8000f72:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000f76:	481e      	ldr	r0, [pc, #120]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000f78:	f000 fd7b 	bl	8001a72 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GREEN_LED1_Pin | GREEN_LED2_Pin, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f44f 6190 	mov.w	r1, #1152	; 0x480
 8000f82:	481b      	ldr	r0, [pc, #108]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000f84:	f000 fd75 	bl	8001a72 <HAL_GPIO_WritePin>
			}
			RunSegMode3();
 8000f88:	f7ff fbe6 	bl	8000758 <RunSegMode3>
			break;
 8000f8c:	e02c      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		case GREEN_2:
			if(timer_flag[1]){
 8000f8e:	4b17      	ldr	r3, [pc, #92]	; (8000fec <fsm_automatic_run+0x3bc>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d00c      	beq.n	8000fb0 <fsm_automatic_run+0x380>
				HAL_GPIO_TogglePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin);
 8000f96:	2180      	movs	r1, #128	; 0x80
 8000f98:	4815      	ldr	r0, [pc, #84]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000f9a:	f000 fd82 	bl	8001aa2 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin);
 8000f9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa2:	4813      	ldr	r0, [pc, #76]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000fa4:	f000 fd7d 	bl	8001aa2 <HAL_GPIO_TogglePin>
				setTimer(1, 50);
 8000fa8:	2132      	movs	r1, #50	; 0x32
 8000faa:	2001      	movs	r0, #1
 8000fac:	f000 f95c 	bl	8001268 <setTimer>
			}
			if(isButtonPressed(0)){
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f7ff fcdf 	bl	8000974 <isButtonPressed>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d011      	beq.n	8000fe0 <fsm_automatic_run+0x3b0>
				status = INIT;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <fsm_automatic_run+0x3c4>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	601a      	str	r2, [r3, #0]
				setTimer(1, 50);
 8000fc2:	2132      	movs	r1, #50	; 0x32
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f000 f94f 	bl	8001268 <setTimer>
				HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, 1);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	2180      	movs	r1, #128	; 0x80
 8000fce:	4808      	ldr	r0, [pc, #32]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000fd0:	f000 fd4f 	bl	8001a72 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LED2_GPIO_Port, GREEN_LED2_Pin, 1);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fda:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <fsm_automatic_run+0x3c0>)
 8000fdc:	f000 fd49 	bl	8001a72 <HAL_GPIO_WritePin>
			}
			RunSegMode4();
 8000fe0:	f7ff fc20 	bl	8000824 <RunSegMode4>
			break;
 8000fe4:	e000      	b.n	8000fe8 <fsm_automatic_run+0x3b8>
		default:
			break;
 8000fe6:	bf00      	nop
	}
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000144 	.word	0x20000144
 8000ff0:	40010800 	.word	0x40010800
 8000ff4:	20000070 	.word	0x20000070

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffc:	f000 fa38 	bl	8001470 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001000:	f000 f826 	bl	8001050 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001004:	f000 f8ac 	bl	8001160 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001008:	f000 f85e 	bl	80010c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800100c:	480e      	ldr	r0, [pc, #56]	; (8001048 <main+0x50>)
 800100e:	f001 f98d 	bl	800232c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  initState();
 8001012:	f7ff fd9f 	bl	8000b54 <initState>
  setButton(0);
 8001016:	2000      	movs	r0, #0
 8001018:	f7ff fc6a 	bl	80008f0 <setButton>
  setButton(1);
 800101c:	2001      	movs	r0, #1
 800101e:	f7ff fc67 	bl	80008f0 <setButton>
  setButton(2);
 8001022:	2002      	movs	r0, #2
 8001024:	f7ff fc64 	bl	80008f0 <setButton>
  status = INIT;
 8001028:	4b08      	ldr	r3, [pc, #32]	; (800104c <main+0x54>)
 800102a:	2201      	movs	r2, #1
 800102c:	601a      	str	r2, [r3, #0]

  setTimer(2, 10); // for 7SEG
 800102e:	210a      	movs	r1, #10
 8001030:	2002      	movs	r0, #2
 8001032:	f000 f919 	bl	8001268 <setTimer>
  setTimer(3, 510);
 8001036:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 800103a:	2003      	movs	r0, #3
 800103c:	f000 f914 	bl	8001268 <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */
	fsm_automatic_run();
 8001040:	f7ff fdf6 	bl	8000c30 <fsm_automatic_run>
 8001044:	e7fc      	b.n	8001040 <main+0x48>
 8001046:	bf00      	nop
 8001048:	200000d4 	.word	0x200000d4
 800104c:	20000070 	.word	0x20000070

08001050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b090      	sub	sp, #64	; 0x40
 8001054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001056:	f107 0318 	add.w	r3, r7, #24
 800105a:	2228      	movs	r2, #40	; 0x28
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f001 fd14 	bl	8002a8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
 8001070:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001072:	2302      	movs	r3, #2
 8001074:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001076:	2301      	movs	r3, #1
 8001078:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107a:	2310      	movs	r3, #16
 800107c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800107e:	2300      	movs	r3, #0
 8001080:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f107 0318 	add.w	r3, r7, #24
 8001086:	4618      	mov	r0, r3
 8001088:	f000 fd24 	bl	8001ad4 <HAL_RCC_OscConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001092:	f000 f8e3 	bl	800125c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001096:	230f      	movs	r3, #15
 8001098:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800109a:	2300      	movs	r3, #0
 800109c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 ff90 	bl	8001fd4 <HAL_RCC_ClockConfig>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010ba:	f000 f8cf 	bl	800125c <Error_Handler>
  }
}
 80010be:	bf00      	nop
 80010c0:	3740      	adds	r7, #64	; 0x40
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ce:	f107 0308 	add.w	r3, r7, #8
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	463b      	mov	r3, r7
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <MX_TIM2_Init+0x94>)
 80010e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	; (800115c <MX_TIM2_Init+0x94>)
 80010ee:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f4:	4b19      	ldr	r3, [pc, #100]	; (800115c <MX_TIM2_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010fa:	4b18      	ldr	r3, [pc, #96]	; (800115c <MX_TIM2_Init+0x94>)
 80010fc:	2209      	movs	r2, #9
 80010fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001100:	4b16      	ldr	r3, [pc, #88]	; (800115c <MX_TIM2_Init+0x94>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <MX_TIM2_Init+0x94>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800110c:	4813      	ldr	r0, [pc, #76]	; (800115c <MX_TIM2_Init+0x94>)
 800110e:	f001 f8bd 	bl	800228c <HAL_TIM_Base_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001118:	f000 f8a0 	bl	800125c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001120:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	4619      	mov	r1, r3
 8001128:	480c      	ldr	r0, [pc, #48]	; (800115c <MX_TIM2_Init+0x94>)
 800112a:	f001 fa3b 	bl	80025a4 <HAL_TIM_ConfigClockSource>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001134:	f000 f892 	bl	800125c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001140:	463b      	mov	r3, r7
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	; (800115c <MX_TIM2_Init+0x94>)
 8001146:	f001 fc13 	bl	8002970 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001150:	f000 f884 	bl	800125c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001154:	bf00      	nop
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	200000d4 	.word	0x200000d4

08001160 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b088      	sub	sp, #32
 8001164:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001166:	f107 0310 	add.w	r3, r7, #16
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001174:	4b2f      	ldr	r3, [pc, #188]	; (8001234 <MX_GPIO_Init+0xd4>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	4a2e      	ldr	r2, [pc, #184]	; (8001234 <MX_GPIO_Init+0xd4>)
 800117a:	f043 0310 	orr.w	r3, r3, #16
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	4b2c      	ldr	r3, [pc, #176]	; (8001234 <MX_GPIO_Init+0xd4>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f003 0310 	and.w	r3, r3, #16
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	4b29      	ldr	r3, [pc, #164]	; (8001234 <MX_GPIO_Init+0xd4>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a28      	ldr	r2, [pc, #160]	; (8001234 <MX_GPIO_Init+0xd4>)
 8001192:	f043 0304 	orr.w	r3, r3, #4
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b26      	ldr	r3, [pc, #152]	; (8001234 <MX_GPIO_Init+0xd4>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f003 0304 	and.w	r3, r3, #4
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a4:	4b23      	ldr	r3, [pc, #140]	; (8001234 <MX_GPIO_Init+0xd4>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a22      	ldr	r2, [pc, #136]	; (8001234 <MX_GPIO_Init+0xd4>)
 80011aa:	f043 0308 	orr.w	r3, r3, #8
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b20      	ldr	r3, [pc, #128]	; (8001234 <MX_GPIO_Init+0xd4>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0308 	and.w	r3, r3, #8
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 80011bc:	2200      	movs	r2, #0
 80011be:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80011c2:	481d      	ldr	r0, [pc, #116]	; (8001238 <MX_GPIO_Init+0xd8>)
 80011c4:	f000 fc55 	bl	8001a72 <HAL_GPIO_WritePin>
                          |RED_LED1_Pin|YEL_LED1_Pin|GREEN_LED1_Pin|RED_LED2_Pin
                          |YEL_LED2_Pin|GREEN_LED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d2_Pin
 80011c8:	2200      	movs	r2, #0
 80011ca:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80011ce:	481b      	ldr	r0, [pc, #108]	; (800123c <MX_GPIO_Init+0xdc>)
 80011d0:	f000 fc4f 	bl	8001a72 <HAL_GPIO_WritePin>
                          |e2_Pin|f2_Pin|g2_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin|a2_Pin
                          |b2_Pin|c2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 80011d4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80011d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011de:	2301      	movs	r3, #1
 80011e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e2:	f107 0310 	add.w	r3, r7, #16
 80011e6:	4619      	mov	r1, r3
 80011e8:	4815      	ldr	r0, [pc, #84]	; (8001240 <MX_GPIO_Init+0xe0>)
 80011ea:	f000 fab1 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin EN4_Pin
                           RED_LED1_Pin YEL_LED1_Pin GREEN_LED1_Pin RED_LED2_Pin
                           YEL_LED2_Pin GREEN_LED2_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin
 80011ee:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80011f2:	613b      	str	r3, [r7, #16]
                          |RED_LED1_Pin|YEL_LED1_Pin|GREEN_LED1_Pin|RED_LED2_Pin
                          |YEL_LED2_Pin|GREEN_LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f4:	2301      	movs	r3, #1
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2302      	movs	r3, #2
 80011fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	4619      	mov	r1, r3
 8001206:	480c      	ldr	r0, [pc, #48]	; (8001238 <MX_GPIO_Init+0xd8>)
 8001208:	f000 faa2 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d2_Pin
                           e2_Pin f2_Pin g2_Pin d_Pin
                           e_Pin f_Pin g_Pin a2_Pin
                           b2_Pin c2_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d2_Pin
 800120c:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001210:	613b      	str	r3, [r7, #16]
                          |e2_Pin|f2_Pin|g2_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin|a2_Pin
                          |b2_Pin|c2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2302      	movs	r3, #2
 800121c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	f107 0310 	add.w	r3, r7, #16
 8001222:	4619      	mov	r1, r3
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_GPIO_Init+0xdc>)
 8001226:	f000 fa93 	bl	8001750 <HAL_GPIO_Init>

}
 800122a:	bf00      	nop
 800122c:	3720      	adds	r7, #32
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40021000 	.word	0x40021000
 8001238:	40010800 	.word	0x40010800
 800123c:	40010c00 	.word	0x40010c00
 8001240:	40011000 	.word	0x40011000

08001244 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	getKeyInput();
 800124c:	f7ff fbe6 	bl	8000a1c <getKeyInput>
	timerRun();
 8001250:	f000 f82a 	bl	80012a8 <timerRun>
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001260:	b672      	cpsid	i
}
 8001262:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001264:	e7fe      	b.n	8001264 <Error_Handler+0x8>
	...

08001268 <setTimer>:
#define CYCLE 10

int timer_counter[MAX_COUNTER];
int timer_flag[MAX_COUNTER];

void setTimer(int index, int duration){
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration/CYCLE;
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	4a09      	ldr	r2, [pc, #36]	; (800129c <setTimer+0x34>)
 8001276:	fb82 1203 	smull	r1, r2, r2, r3
 800127a:	1092      	asrs	r2, r2, #2
 800127c:	17db      	asrs	r3, r3, #31
 800127e:	1ad2      	subs	r2, r2, r3
 8001280:	4907      	ldr	r1, [pc, #28]	; (80012a0 <setTimer+0x38>)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001288:	4a06      	ldr	r2, [pc, #24]	; (80012a4 <setTimer+0x3c>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2100      	movs	r1, #0
 800128e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	66666667 	.word	0x66666667
 80012a0:	2000011c 	.word	0x2000011c
 80012a4:	20000144 	.word	0x20000144

080012a8 <timerRun>:
		return 1;
	}
	return 0;
}

void timerRun(){
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_COUNTER; i++){
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	e01c      	b.n	80012ee <timerRun+0x46>
		if(timer_counter[i] > 0) {
 80012b4:	4a12      	ldr	r2, [pc, #72]	; (8001300 <timerRun+0x58>)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	dd13      	ble.n	80012e8 <timerRun+0x40>
			timer_counter[i]--;
 80012c0:	4a0f      	ldr	r2, [pc, #60]	; (8001300 <timerRun+0x58>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c8:	1e5a      	subs	r2, r3, #1
 80012ca:	490d      	ldr	r1, [pc, #52]	; (8001300 <timerRun+0x58>)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 80012d2:	4a0b      	ldr	r2, [pc, #44]	; (8001300 <timerRun+0x58>)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	dc04      	bgt.n	80012e8 <timerRun+0x40>
				timer_flag[i] = 1;
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <timerRun+0x5c>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2101      	movs	r1, #1
 80012e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < MAX_COUNTER; i++){
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3301      	adds	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b09      	cmp	r3, #9
 80012f2:	dddf      	ble.n	80012b4 <timerRun+0xc>
			}
		}
	}
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr
 8001300:	2000011c 	.word	0x2000011c
 8001304:	20000144 	.word	0x20000144

08001308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <HAL_MspInit+0x5c>)
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	4a14      	ldr	r2, [pc, #80]	; (8001364 <HAL_MspInit+0x5c>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6193      	str	r3, [r2, #24]
 800131a:	4b12      	ldr	r3, [pc, #72]	; (8001364 <HAL_MspInit+0x5c>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001326:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <HAL_MspInit+0x5c>)
 8001328:	69db      	ldr	r3, [r3, #28]
 800132a:	4a0e      	ldr	r2, [pc, #56]	; (8001364 <HAL_MspInit+0x5c>)
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001330:	61d3      	str	r3, [r2, #28]
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <HAL_MspInit+0x5c>)
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800133e:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <HAL_MspInit+0x60>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	4a04      	ldr	r2, [pc, #16]	; (8001368 <HAL_MspInit+0x60>)
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135a:	bf00      	nop
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	40021000 	.word	0x40021000
 8001368:	40010000 	.word	0x40010000

0800136c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800137c:	d113      	bne.n	80013a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <HAL_TIM_Base_MspInit+0x44>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	4a0b      	ldr	r2, [pc, #44]	; (80013b0 <HAL_TIM_Base_MspInit+0x44>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	61d3      	str	r3, [r2, #28]
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_TIM_Base_MspInit+0x44>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2100      	movs	r1, #0
 800139a:	201c      	movs	r0, #28
 800139c:	f000 f9a1 	bl	80016e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013a0:	201c      	movs	r0, #28
 80013a2:	f000 f9ba 	bl	800171a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000

080013b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <NMI_Handler+0x4>

080013ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <HardFault_Handler+0x4>

080013c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <MemManage_Handler+0x4>

080013c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ca:	e7fe      	b.n	80013ca <BusFault_Handler+0x4>

080013cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <UsageFault_Handler+0x4>

080013d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr

080013de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr

080013ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ea:	b480      	push	{r7}
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr

080013f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013fa:	f000 f87f 	bl	80014fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001408:	4802      	ldr	r0, [pc, #8]	; (8001414 <TIM2_IRQHandler+0x10>)
 800140a:	f000 ffdb 	bl	80023c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200000d4 	.word	0x200000d4

08001418 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr

08001424 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001424:	f7ff fff8 	bl	8001418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001428:	480b      	ldr	r0, [pc, #44]	; (8001458 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800142a:	490c      	ldr	r1, [pc, #48]	; (800145c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800142c:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <LoopFillZerobss+0x16>)
  movs r3, #0
 800142e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001430:	e002      	b.n	8001438 <LoopCopyDataInit>

08001432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001436:	3304      	adds	r3, #4

08001438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800143a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800143c:	d3f9      	bcc.n	8001432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800143e:	4a09      	ldr	r2, [pc, #36]	; (8001464 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001440:	4c09      	ldr	r4, [pc, #36]	; (8001468 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001444:	e001      	b.n	800144a <LoopFillZerobss>

08001446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001448:	3204      	adds	r2, #4

0800144a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800144a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800144c:	d3fb      	bcc.n	8001446 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800144e:	f001 faf9 	bl	8002a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001452:	f7ff fdd1 	bl	8000ff8 <main>
  bx lr
 8001456:	4770      	bx	lr
  ldr r0, =_sdata
 8001458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800145c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001460:	08002ae0 	.word	0x08002ae0
  ldr r2, =_sbss
 8001464:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8001468:	20000170 	.word	0x20000170

0800146c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800146c:	e7fe      	b.n	800146c <ADC1_2_IRQHandler>
	...

08001470 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001474:	4b08      	ldr	r3, [pc, #32]	; (8001498 <HAL_Init+0x28>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a07      	ldr	r2, [pc, #28]	; (8001498 <HAL_Init+0x28>)
 800147a:	f043 0310 	orr.w	r3, r3, #16
 800147e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001480:	2003      	movs	r0, #3
 8001482:	f000 f923 	bl	80016cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001486:	200f      	movs	r0, #15
 8001488:	f000 f808 	bl	800149c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800148c:	f7ff ff3c 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40022000 	.word	0x40022000

0800149c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <HAL_InitTick+0x54>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <HAL_InitTick+0x58>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4619      	mov	r1, r3
 80014ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f93b 	bl	8001736 <HAL_SYSTICK_Config>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e00e      	b.n	80014e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b0f      	cmp	r3, #15
 80014ce:	d80a      	bhi.n	80014e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d0:	2200      	movs	r2, #0
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	f04f 30ff 	mov.w	r0, #4294967295
 80014d8:	f000 f903 	bl	80016e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014dc:	4a06      	ldr	r2, [pc, #24]	; (80014f8 <HAL_InitTick+0x5c>)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014e2:	2300      	movs	r3, #0
 80014e4:	e000      	b.n	80014e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000048 	.word	0x20000048
 80014f4:	20000050 	.word	0x20000050
 80014f8:	2000004c 	.word	0x2000004c

080014fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001500:	4b05      	ldr	r3, [pc, #20]	; (8001518 <HAL_IncTick+0x1c>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	4b05      	ldr	r3, [pc, #20]	; (800151c <HAL_IncTick+0x20>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4413      	add	r3, r2
 800150c:	4a03      	ldr	r2, [pc, #12]	; (800151c <HAL_IncTick+0x20>)
 800150e:	6013      	str	r3, [r2, #0]
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr
 8001518:	20000050 	.word	0x20000050
 800151c:	2000016c 	.word	0x2000016c

08001520 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return uwTick;
 8001524:	4b02      	ldr	r3, [pc, #8]	; (8001530 <HAL_GetTick+0x10>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	2000016c 	.word	0x2000016c

08001534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001550:	4013      	ands	r3, r2
 8001552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800155c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001566:	4a04      	ldr	r2, [pc, #16]	; (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	60d3      	str	r3, [r2, #12]
}
 800156c:	bf00      	nop
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <__NVIC_GetPriorityGrouping+0x18>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	f003 0307 	and.w	r3, r3, #7
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	db0b      	blt.n	80015c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	f003 021f 	and.w	r2, r3, #31
 80015b0:	4906      	ldr	r1, [pc, #24]	; (80015cc <__NVIC_EnableIRQ+0x34>)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	2001      	movs	r0, #1
 80015ba:	fa00 f202 	lsl.w	r2, r0, r2
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	e000e100 	.word	0xe000e100

080015d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	6039      	str	r1, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	db0a      	blt.n	80015fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	490c      	ldr	r1, [pc, #48]	; (800161c <__NVIC_SetPriority+0x4c>)
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	0112      	lsls	r2, r2, #4
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	440b      	add	r3, r1
 80015f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f8:	e00a      	b.n	8001610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4908      	ldr	r1, [pc, #32]	; (8001620 <__NVIC_SetPriority+0x50>)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	3b04      	subs	r3, #4
 8001608:	0112      	lsls	r2, r2, #4
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	440b      	add	r3, r1
 800160e:	761a      	strb	r2, [r3, #24]
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000e100 	.word	0xe000e100
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001624:	b480      	push	{r7}
 8001626:	b089      	sub	sp, #36	; 0x24
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f1c3 0307 	rsb	r3, r3, #7
 800163e:	2b04      	cmp	r3, #4
 8001640:	bf28      	it	cs
 8001642:	2304      	movcs	r3, #4
 8001644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3304      	adds	r3, #4
 800164a:	2b06      	cmp	r3, #6
 800164c:	d902      	bls.n	8001654 <NVIC_EncodePriority+0x30>
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3b03      	subs	r3, #3
 8001652:	e000      	b.n	8001656 <NVIC_EncodePriority+0x32>
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	f04f 32ff 	mov.w	r2, #4294967295
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43da      	mvns	r2, r3
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	401a      	ands	r2, r3
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800166c:	f04f 31ff 	mov.w	r1, #4294967295
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	fa01 f303 	lsl.w	r3, r1, r3
 8001676:	43d9      	mvns	r1, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800167c:	4313      	orrs	r3, r2
         );
}
 800167e:	4618      	mov	r0, r3
 8001680:	3724      	adds	r7, #36	; 0x24
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001698:	d301      	bcc.n	800169e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169a:	2301      	movs	r3, #1
 800169c:	e00f      	b.n	80016be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800169e:	4a0a      	ldr	r2, [pc, #40]	; (80016c8 <SysTick_Config+0x40>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016a6:	210f      	movs	r1, #15
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f7ff ff90 	bl	80015d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <SysTick_Config+0x40>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016b6:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <SysTick_Config+0x40>)
 80016b8:	2207      	movs	r2, #7
 80016ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	e000e010 	.word	0xe000e010

080016cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ff2d 	bl	8001534 <__NVIC_SetPriorityGrouping>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	4603      	mov	r3, r0
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
 80016ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016f4:	f7ff ff42 	bl	800157c <__NVIC_GetPriorityGrouping>
 80016f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	6978      	ldr	r0, [r7, #20]
 8001700:	f7ff ff90 	bl	8001624 <NVIC_EncodePriority>
 8001704:	4602      	mov	r2, r0
 8001706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff5f 	bl	80015d0 <__NVIC_SetPriority>
}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff35 	bl	8001598 <__NVIC_EnableIRQ>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ffa2 	bl	8001688 <SysTick_Config>
 8001744:	4603      	mov	r3, r0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001750:	b480      	push	{r7}
 8001752:	b08b      	sub	sp, #44	; 0x2c
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800175e:	2300      	movs	r3, #0
 8001760:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001762:	e148      	b.n	80019f6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001764:	2201      	movs	r2, #1
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	69fa      	ldr	r2, [r7, #28]
 8001774:	4013      	ands	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	429a      	cmp	r2, r3
 800177e:	f040 8137 	bne.w	80019f0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	4aa3      	ldr	r2, [pc, #652]	; (8001a14 <HAL_GPIO_Init+0x2c4>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d05e      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 800178c:	4aa1      	ldr	r2, [pc, #644]	; (8001a14 <HAL_GPIO_Init+0x2c4>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d875      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 8001792:	4aa1      	ldr	r2, [pc, #644]	; (8001a18 <HAL_GPIO_Init+0x2c8>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d058      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 8001798:	4a9f      	ldr	r2, [pc, #636]	; (8001a18 <HAL_GPIO_Init+0x2c8>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d86f      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 800179e:	4a9f      	ldr	r2, [pc, #636]	; (8001a1c <HAL_GPIO_Init+0x2cc>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d052      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 80017a4:	4a9d      	ldr	r2, [pc, #628]	; (8001a1c <HAL_GPIO_Init+0x2cc>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d869      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017aa:	4a9d      	ldr	r2, [pc, #628]	; (8001a20 <HAL_GPIO_Init+0x2d0>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d04c      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 80017b0:	4a9b      	ldr	r2, [pc, #620]	; (8001a20 <HAL_GPIO_Init+0x2d0>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d863      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017b6:	4a9b      	ldr	r2, [pc, #620]	; (8001a24 <HAL_GPIO_Init+0x2d4>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d046      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 80017bc:	4a99      	ldr	r2, [pc, #612]	; (8001a24 <HAL_GPIO_Init+0x2d4>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d85d      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017c2:	2b12      	cmp	r3, #18
 80017c4:	d82a      	bhi.n	800181c <HAL_GPIO_Init+0xcc>
 80017c6:	2b12      	cmp	r3, #18
 80017c8:	d859      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017ca:	a201      	add	r2, pc, #4	; (adr r2, 80017d0 <HAL_GPIO_Init+0x80>)
 80017cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d0:	0800184b 	.word	0x0800184b
 80017d4:	08001825 	.word	0x08001825
 80017d8:	08001837 	.word	0x08001837
 80017dc:	08001879 	.word	0x08001879
 80017e0:	0800187f 	.word	0x0800187f
 80017e4:	0800187f 	.word	0x0800187f
 80017e8:	0800187f 	.word	0x0800187f
 80017ec:	0800187f 	.word	0x0800187f
 80017f0:	0800187f 	.word	0x0800187f
 80017f4:	0800187f 	.word	0x0800187f
 80017f8:	0800187f 	.word	0x0800187f
 80017fc:	0800187f 	.word	0x0800187f
 8001800:	0800187f 	.word	0x0800187f
 8001804:	0800187f 	.word	0x0800187f
 8001808:	0800187f 	.word	0x0800187f
 800180c:	0800187f 	.word	0x0800187f
 8001810:	0800187f 	.word	0x0800187f
 8001814:	0800182d 	.word	0x0800182d
 8001818:	08001841 	.word	0x08001841
 800181c:	4a82      	ldr	r2, [pc, #520]	; (8001a28 <HAL_GPIO_Init+0x2d8>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d013      	beq.n	800184a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001822:	e02c      	b.n	800187e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	623b      	str	r3, [r7, #32]
          break;
 800182a:	e029      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	3304      	adds	r3, #4
 8001832:	623b      	str	r3, [r7, #32]
          break;
 8001834:	e024      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	3308      	adds	r3, #8
 800183c:	623b      	str	r3, [r7, #32]
          break;
 800183e:	e01f      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	330c      	adds	r3, #12
 8001846:	623b      	str	r3, [r7, #32]
          break;
 8001848:	e01a      	b.n	8001880 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d102      	bne.n	8001858 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001852:	2304      	movs	r3, #4
 8001854:	623b      	str	r3, [r7, #32]
          break;
 8001856:	e013      	b.n	8001880 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d105      	bne.n	800186c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001860:	2308      	movs	r3, #8
 8001862:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	69fa      	ldr	r2, [r7, #28]
 8001868:	611a      	str	r2, [r3, #16]
          break;
 800186a:	e009      	b.n	8001880 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800186c:	2308      	movs	r3, #8
 800186e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69fa      	ldr	r2, [r7, #28]
 8001874:	615a      	str	r2, [r3, #20]
          break;
 8001876:	e003      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001878:	2300      	movs	r3, #0
 800187a:	623b      	str	r3, [r7, #32]
          break;
 800187c:	e000      	b.n	8001880 <HAL_GPIO_Init+0x130>
          break;
 800187e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2bff      	cmp	r3, #255	; 0xff
 8001884:	d801      	bhi.n	800188a <HAL_GPIO_Init+0x13a>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	e001      	b.n	800188e <HAL_GPIO_Init+0x13e>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3304      	adds	r3, #4
 800188e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	2bff      	cmp	r3, #255	; 0xff
 8001894:	d802      	bhi.n	800189c <HAL_GPIO_Init+0x14c>
 8001896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	e002      	b.n	80018a2 <HAL_GPIO_Init+0x152>
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	3b08      	subs	r3, #8
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	210f      	movs	r1, #15
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	401a      	ands	r2, r3
 80018b4:	6a39      	ldr	r1, [r7, #32]
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	fa01 f303 	lsl.w	r3, r1, r3
 80018bc:	431a      	orrs	r2, r3
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f000 8090 	beq.w	80019f0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018d0:	4b56      	ldr	r3, [pc, #344]	; (8001a2c <HAL_GPIO_Init+0x2dc>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	4a55      	ldr	r2, [pc, #340]	; (8001a2c <HAL_GPIO_Init+0x2dc>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6193      	str	r3, [r2, #24]
 80018dc:	4b53      	ldr	r3, [pc, #332]	; (8001a2c <HAL_GPIO_Init+0x2dc>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018e8:	4a51      	ldr	r2, [pc, #324]	; (8001a30 <HAL_GPIO_Init+0x2e0>)
 80018ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ec:	089b      	lsrs	r3, r3, #2
 80018ee:	3302      	adds	r3, #2
 80018f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f8:	f003 0303 	and.w	r3, r3, #3
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	220f      	movs	r2, #15
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	4013      	ands	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a49      	ldr	r2, [pc, #292]	; (8001a34 <HAL_GPIO_Init+0x2e4>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d00d      	beq.n	8001930 <HAL_GPIO_Init+0x1e0>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a48      	ldr	r2, [pc, #288]	; (8001a38 <HAL_GPIO_Init+0x2e8>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d007      	beq.n	800192c <HAL_GPIO_Init+0x1dc>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a47      	ldr	r2, [pc, #284]	; (8001a3c <HAL_GPIO_Init+0x2ec>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d101      	bne.n	8001928 <HAL_GPIO_Init+0x1d8>
 8001924:	2302      	movs	r3, #2
 8001926:	e004      	b.n	8001932 <HAL_GPIO_Init+0x1e2>
 8001928:	2303      	movs	r3, #3
 800192a:	e002      	b.n	8001932 <HAL_GPIO_Init+0x1e2>
 800192c:	2301      	movs	r3, #1
 800192e:	e000      	b.n	8001932 <HAL_GPIO_Init+0x1e2>
 8001930:	2300      	movs	r3, #0
 8001932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001934:	f002 0203 	and.w	r2, r2, #3
 8001938:	0092      	lsls	r2, r2, #2
 800193a:	4093      	lsls	r3, r2
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	4313      	orrs	r3, r2
 8001940:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001942:	493b      	ldr	r1, [pc, #236]	; (8001a30 <HAL_GPIO_Init+0x2e0>)
 8001944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001946:	089b      	lsrs	r3, r3, #2
 8001948:	3302      	adds	r3, #2
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d006      	beq.n	800196a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800195c:	4b38      	ldr	r3, [pc, #224]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	4937      	ldr	r1, [pc, #220]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	4313      	orrs	r3, r2
 8001966:	608b      	str	r3, [r1, #8]
 8001968:	e006      	b.n	8001978 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800196a:	4b35      	ldr	r3, [pc, #212]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 800196c:	689a      	ldr	r2, [r3, #8]
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	43db      	mvns	r3, r3
 8001972:	4933      	ldr	r1, [pc, #204]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 8001974:	4013      	ands	r3, r2
 8001976:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d006      	beq.n	8001992 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001984:	4b2e      	ldr	r3, [pc, #184]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 8001986:	68da      	ldr	r2, [r3, #12]
 8001988:	492d      	ldr	r1, [pc, #180]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	4313      	orrs	r3, r2
 800198e:	60cb      	str	r3, [r1, #12]
 8001990:	e006      	b.n	80019a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001992:	4b2b      	ldr	r3, [pc, #172]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 8001994:	68da      	ldr	r2, [r3, #12]
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	43db      	mvns	r3, r3
 800199a:	4929      	ldr	r1, [pc, #164]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 800199c:	4013      	ands	r3, r2
 800199e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d006      	beq.n	80019ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019ac:	4b24      	ldr	r3, [pc, #144]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019ae:	685a      	ldr	r2, [r3, #4]
 80019b0:	4923      	ldr	r1, [pc, #140]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	604b      	str	r3, [r1, #4]
 80019b8:	e006      	b.n	80019c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019ba:	4b21      	ldr	r3, [pc, #132]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	491f      	ldr	r1, [pc, #124]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019c4:	4013      	ands	r3, r2
 80019c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019d4:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	4919      	ldr	r1, [pc, #100]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	600b      	str	r3, [r1, #0]
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019e2:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	4915      	ldr	r1, [pc, #84]	; (8001a40 <HAL_GPIO_Init+0x2f0>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	3301      	adds	r3, #1
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f47f aeaf 	bne.w	8001764 <HAL_GPIO_Init+0x14>
  }
}
 8001a06:	bf00      	nop
 8001a08:	bf00      	nop
 8001a0a:	372c      	adds	r7, #44	; 0x2c
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	10320000 	.word	0x10320000
 8001a18:	10310000 	.word	0x10310000
 8001a1c:	10220000 	.word	0x10220000
 8001a20:	10210000 	.word	0x10210000
 8001a24:	10120000 	.word	0x10120000
 8001a28:	10110000 	.word	0x10110000
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40010000 	.word	0x40010000
 8001a34:	40010800 	.word	0x40010800
 8001a38:	40010c00 	.word	0x40010c00
 8001a3c:	40011000 	.word	0x40011000
 8001a40:	40010400 	.word	0x40010400

08001a44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	887b      	ldrh	r3, [r7, #2]
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	73fb      	strb	r3, [r7, #15]
 8001a60:	e001      	b.n	8001a66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a62:	2300      	movs	r3, #0
 8001a64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	807b      	strh	r3, [r7, #2]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a82:	787b      	ldrb	r3, [r7, #1]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a88:	887a      	ldrh	r2, [r7, #2]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a8e:	e003      	b.n	8001a98 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a90:	887b      	ldrh	r3, [r7, #2]
 8001a92:	041a      	lsls	r2, r3, #16
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	611a      	str	r2, [r3, #16]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bc80      	pop	{r7}
 8001aa0:	4770      	bx	lr

08001aa2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b085      	sub	sp, #20
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
 8001aaa:	460b      	mov	r3, r1
 8001aac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ab4:	887a      	ldrh	r2, [r7, #2]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	041a      	lsls	r2, r3, #16
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	43d9      	mvns	r1, r3
 8001ac0:	887b      	ldrh	r3, [r7, #2]
 8001ac2:	400b      	ands	r3, r1
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	611a      	str	r2, [r3, #16]
}
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e26c      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f000 8087 	beq.w	8001c02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001af4:	4b92      	ldr	r3, [pc, #584]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 030c 	and.w	r3, r3, #12
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d00c      	beq.n	8001b1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b00:	4b8f      	ldr	r3, [pc, #572]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f003 030c 	and.w	r3, r3, #12
 8001b08:	2b08      	cmp	r3, #8
 8001b0a:	d112      	bne.n	8001b32 <HAL_RCC_OscConfig+0x5e>
 8001b0c:	4b8c      	ldr	r3, [pc, #560]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b18:	d10b      	bne.n	8001b32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b1a:	4b89      	ldr	r3, [pc, #548]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d06c      	beq.n	8001c00 <HAL_RCC_OscConfig+0x12c>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d168      	bne.n	8001c00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e246      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3a:	d106      	bne.n	8001b4a <HAL_RCC_OscConfig+0x76>
 8001b3c:	4b80      	ldr	r3, [pc, #512]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a7f      	ldr	r2, [pc, #508]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	e02e      	b.n	8001ba8 <HAL_RCC_OscConfig+0xd4>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d10c      	bne.n	8001b6c <HAL_RCC_OscConfig+0x98>
 8001b52:	4b7b      	ldr	r3, [pc, #492]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a7a      	ldr	r2, [pc, #488]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b78      	ldr	r3, [pc, #480]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a77      	ldr	r2, [pc, #476]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	e01d      	b.n	8001ba8 <HAL_RCC_OscConfig+0xd4>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b74:	d10c      	bne.n	8001b90 <HAL_RCC_OscConfig+0xbc>
 8001b76:	4b72      	ldr	r3, [pc, #456]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a71      	ldr	r2, [pc, #452]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	4b6f      	ldr	r3, [pc, #444]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a6e      	ldr	r2, [pc, #440]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	e00b      	b.n	8001ba8 <HAL_RCC_OscConfig+0xd4>
 8001b90:	4b6b      	ldr	r3, [pc, #428]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a6a      	ldr	r2, [pc, #424]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b9a:	6013      	str	r3, [r2, #0]
 8001b9c:	4b68      	ldr	r3, [pc, #416]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a67      	ldr	r2, [pc, #412]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d013      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fcb6 	bl	8001520 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb8:	f7ff fcb2 	bl	8001520 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b64      	cmp	r3, #100	; 0x64
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e1fa      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bca:	4b5d      	ldr	r3, [pc, #372]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d0f0      	beq.n	8001bb8 <HAL_RCC_OscConfig+0xe4>
 8001bd6:	e014      	b.n	8001c02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd8:	f7ff fca2 	bl	8001520 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be0:	f7ff fc9e 	bl	8001520 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b64      	cmp	r3, #100	; 0x64
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e1e6      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf2:	4b53      	ldr	r3, [pc, #332]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f0      	bne.n	8001be0 <HAL_RCC_OscConfig+0x10c>
 8001bfe:	e000      	b.n	8001c02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d063      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c0e:	4b4c      	ldr	r3, [pc, #304]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00b      	beq.n	8001c32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c1a:	4b49      	ldr	r3, [pc, #292]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d11c      	bne.n	8001c60 <HAL_RCC_OscConfig+0x18c>
 8001c26:	4b46      	ldr	r3, [pc, #280]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d116      	bne.n	8001c60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c32:	4b43      	ldr	r3, [pc, #268]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d005      	beq.n	8001c4a <HAL_RCC_OscConfig+0x176>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d001      	beq.n	8001c4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e1ba      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4a:	4b3d      	ldr	r3, [pc, #244]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	4939      	ldr	r1, [pc, #228]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5e:	e03a      	b.n	8001cd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d020      	beq.n	8001caa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c68:	4b36      	ldr	r3, [pc, #216]	; (8001d44 <HAL_RCC_OscConfig+0x270>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6e:	f7ff fc57 	bl	8001520 <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c74:	e008      	b.n	8001c88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c76:	f7ff fc53 	bl	8001520 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e19b      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c88:	4b2d      	ldr	r3, [pc, #180]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0f0      	beq.n	8001c76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c94:	4b2a      	ldr	r3, [pc, #168]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	4927      	ldr	r1, [pc, #156]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	600b      	str	r3, [r1, #0]
 8001ca8:	e015      	b.n	8001cd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001caa:	4b26      	ldr	r3, [pc, #152]	; (8001d44 <HAL_RCC_OscConfig+0x270>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb0:	f7ff fc36 	bl	8001520 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb8:	f7ff fc32 	bl	8001520 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e17a      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cca:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d03a      	beq.n	8001d58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d019      	beq.n	8001d1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cea:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <HAL_RCC_OscConfig+0x274>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf0:	f7ff fc16 	bl	8001520 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf8:	f7ff fc12 	bl	8001520 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e15a      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0f0      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d16:	2001      	movs	r0, #1
 8001d18:	f000 fa9a 	bl	8002250 <RCC_Delay>
 8001d1c:	e01c      	b.n	8001d58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1e:	4b0a      	ldr	r3, [pc, #40]	; (8001d48 <HAL_RCC_OscConfig+0x274>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d24:	f7ff fbfc 	bl	8001520 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d2a:	e00f      	b.n	8001d4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fbf8 	bl	8001520 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d908      	bls.n	8001d4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e140      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
 8001d3e:	bf00      	nop
 8001d40:	40021000 	.word	0x40021000
 8001d44:	42420000 	.word	0x42420000
 8001d48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d4c:	4b9e      	ldr	r3, [pc, #632]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d1e9      	bne.n	8001d2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f000 80a6 	beq.w	8001eb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d66:	2300      	movs	r3, #0
 8001d68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d6a:	4b97      	ldr	r3, [pc, #604]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10d      	bne.n	8001d92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	4b94      	ldr	r3, [pc, #592]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	4a93      	ldr	r2, [pc, #588]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d80:	61d3      	str	r3, [r2, #28]
 8001d82:	4b91      	ldr	r3, [pc, #580]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d92:	4b8e      	ldr	r3, [pc, #568]	; (8001fcc <HAL_RCC_OscConfig+0x4f8>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d118      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d9e:	4b8b      	ldr	r3, [pc, #556]	; (8001fcc <HAL_RCC_OscConfig+0x4f8>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a8a      	ldr	r2, [pc, #552]	; (8001fcc <HAL_RCC_OscConfig+0x4f8>)
 8001da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001daa:	f7ff fbb9 	bl	8001520 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db2:	f7ff fbb5 	bl	8001520 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b64      	cmp	r3, #100	; 0x64
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e0fd      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc4:	4b81      	ldr	r3, [pc, #516]	; (8001fcc <HAL_RCC_OscConfig+0x4f8>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d106      	bne.n	8001de6 <HAL_RCC_OscConfig+0x312>
 8001dd8:	4b7b      	ldr	r3, [pc, #492]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	4a7a      	ldr	r2, [pc, #488]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6213      	str	r3, [r2, #32]
 8001de4:	e02d      	b.n	8001e42 <HAL_RCC_OscConfig+0x36e>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0x334>
 8001dee:	4b76      	ldr	r3, [pc, #472]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	4a75      	ldr	r2, [pc, #468]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	f023 0301 	bic.w	r3, r3, #1
 8001df8:	6213      	str	r3, [r2, #32]
 8001dfa:	4b73      	ldr	r3, [pc, #460]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
 8001dfe:	4a72      	ldr	r2, [pc, #456]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e00:	f023 0304 	bic.w	r3, r3, #4
 8001e04:	6213      	str	r3, [r2, #32]
 8001e06:	e01c      	b.n	8001e42 <HAL_RCC_OscConfig+0x36e>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d10c      	bne.n	8001e2a <HAL_RCC_OscConfig+0x356>
 8001e10:	4b6d      	ldr	r3, [pc, #436]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	4a6c      	ldr	r2, [pc, #432]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e16:	f043 0304 	orr.w	r3, r3, #4
 8001e1a:	6213      	str	r3, [r2, #32]
 8001e1c:	4b6a      	ldr	r3, [pc, #424]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	4a69      	ldr	r2, [pc, #420]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	6213      	str	r3, [r2, #32]
 8001e28:	e00b      	b.n	8001e42 <HAL_RCC_OscConfig+0x36e>
 8001e2a:	4b67      	ldr	r3, [pc, #412]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	4a66      	ldr	r2, [pc, #408]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	6213      	str	r3, [r2, #32]
 8001e36:	4b64      	ldr	r3, [pc, #400]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	4a63      	ldr	r2, [pc, #396]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e3c:	f023 0304 	bic.w	r3, r3, #4
 8001e40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d015      	beq.n	8001e76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e4a:	f7ff fb69 	bl	8001520 <HAL_GetTick>
 8001e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e50:	e00a      	b.n	8001e68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e52:	f7ff fb65 	bl	8001520 <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e0ab      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e68:	4b57      	ldr	r3, [pc, #348]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	f003 0302 	and.w	r3, r3, #2
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d0ee      	beq.n	8001e52 <HAL_RCC_OscConfig+0x37e>
 8001e74:	e014      	b.n	8001ea0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e76:	f7ff fb53 	bl	8001520 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e7c:	e00a      	b.n	8001e94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e7e:	f7ff fb4f 	bl	8001520 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d901      	bls.n	8001e94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e095      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e94:	4b4c      	ldr	r3, [pc, #304]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1ee      	bne.n	8001e7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d105      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ea6:	4b48      	ldr	r3, [pc, #288]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	4a47      	ldr	r2, [pc, #284]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001eac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 8081 	beq.w	8001fbe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ebc:	4b42      	ldr	r3, [pc, #264]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 030c 	and.w	r3, r3, #12
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	d061      	beq.n	8001f8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d146      	bne.n	8001f5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed0:	4b3f      	ldr	r3, [pc, #252]	; (8001fd0 <HAL_RCC_OscConfig+0x4fc>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed6:	f7ff fb23 	bl	8001520 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ede:	f7ff fb1f 	bl	8001520 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e067      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef0:	4b35      	ldr	r3, [pc, #212]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1f0      	bne.n	8001ede <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f04:	d108      	bne.n	8001f18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f06:	4b30      	ldr	r3, [pc, #192]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	492d      	ldr	r1, [pc, #180]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f18:	4b2b      	ldr	r3, [pc, #172]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a19      	ldr	r1, [r3, #32]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	430b      	orrs	r3, r1
 8001f2a:	4927      	ldr	r1, [pc, #156]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f30:	4b27      	ldr	r3, [pc, #156]	; (8001fd0 <HAL_RCC_OscConfig+0x4fc>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f36:	f7ff faf3 	bl	8001520 <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3e:	f7ff faef 	bl	8001520 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e037      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f50:	4b1d      	ldr	r3, [pc, #116]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f0      	beq.n	8001f3e <HAL_RCC_OscConfig+0x46a>
 8001f5c:	e02f      	b.n	8001fbe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <HAL_RCC_OscConfig+0x4fc>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7ff fadc 	bl	8001520 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f6c:	f7ff fad8 	bl	8001520 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e020      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f7e:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0x498>
 8001f8a:	e018      	b.n	8001fbe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69db      	ldr	r3, [r3, #28]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d101      	bne.n	8001f98 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e013      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_RCC_OscConfig+0x4f4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d106      	bne.n	8001fba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d001      	beq.n	8001fbe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3718      	adds	r7, #24
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40007000 	.word	0x40007000
 8001fd0:	42420060 	.word	0x42420060

08001fd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e0d0      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe8:	4b6a      	ldr	r3, [pc, #424]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0307 	and.w	r3, r3, #7
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d910      	bls.n	8002018 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff6:	4b67      	ldr	r3, [pc, #412]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f023 0207 	bic.w	r2, r3, #7
 8001ffe:	4965      	ldr	r1, [pc, #404]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	4313      	orrs	r3, r2
 8002004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002006:	4b63      	ldr	r3, [pc, #396]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d001      	beq.n	8002018 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0b8      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d020      	beq.n	8002066 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002030:	4b59      	ldr	r3, [pc, #356]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4a58      	ldr	r2, [pc, #352]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002036:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800203a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002048:	4b53      	ldr	r3, [pc, #332]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	4a52      	ldr	r2, [pc, #328]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002052:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002054:	4b50      	ldr	r3, [pc, #320]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	494d      	ldr	r1, [pc, #308]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	4313      	orrs	r3, r2
 8002064:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	2b00      	cmp	r3, #0
 8002070:	d040      	beq.n	80020f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d107      	bne.n	800208a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800207a:	4b47      	ldr	r3, [pc, #284]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d115      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e07f      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002092:	4b41      	ldr	r3, [pc, #260]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d109      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e073      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a2:	4b3d      	ldr	r3, [pc, #244]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e06b      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020b2:	4b39      	ldr	r3, [pc, #228]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f023 0203 	bic.w	r2, r3, #3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4936      	ldr	r1, [pc, #216]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020c4:	f7ff fa2c 	bl	8001520 <HAL_GetTick>
 80020c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ca:	e00a      	b.n	80020e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020cc:	f7ff fa28 	bl	8001520 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020da:	4293      	cmp	r3, r2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e053      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	4b2d      	ldr	r3, [pc, #180]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 020c 	and.w	r2, r3, #12
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d1eb      	bne.n	80020cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020f4:	4b27      	ldr	r3, [pc, #156]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d210      	bcs.n	8002124 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b24      	ldr	r3, [pc, #144]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f023 0207 	bic.w	r2, r3, #7
 800210a:	4922      	ldr	r1, [pc, #136]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	4313      	orrs	r3, r2
 8002110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002112:	4b20      	ldr	r3, [pc, #128]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d001      	beq.n	8002124 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e032      	b.n	800218a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002130:	4b19      	ldr	r3, [pc, #100]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4916      	ldr	r1, [pc, #88]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 800213e:	4313      	orrs	r3, r2
 8002140:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b00      	cmp	r3, #0
 800214c:	d009      	beq.n	8002162 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800214e:	4b12      	ldr	r3, [pc, #72]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	490e      	ldr	r1, [pc, #56]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 800215e:	4313      	orrs	r3, r2
 8002160:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002162:	f000 f821 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 8002166:	4602      	mov	r2, r0
 8002168:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	490a      	ldr	r1, [pc, #40]	; (800219c <HAL_RCC_ClockConfig+0x1c8>)
 8002174:	5ccb      	ldrb	r3, [r1, r3]
 8002176:	fa22 f303 	lsr.w	r3, r2, r3
 800217a:	4a09      	ldr	r2, [pc, #36]	; (80021a0 <HAL_RCC_ClockConfig+0x1cc>)
 800217c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_RCC_ClockConfig+0x1d0>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff f98a 	bl	800149c <HAL_InitTick>

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40022000 	.word	0x40022000
 8002198:	40021000 	.word	0x40021000
 800219c:	08002ab4 	.word	0x08002ab4
 80021a0:	20000048 	.word	0x20000048
 80021a4:	2000004c 	.word	0x2000004c

080021a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b087      	sub	sp, #28
 80021ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	2300      	movs	r3, #0
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	2300      	movs	r3, #0
 80021bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021c2:	4b1e      	ldr	r3, [pc, #120]	; (800223c <HAL_RCC_GetSysClockFreq+0x94>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f003 030c 	and.w	r3, r3, #12
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d002      	beq.n	80021d8 <HAL_RCC_GetSysClockFreq+0x30>
 80021d2:	2b08      	cmp	r3, #8
 80021d4:	d003      	beq.n	80021de <HAL_RCC_GetSysClockFreq+0x36>
 80021d6:	e027      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021d8:	4b19      	ldr	r3, [pc, #100]	; (8002240 <HAL_RCC_GetSysClockFreq+0x98>)
 80021da:	613b      	str	r3, [r7, #16]
      break;
 80021dc:	e027      	b.n	800222e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	0c9b      	lsrs	r3, r3, #18
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	4a17      	ldr	r2, [pc, #92]	; (8002244 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021e8:	5cd3      	ldrb	r3, [r2, r3]
 80021ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d010      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021f6:	4b11      	ldr	r3, [pc, #68]	; (800223c <HAL_RCC_GetSysClockFreq+0x94>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	0c5b      	lsrs	r3, r3, #17
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	4a11      	ldr	r2, [pc, #68]	; (8002248 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002202:	5cd3      	ldrb	r3, [r2, r3]
 8002204:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a0d      	ldr	r2, [pc, #52]	; (8002240 <HAL_RCC_GetSysClockFreq+0x98>)
 800220a:	fb02 f203 	mul.w	r2, r2, r3
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	fbb2 f3f3 	udiv	r3, r2, r3
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	e004      	b.n	8002222 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a0c      	ldr	r2, [pc, #48]	; (800224c <HAL_RCC_GetSysClockFreq+0xa4>)
 800221c:	fb02 f303 	mul.w	r3, r2, r3
 8002220:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	613b      	str	r3, [r7, #16]
      break;
 8002226:	e002      	b.n	800222e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <HAL_RCC_GetSysClockFreq+0x98>)
 800222a:	613b      	str	r3, [r7, #16]
      break;
 800222c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800222e:	693b      	ldr	r3, [r7, #16]
}
 8002230:	4618      	mov	r0, r3
 8002232:	371c      	adds	r7, #28
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40021000 	.word	0x40021000
 8002240:	007a1200 	.word	0x007a1200
 8002244:	08002ac4 	.word	0x08002ac4
 8002248:	08002ad4 	.word	0x08002ad4
 800224c:	003d0900 	.word	0x003d0900

08002250 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002258:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <RCC_Delay+0x34>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a0a      	ldr	r2, [pc, #40]	; (8002288 <RCC_Delay+0x38>)
 800225e:	fba2 2303 	umull	r2, r3, r2, r3
 8002262:	0a5b      	lsrs	r3, r3, #9
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	fb02 f303 	mul.w	r3, r2, r3
 800226a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800226c:	bf00      	nop
  }
  while (Delay --);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	1e5a      	subs	r2, r3, #1
 8002272:	60fa      	str	r2, [r7, #12]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f9      	bne.n	800226c <RCC_Delay+0x1c>
}
 8002278:	bf00      	nop
 800227a:	bf00      	nop
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	20000048 	.word	0x20000048
 8002288:	10624dd3 	.word	0x10624dd3

0800228c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e041      	b.n	8002322 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d106      	bne.n	80022b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff f85a 	bl	800136c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2202      	movs	r2, #2
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3304      	adds	r3, #4
 80022c8:	4619      	mov	r1, r3
 80022ca:	4610      	mov	r0, r2
 80022cc:	f000 fa56 	bl	800277c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b01      	cmp	r3, #1
 800233e:	d001      	beq.n	8002344 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e035      	b.n	80023b0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2202      	movs	r2, #2
 8002348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0201 	orr.w	r2, r2, #1
 800235a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a16      	ldr	r2, [pc, #88]	; (80023bc <HAL_TIM_Base_Start_IT+0x90>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d009      	beq.n	800237a <HAL_TIM_Base_Start_IT+0x4e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800236e:	d004      	beq.n	800237a <HAL_TIM_Base_Start_IT+0x4e>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a12      	ldr	r2, [pc, #72]	; (80023c0 <HAL_TIM_Base_Start_IT+0x94>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d111      	bne.n	800239e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2b06      	cmp	r3, #6
 800238a:	d010      	beq.n	80023ae <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800239c:	e007      	b.n	80023ae <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f042 0201 	orr.w	r2, r2, #1
 80023ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3714      	adds	r7, #20
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	40000400 	.word	0x40000400

080023c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d020      	beq.n	8002428 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d01b      	beq.n	8002428 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f06f 0202 	mvn.w	r2, #2
 80023f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f998 	bl	8002744 <HAL_TIM_IC_CaptureCallback>
 8002414:	e005      	b.n	8002422 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f98b 	bl	8002732 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f99a 	bl	8002756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	2b00      	cmp	r3, #0
 8002430:	d020      	beq.n	8002474 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d01b      	beq.n	8002474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0204 	mvn.w	r2, #4
 8002444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2202      	movs	r2, #2
 800244a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f972 	bl	8002744 <HAL_TIM_IC_CaptureCallback>
 8002460:	e005      	b.n	800246e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f965 	bl	8002732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f974 	bl	8002756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d020      	beq.n	80024c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f003 0308 	and.w	r3, r3, #8
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01b      	beq.n	80024c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f06f 0208 	mvn.w	r2, #8
 8002490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2204      	movs	r2, #4
 8002496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 f94c 	bl	8002744 <HAL_TIM_IC_CaptureCallback>
 80024ac:	e005      	b.n	80024ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f93f 	bl	8002732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f000 f94e 	bl	8002756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	f003 0310 	and.w	r3, r3, #16
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d020      	beq.n	800250c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f003 0310 	and.w	r3, r3, #16
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d01b      	beq.n	800250c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f06f 0210 	mvn.w	r2, #16
 80024dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2208      	movs	r2, #8
 80024e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f926 	bl	8002744 <HAL_TIM_IC_CaptureCallback>
 80024f8:	e005      	b.n	8002506 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 f919 	bl	8002732 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f928 	bl	8002756 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00c      	beq.n	8002530 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b00      	cmp	r3, #0
 800251e:	d007      	beq.n	8002530 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f06f 0201 	mvn.w	r2, #1
 8002528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7fe fe8a 	bl	8001244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00c      	beq.n	8002554 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800254c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 fa6f 	bl	8002a32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00c      	beq.n	8002578 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f8f8 	bl	8002768 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	f003 0320 	and.w	r3, r3, #32
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00c      	beq.n	800259c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f003 0320 	and.w	r3, r3, #32
 8002588:	2b00      	cmp	r3, #0
 800258a:	d007      	beq.n	800259c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f06f 0220 	mvn.w	r2, #32
 8002594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 fa42 	bl	8002a20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d101      	bne.n	80025c0 <HAL_TIM_ConfigClockSource+0x1c>
 80025bc:	2302      	movs	r3, #2
 80025be:	e0b4      	b.n	800272a <HAL_TIM_ConfigClockSource+0x186>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025f8:	d03e      	beq.n	8002678 <HAL_TIM_ConfigClockSource+0xd4>
 80025fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025fe:	f200 8087 	bhi.w	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002606:	f000 8086 	beq.w	8002716 <HAL_TIM_ConfigClockSource+0x172>
 800260a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800260e:	d87f      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002610:	2b70      	cmp	r3, #112	; 0x70
 8002612:	d01a      	beq.n	800264a <HAL_TIM_ConfigClockSource+0xa6>
 8002614:	2b70      	cmp	r3, #112	; 0x70
 8002616:	d87b      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002618:	2b60      	cmp	r3, #96	; 0x60
 800261a:	d050      	beq.n	80026be <HAL_TIM_ConfigClockSource+0x11a>
 800261c:	2b60      	cmp	r3, #96	; 0x60
 800261e:	d877      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002620:	2b50      	cmp	r3, #80	; 0x50
 8002622:	d03c      	beq.n	800269e <HAL_TIM_ConfigClockSource+0xfa>
 8002624:	2b50      	cmp	r3, #80	; 0x50
 8002626:	d873      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002628:	2b40      	cmp	r3, #64	; 0x40
 800262a:	d058      	beq.n	80026de <HAL_TIM_ConfigClockSource+0x13a>
 800262c:	2b40      	cmp	r3, #64	; 0x40
 800262e:	d86f      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002630:	2b30      	cmp	r3, #48	; 0x30
 8002632:	d064      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x15a>
 8002634:	2b30      	cmp	r3, #48	; 0x30
 8002636:	d86b      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002638:	2b20      	cmp	r3, #32
 800263a:	d060      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x15a>
 800263c:	2b20      	cmp	r3, #32
 800263e:	d867      	bhi.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
 8002640:	2b00      	cmp	r3, #0
 8002642:	d05c      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x15a>
 8002644:	2b10      	cmp	r3, #16
 8002646:	d05a      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x15a>
 8002648:	e062      	b.n	8002710 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6818      	ldr	r0, [r3, #0]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	6899      	ldr	r1, [r3, #8]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f000 f96a 	bl	8002932 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800266c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	609a      	str	r2, [r3, #8]
      break;
 8002676:	e04f      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6818      	ldr	r0, [r3, #0]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	6899      	ldr	r1, [r3, #8]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	f000 f953 	bl	8002932 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800269a:	609a      	str	r2, [r3, #8]
      break;
 800269c:	e03c      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6859      	ldr	r1, [r3, #4]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	461a      	mov	r2, r3
 80026ac:	f000 f8ca 	bl	8002844 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2150      	movs	r1, #80	; 0x50
 80026b6:	4618      	mov	r0, r3
 80026b8:	f000 f921 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 80026bc:	e02c      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6818      	ldr	r0, [r3, #0]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	6859      	ldr	r1, [r3, #4]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	461a      	mov	r2, r3
 80026cc:	f000 f8e8 	bl	80028a0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2160      	movs	r1, #96	; 0x60
 80026d6:	4618      	mov	r0, r3
 80026d8:	f000 f911 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 80026dc:	e01c      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	461a      	mov	r2, r3
 80026ec:	f000 f8aa 	bl	8002844 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2140      	movs	r1, #64	; 0x40
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 f901 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 80026fc:	e00c      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4619      	mov	r1, r3
 8002708:	4610      	mov	r0, r2
 800270a:	f000 f8f8 	bl	80028fe <TIM_ITRx_SetConfig>
      break;
 800270e:	e003      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
      break;
 8002714:	e000      	b.n	8002718 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002716:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002728:	7bfb      	ldrb	r3, [r7, #15]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002732:	b480      	push	{r7}
 8002734:	b083      	sub	sp, #12
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800273a:	bf00      	nop
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr
	...

0800277c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a2b      	ldr	r2, [pc, #172]	; (800283c <TIM_Base_SetConfig+0xc0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d007      	beq.n	80027a4 <TIM_Base_SetConfig+0x28>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279a:	d003      	beq.n	80027a4 <TIM_Base_SetConfig+0x28>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a28      	ldr	r2, [pc, #160]	; (8002840 <TIM_Base_SetConfig+0xc4>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d108      	bne.n	80027b6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a20      	ldr	r2, [pc, #128]	; (800283c <TIM_Base_SetConfig+0xc0>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d007      	beq.n	80027ce <TIM_Base_SetConfig+0x52>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027c4:	d003      	beq.n	80027ce <TIM_Base_SetConfig+0x52>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a1d      	ldr	r2, [pc, #116]	; (8002840 <TIM_Base_SetConfig+0xc4>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d108      	bne.n	80027e0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	4313      	orrs	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	689a      	ldr	r2, [r3, #8]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a0d      	ldr	r2, [pc, #52]	; (800283c <TIM_Base_SetConfig+0xc0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d103      	bne.n	8002814 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d005      	beq.n	8002832 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	f023 0201 	bic.w	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	611a      	str	r2, [r3, #16]
  }
}
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	40012c00 	.word	0x40012c00
 8002840:	40000400 	.word	0x40000400

08002844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002844:	b480      	push	{r7}
 8002846:	b087      	sub	sp, #28
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	f023 0201 	bic.w	r2, r3, #1
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800286e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	011b      	lsls	r3, r3, #4
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	4313      	orrs	r3, r2
 8002878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f023 030a 	bic.w	r3, r3, #10
 8002880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
 8002888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	621a      	str	r2, [r3, #32]
}
 8002896:	bf00      	nop
 8002898:	371c      	adds	r7, #28
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	f023 0210 	bic.w	r2, r3, #16
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	031b      	lsls	r3, r3, #12
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	621a      	str	r2, [r3, #32]
}
 80028f4:	bf00      	nop
 80028f6:	371c      	adds	r7, #28
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr

080028fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028fe:	b480      	push	{r7}
 8002900:	b085      	sub	sp, #20
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002914:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	f043 0307 	orr.w	r3, r3, #7
 8002920:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	609a      	str	r2, [r3, #8]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002932:	b480      	push	{r7}
 8002934:	b087      	sub	sp, #28
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800294c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	021a      	lsls	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	431a      	orrs	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	4313      	orrs	r3, r2
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	4313      	orrs	r3, r2
 800295e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	609a      	str	r2, [r3, #8]
}
 8002966:	bf00      	nop
 8002968:	371c      	adds	r7, #28
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002984:	2302      	movs	r3, #2
 8002986:	e041      	b.n	8002a0c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2202      	movs	r2, #2
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a14      	ldr	r2, [pc, #80]	; (8002a18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d009      	beq.n	80029e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d4:	d004      	beq.n	80029e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a10      	ldr	r2, [pc, #64]	; (8002a1c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d10c      	bne.n	80029fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3714      	adds	r7, #20
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40012c00 	.word	0x40012c00
 8002a1c:	40000400 	.word	0x40000400

08002a20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr

08002a32 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <__libc_init_array>:
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	2600      	movs	r6, #0
 8002a48:	4d0c      	ldr	r5, [pc, #48]	; (8002a7c <__libc_init_array+0x38>)
 8002a4a:	4c0d      	ldr	r4, [pc, #52]	; (8002a80 <__libc_init_array+0x3c>)
 8002a4c:	1b64      	subs	r4, r4, r5
 8002a4e:	10a4      	asrs	r4, r4, #2
 8002a50:	42a6      	cmp	r6, r4
 8002a52:	d109      	bne.n	8002a68 <__libc_init_array+0x24>
 8002a54:	f000 f822 	bl	8002a9c <_init>
 8002a58:	2600      	movs	r6, #0
 8002a5a:	4d0a      	ldr	r5, [pc, #40]	; (8002a84 <__libc_init_array+0x40>)
 8002a5c:	4c0a      	ldr	r4, [pc, #40]	; (8002a88 <__libc_init_array+0x44>)
 8002a5e:	1b64      	subs	r4, r4, r5
 8002a60:	10a4      	asrs	r4, r4, #2
 8002a62:	42a6      	cmp	r6, r4
 8002a64:	d105      	bne.n	8002a72 <__libc_init_array+0x2e>
 8002a66:	bd70      	pop	{r4, r5, r6, pc}
 8002a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a6c:	4798      	blx	r3
 8002a6e:	3601      	adds	r6, #1
 8002a70:	e7ee      	b.n	8002a50 <__libc_init_array+0xc>
 8002a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a76:	4798      	blx	r3
 8002a78:	3601      	adds	r6, #1
 8002a7a:	e7f2      	b.n	8002a62 <__libc_init_array+0x1e>
 8002a7c:	08002ad8 	.word	0x08002ad8
 8002a80:	08002ad8 	.word	0x08002ad8
 8002a84:	08002ad8 	.word	0x08002ad8
 8002a88:	08002adc 	.word	0x08002adc

08002a8c <memset>:
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	4402      	add	r2, r0
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d100      	bne.n	8002a96 <memset+0xa>
 8002a94:	4770      	bx	lr
 8002a96:	f803 1b01 	strb.w	r1, [r3], #1
 8002a9a:	e7f9      	b.n	8002a90 <memset+0x4>

08002a9c <_init>:
 8002a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a9e:	bf00      	nop
 8002aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aa2:	bc08      	pop	{r3}
 8002aa4:	469e      	mov	lr, r3
 8002aa6:	4770      	bx	lr

08002aa8 <_fini>:
 8002aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aaa:	bf00      	nop
 8002aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aae:	bc08      	pop	{r3}
 8002ab0:	469e      	mov	lr, r3
 8002ab2:	4770      	bx	lr
