// Seed: 3490184882
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply1 module_0,
    input tri0 id_9,
    input tri id_10,
    input tri1 id_11
);
endmodule
module module_1 #(
    parameter id_4 = 32'd56
) (
    input supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire _id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri id_8,
    output uwire id_9
);
  wire [(  id_4  ) : 1 'b0] id_11;
  logic id_12;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_9,
      id_7,
      id_1,
      id_6,
      id_6,
      id_2,
      id_8,
      id_2,
      id_8
  );
endmodule
