[AHDL]
Type=Implementation
Handle=657428
Project=H:\inf1500\lab4\lab 4\lab4\lab4\lab4.adf
[Xilinx]
Path=C:\Logiciels\Xilinx\14.7\ISE_DS\ISE\bin\nt
[GUI]
AutoClose=0
[ChipScope]
InserterEnable=0
InserterGuiEnable=1
NetlistMergingEnable=1
InserterProjectPath=H:/inf1500/lab4/lab 4/lab4/lab4/synthesis/final.cdc
UseInserterBat=0
BinariesFolder=C:\Logiciels\Xilinx\14.7\ISE_DS\ISE\bin\nt
[Design.PartSelector]
Family=ARTIX7
Device=7a100tcsg324
Speed=-1
Part=7a100tcsg324-1
[Design.Input]
Netlist=H:\inf1500\lab4\lab 4\lab4\lab4\synthesis\final.ngc
UCF=H:\inf1500\lab4\lab4.ucf
OutputPath=H:\inf1500\lab4\lab 4\lab4\lab4\implement
OutputRelativePath=implement
StdOutputFile=H:\inf1500\lab4\lab 4\lab4\lab4\log\implementation.htm
Version=ver1
Revision=rev1
Format=VHDL
EffortLevel=2
InputTristateTermMode=Keeper
UnusedIOPadTermMode=Keeper
Mode=batch
SDF_path=H:\inf1500\lab4\lab 4\lab4\lab4\implement
Corelate=1
ExeName=ise.exe
ImplToolName=MV_ISE146
SynthToolName=MV_XST146
DirectoryList={H:\inf1500\lab4\lab 4\lab4\lab4\synthesis} {H:\inf1500\lab4\lab 4\lab4\lab4\compile} {H:\inf1500\lab4\lab 4\lab4\lab4\src} {C:\Logiciels\Aldec\Active-HDL-10.5\vlib\ARTIX7\compile}
DestinationPath=H:\inf1500\lab4\lab 4\lab4\lab4\implement
SynthesisPath=H:\inf1500\lab4\lab 4\lab4\lab4\synthesis
ClbPackingStrategy=100
PackClbRegisters=0
UseBufg=0
IgnoreRlocConstr=1
DetailedReport=0
Place_And_Route_Mode=Route Only
dont_run_translate=0
dont_run_map=0
dont_run_place=0
dont_run_trace=1
dont_run_post_map_trace=1
dont_run_simulation=0
dont_run_fit=0
dont_run_bitgen=0
use_ngdbuild_file=0
use_par_file=0
use_map_file=0
use_post_map_file=0
use_trace_file=0
use_netgen_file=0
use_cpld_ndg2vhdl_file=0
use_cgsm_ndg2vhdl_file=0
use_bitgen_file=0
use_use_cpldfit_file=0
use_hprep6_file=0
use_tsim_file=0
Generate_Asynchronous_Delay_Report=0
Generate_Clock_Region_Report=0
DoCopyGlblFile=0
[Engine.Command]
Command=Implement
State=Configure
[Ngdbuild]
Switches= 
[Map]
Switches=  -pr off  -ol high  -ir off  -t 1  -xt 0  -register_duplication off  -r 4  -logic_opt off  -lc off  -power off  -mt off 
[PostMap]
Switches=  -v 3  -s 1  -n 3  -fastpaths 
[Par]
Switches=  -ol high  -mt off 
[PostPar]
Switches=  -v 3  -s  1  -n 3  -fastpaths 
[FPGANetgenGeneral]
Switches= 
[FPGANetgenVhdl]
Switches=  -tpw 0  -rpw 100  -s  1  -ar  Structure  -insert_pp_buffers true 
[FPGABitgen]
Switches=  -g Binary:No  -g IEEE1532:No  -g DebugBitstream:No  -g CRC:Enable   "-g UnconstrainedPins:Allow"  -g Security:None  -g ICAP_select:Auto  -g Encrypt:No  -g JTAG_XADC:Enable  -g StartupClk:Cclk  -g DonePipe:Yes  -g DONE_cycle:4  -g GTS_cycle:5  -g GWE_cycle:6  -g LCK_cycle:NoWait  -g Match_cycle:Auto  -g ConfigRate:3  -g CclkPin:Pullup  -g M0Pin:Pullup  -g M1Pin:Pullup  -g M2Pin:Pullup  -g ProgPin:Pullup  -g DonePin:Pullup  -g InitPin:Pullup  -g TckPin:Pullup  -g TdiPin:Pullup  -g TdoPin:Pullup  -g TmsPin:Pullup  -g Disable_JTAG:No  -g UnusedPin:Pulldown  -g UserID:0xFFFFFFFF  -g ExtMasterCclk_en:Disable  -g DCIUpdateMode:AsRequired  -g ConfigFallback:Disable  -g BPI_page_size:1  -g BPI_sync_mode:Disable  -g SPI_32bit_addr:No  -g SPI_buswidth:1  -g SPI_Fall_Edge:No  -g OverTempPowerDown:Disable  -g USR_ACCESS:None  -g RevisionSelect:00  -g RevisionSelect_tristate:Disable 
[Engine.Implement.Output]
Changed=0
