INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/MDR_Controller/MDR_Controller.srcs/sources_1/new/mdr_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/MDR_Controller/MDR_Controller.srcs/sim_1/new/mdr_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MDR_Controller
