[INF:CM0023] Creating log file ../../build/regression/AssignSubs/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<160> s<159> l<1:1> el<1:0>
n<> u<2> t<Package> p<29> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<29> s<27> l<1:9> el<1:12>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:15> el<2:20>
n<3> u<5> t<IntConst> p<6> l<2:22> el<2:23>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:22> el<2:23>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:22> el<2:23>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:22> el<2:23>
n<0> u<9> t<IntConst> p<10> l<2:24> el<2:25>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:24> el<2:25>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:24> el<2:25>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:24> el<2:25>
n<> u<13> t<Constant_range> p<14> c<8> l<2:22> el<2:25>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:21> el<2:26>
n<> u<15> t<Enum_base_type> p<22> c<4> s<21> l<2:15> el<2:26>
n<PRIV_LVL_M> u<16> t<StringConst> p<21> s<20> l<3:3> el<3:13>
n<4'b11> u<17> t<IntConst> p<18> l<3:16> el<3:21>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:16> el<3:21>
n<> u<19> t<Constant_primary> p<20> c<18> l<3:16> el<3:21>
n<> u<20> t<Constant_expression> p<21> c<19> l<3:16> el<3:21>
n<> u<21> t<Enum_name_declaration> p<22> c<16> l<3:3> el<3:21>
n<> u<22> t<Data_type> p<24> c<15> s<23> l<2:10> el<4:4>
n<priv_lvl_e> u<23> t<StringConst> p<24> l<4:5> el<4:15>
n<> u<24> t<Type_declaration> p<25> c<22> l<2:2> el<4:16>
n<> u<25> t<Data_declaration> p<26> c<24> l<2:2> el<4:16>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:2> el<4:16>
n<> u<27> t<Package_item> p<29> c<26> s<28> l<2:2> el<4:16>
n<> u<28> t<Endpackage> p<29> l<5:1> el<5:11>
n<> u<29> t<Package_declaration> p<30> c<2> l<1:1> el<5:11>
n<> u<30> t<Description> p<159> c<29> s<158> l<1:1> el<5:11>
n<> u<31> t<Module_keyword> p<40> s<32> l<7:1> el<7:7>
n<dut> u<32> t<StringConst> p<40> s<39> l<7:8> el<7:11>
n<a0> u<33> t<StringConst> p<36> s<35> l<7:12> el<7:14>
n<> u<34> t<Constant_bit_select> p<35> l<7:14> el<7:14>
n<> u<35> t<Constant_select> p<36> c<34> l<7:14> el<7:14>
n<> u<36> t<Port_reference> p<37> c<33> l<7:12> el<7:14>
n<> u<37> t<Port_expression> p<38> c<36> l<7:12> el<7:14>
n<> u<38> t<Port> p<39> c<37> l<7:12> el<7:14>
n<> u<39> t<List_of_ports> p<40> c<38> l<7:11> el<7:15>
n<> u<40> t<Module_nonansi_header> p<157> c<31> s<47> l<7:1> el<7:16>
n<> u<41> t<Data_type_or_implicit> p<42> l<8:8> el<8:8>
n<> u<42> t<Net_port_type> p<45> c<41> s<44> l<8:8> el<8:8>
n<a0> u<43> t<StringConst> p<44> l<8:8> el<8:10>
n<> u<44> t<List_of_port_identifiers> p<45> c<43> l<8:8> el<8:10>
n<> u<45> t<Input_declaration> p<46> c<42> l<8:2> el<8:10>
n<> u<46> t<Port_declaration> p<47> c<45> l<8:2> el<8:10>
n<> u<47> t<Module_item> p<157> c<46> s<57> l<8:2> el<8:11>
n<pkg> u<48> t<StringConst> p<49> l<10:9> el<10:12>
n<> u<49> t<Package_import_item> p<50> c<48> l<10:9> el<10:15>
n<> u<50> t<Package_import_declaration> p<51> c<49> l<10:2> el<10:16>
n<> u<51> t<Data_declaration> p<52> c<50> l<10:2> el<10:16>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<10:2> el<10:16>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<10:2> el<10:16>
n<> u<54> t<Module_common_item> p<55> c<53> l<10:2> el<10:16>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<10:2> el<10:16>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<10:2> el<10:16>
n<> u<57> t<Module_item> p<157> c<56> s<86> l<10:2> el<10:16>
n<> u<58> t<IntVec_TypeLogic> p<69> s<68> l<12:2> el<12:7>
n<3> u<59> t<IntConst> p<60> l<12:9> el<12:10>
n<> u<60> t<Primary_literal> p<61> c<59> l<12:9> el<12:10>
n<> u<61> t<Constant_primary> p<62> c<60> l<12:9> el<12:10>
n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<12:9> el<12:10>
n<0> u<63> t<IntConst> p<64> l<12:11> el<12:12>
n<> u<64> t<Primary_literal> p<65> c<63> l<12:11> el<12:12>
n<> u<65> t<Constant_primary> p<66> c<64> l<12:11> el<12:12>
n<> u<66> t<Constant_expression> p<67> c<65> l<12:11> el<12:12>
n<> u<67> t<Constant_range> p<68> c<62> l<12:9> el<12:12>
n<> u<68> t<Packed_dimension> p<69> c<67> l<12:8> el<12:13>
n<> u<69> t<Data_type> p<79> c<58> s<78> l<12:2> el<12:13>
n<c> u<70> t<StringConst> p<77> s<76> l<12:14> el<12:15>
n<4> u<71> t<IntConst> p<72> l<12:17> el<12:18>
n<> u<72> t<Primary_literal> p<73> c<71> l<12:17> el<12:18>
n<> u<73> t<Constant_primary> p<74> c<72> l<12:17> el<12:18>
n<> u<74> t<Constant_expression> p<75> c<73> l<12:17> el<12:18>
n<> u<75> t<Unpacked_dimension> p<76> c<74> l<12:16> el<12:19>
n<> u<76> t<Variable_dimension> p<77> c<75> l<12:16> el<12:19>
n<> u<77> t<Variable_decl_assignment> p<78> c<70> l<12:14> el<12:19>
n<> u<78> t<List_of_variable_decl_assignments> p<79> c<77> l<12:14> el<12:19>
n<> u<79> t<Variable_declaration> p<80> c<69> l<12:2> el<12:20>
n<> u<80> t<Data_declaration> p<81> c<79> l<12:2> el<12:20>
n<> u<81> t<Package_or_generate_item_declaration> p<82> c<80> l<12:2> el<12:20>
n<> u<82> t<Module_or_generate_item_declaration> p<83> c<81> l<12:2> el<12:20>
n<> u<83> t<Module_common_item> p<84> c<82> l<12:2> el<12:20>
n<> u<84> t<Module_or_generate_item> p<85> c<83> l<12:2> el<12:20>
n<> u<85> t<Non_port_module_item> p<86> c<84> l<12:2> el<12:20>
n<> u<86> t<Module_item> p<157> c<85> s<156> l<12:2> el<12:20>
n<i> u<87> t<StringConst> p<92> s<91> l<14:14> el<14:15>
n<0> u<88> t<IntConst> p<89> l<14:18> el<14:19>
n<> u<89> t<Primary_literal> p<90> c<88> l<14:18> el<14:19>
n<> u<90> t<Constant_primary> p<91> c<89> l<14:18> el<14:19>
n<> u<91> t<Constant_expression> p<92> c<90> l<14:18> el<14:19>
n<> u<92> t<Genvar_initialization> p<152> c<87> s<102> l<14:7> el<14:19>
n<i> u<93> t<StringConst> p<94> l<14:21> el<14:22>
n<> u<94> t<Primary_literal> p<95> c<93> l<14:21> el<14:22>
n<> u<95> t<Constant_primary> p<96> c<94> l<14:21> el<14:22>
n<> u<96> t<Constant_expression> p<102> c<95> s<101> l<14:21> el<14:22>
n<1> u<97> t<IntConst> p<98> l<14:25> el<14:26>
n<> u<98> t<Primary_literal> p<99> c<97> l<14:25> el<14:26>
n<> u<99> t<Constant_primary> p<100> c<98> l<14:25> el<14:26>
n<> u<100> t<Constant_expression> p<102> c<99> l<14:25> el<14:26>
n<> u<101> t<BinOp_Less> p<102> s<100> l<14:23> el<14:24>
n<> u<102> t<Constant_expression> p<152> c<96> s<105> l<14:21> el<14:26>
n<i> u<103> t<StringConst> p<105> s<104> l<14:28> el<14:29>
n<> u<104> t<IncDec_PlusPlus> p<105> l<14:29> el<14:31>
n<> u<105> t<Genvar_iteration> p<152> c<103> s<151> l<14:28> el<14:31>
n<> u<106> t<AlwaysKeywd_Always> p<145> s<144> l<15:3> el<15:9>
n<> u<107> t<Edge_Posedge> p<112> s<111> l<15:12> el<15:19>
n<a0> u<108> t<StringConst> p<109> l<15:20> el<15:22>
n<> u<109> t<Primary_literal> p<110> c<108> l<15:20> el<15:22>
n<> u<110> t<Primary> p<111> c<109> l<15:20> el<15:22>
n<> u<111> t<Expression> p<112> c<110> l<15:20> el<15:22>
n<> u<112> t<Event_expression> p<113> c<107> l<15:12> el<15:22>
n<> u<113> t<Event_control> p<114> c<112> l<15:10> el<15:23>
n<> u<114> t<Procedural_timing_control> p<142> c<113> s<141> l<15:10> el<15:23>
n<c> u<115> t<StringConst> p<116> l<16:4> el<16:5>
n<> u<116> t<Ps_or_hierarchical_identifier> p<123> c<115> s<122> l<16:4> el<16:5>
n<i> u<117> t<StringConst> p<118> l<16:6> el<16:7>
n<> u<118> t<Primary_literal> p<119> c<117> l<16:6> el<16:7>
n<> u<119> t<Primary> p<120> c<118> l<16:6> el<16:7>
n<> u<120> t<Expression> p<121> c<119> l<16:6> el<16:7>
n<> u<121> t<Bit_select> p<122> c<120> l<16:5> el<16:8>
n<> u<122> t<Select> p<123> c<121> l<16:5> el<16:8>
n<> u<123> t<Variable_lvalue> p<132> c<116> s<124> l<16:4> el<16:8>
n<> u<124> t<AssignOp_Assign> p<132> s<131> l<16:9> el<16:10>
n<PRIV_LVL_M> u<125> t<StringConst> p<126> l<16:12> el<16:22>
n<> u<126> t<Primary_literal> p<127> c<125> l<16:12> el<16:22>
n<> u<127> t<Primary> p<128> c<126> l<16:12> el<16:22>
n<> u<128> t<Expression> p<129> c<127> l<16:12> el<16:22>
n<> u<129> t<Concatenation> p<130> c<128> l<16:11> el<16:23>
n<> u<130> t<Primary> p<131> c<129> l<16:11> el<16:23>
n<> u<131> t<Expression> p<132> c<130> l<16:11> el<16:23>
n<> u<132> t<Operator_assignment> p<133> c<123> l<16:4> el<16:23>
n<> u<133> t<Blocking_assignment> p<134> c<132> l<16:4> el<16:23>
n<> u<134> t<Statement_item> p<135> c<133> l<16:4> el<16:24>
n<> u<135> t<Statement> p<136> c<134> l<16:4> el<16:24>
n<> u<136> t<Statement_or_null> p<138> c<135> s<137> l<16:4> el<16:24>
n<> u<137> t<End> p<138> l<17:3> el<17:6>
n<> u<138> t<Seq_block> p<139> c<136> l<15:24> el<17:6>
n<> u<139> t<Statement_item> p<140> c<138> l<15:24> el<17:6>
n<> u<140> t<Statement> p<141> c<139> l<15:24> el<17:6>
n<> u<141> t<Statement_or_null> p<142> c<140> l<15:24> el<17:6>
n<> u<142> t<Procedural_timing_control_statement> p<143> c<114> l<15:10> el<17:6>
n<> u<143> t<Statement_item> p<144> c<142> l<15:10> el<17:6>
n<> u<144> t<Statement> p<145> c<143> l<15:10> el<17:6>
n<> u<145> t<Always_construct> p<146> c<106> l<15:3> el<17:6>
n<> u<146> t<Module_common_item> p<147> c<145> l<15:3> el<17:6>
n<> u<147> t<Module_or_generate_item> p<148> c<146> l<15:3> el<17:6>
n<> u<148> t<Generate_item> p<149> c<147> l<15:3> el<17:6>
n<> u<149> t<Generate_block> p<151> c<148> s<150> l<15:3> el<17:6>
n<> u<150> t<End> p<151> l<18:2> el<18:5>
n<> u<151> t<Generate_block> p<152> c<149> l<14:33> el<18:5>
n<> u<152> t<Loop_generate_construct> p<153> c<92> l<14:2> el<18:5>
n<> u<153> t<Module_common_item> p<154> c<152> l<14:2> el<18:5>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<14:2> el<18:5>
n<> u<155> t<Non_port_module_item> p<156> c<154> l<14:2> el<18:5>
n<> u<156> t<Module_item> p<157> c<155> l<14:2> el<18:5>
n<> u<157> t<Module_declaration> p<158> c<40> l<7:1> el<19:10>
n<> u<158> t<Description> p<159> c<157> l<7:1> el<19:10>
n<> u<159> t<Source_text> p<160> c<30> l<1:1> el<19:10>
n<> u<160> t<Top_level_rule> c<1> l<1:1> el<20:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg".

[WRN:PA0205] dut.sv:7:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg".

[INF:CP0303] dut.sv:7:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:14:2: Compile generate block "work@dut.genblk1[0]".

[NTE:EL0503] dut.sv:7:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/AssignSubs/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/AssignSubs/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/AssignSubs/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: pkg (pkg::), file:dut.sv, line:1:1, endln:5:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_enum_typespec: (pkg::priv_lvl_e), line:2:2, endln:4:16
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:5:11
    |vpiName:pkg::priv_lvl_e
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:5:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:15, endln:2:26
      |vpiInstance:
      \_package: (pkg), file:
      |vpiRange:
      \_range: , line:2:21, endln:2:26
        |vpiLeftRange:
        \_constant: , line:2:22, endln:2:23
          |vpiParent:
          \_range: , line:2:21, endln:2:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:24, endln:2:25
          |vpiParent:
          \_range: , line:2:21, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (PRIV_LVL_M), line:3:3, endln:3:21
      |vpiName:PRIV_LVL_M
      |BIN:11
      |vpiDecompile:4'b11
      |vpiSize:4
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:dut.sv, line:1:1, endln:5:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_enum_typespec: (pkg::priv_lvl_e), line:2:2, endln:4:16
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:pkg::priv_lvl_e
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:5:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:15, endln:2:26
      |vpiInstance:
      \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:5:11
      |vpiRange:
      \_range: , line:2:21, endln:2:26
        |vpiLeftRange:
        \_constant: , line:2:22, endln:2:23
          |vpiParent:
          \_range: , line:2:21, endln:2:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:24, endln:2:25
          |vpiParent:
          \_range: , line:2:21, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (PRIV_LVL_M), line:3:3, endln:3:21
      |vpiName:PRIV_LVL_M
      |BIN:11
      |vpiDecompile:4'b11
      |vpiSize:4
  |vpiDefName:pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiTypedef:
  \_enum_typespec: (pkg::priv_lvl_e), line:2:2, endln:4:16
  |vpiTypedef:
  \_import_typespec: (pkg), line:10:9, endln:10:15
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.c), line:12:14, endln:12:15
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.a0), line:7:12, endln:7:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:a0
    |vpiFullName:work@dut.a0
  |vpiPort:
  \_port: (a0), line:7:12, endln:7:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:a0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a0), line:7:12, endln:7:14
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
  |vpiName:work@dut
  |vpiVariables:
  \_array_var: (work@dut.c), line:12:14, endln:12:19
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiSize:4
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:12:17, endln:12:18
      |vpiLeftRange:
      \_constant: , line:12:17, endln:12:18
        |vpiParent:
        \_range: , line:12:17, endln:12:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiParent:
        \_range: , line:12:17, endln:12:18
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:12:17, endln:12:18
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@dut.c), line:12:14, endln:12:15
      |vpiParent:
      \_array_var: (work@dut.c), line:12:14, endln:12:19
      |vpiTypespec:
      \_logic_typespec: , line:12:2, endln:12:13
        |vpiRange:
        \_range: , line:12:8, endln:12:13
          |vpiLeftRange:
          \_constant: , line:12:9, endln:12:10
            |vpiParent:
            \_range: , line:12:8, endln:12:13
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:12:11, endln:12:12
            |vpiParent:
            \_range: , line:12:8, endln:12:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@dut.c
      |vpiRange:
      \_range: , line:12:8, endln:12:13
        |vpiLeftRange:
        \_constant: , line:12:9, endln:12:10
          |vpiParent:
          \_range: , line:12:8, endln:12:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:11, endln:12:12
          |vpiParent:
          \_range: , line:12:8, endln:12:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiTypedef:
  \_enum_typespec: (pkg::priv_lvl_e), line:2:2, endln:4:16
  |vpiTypedef:
  \_import_typespec: (pkg), line:10:9, endln:10:15
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.a0), line:7:12, endln:7:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:a0
    |vpiFullName:work@dut.a0
  |vpiTopModule:1
  |vpiPort:
  \_port: (a0), line:7:12, endln:7:14
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:a0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a0), line:7:12, endln:7:14
      |vpiParent:
      \_port: (a0), line:7:12, endln:7:14
      |vpiName:a0
      |vpiFullName:work@dut.a0
      |vpiActual:
      \_logic_net: (work@dut.a0), line:7:12, endln:7:14
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1[0]), line:14:33, endln:18:5
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:19:10
    |vpiName:genblk1[0]
    |vpiFullName:work@dut.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1[0])
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1[0]), line:14:33, endln:18:5
      |vpiFullName:work@dut.genblk1[0]
      |vpiParameter:
      \_parameter: (work@dut.genblk1[0].i), line:14:0
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@dut.genblk1[0].i
      |vpiProcess:
      \_always: , line:15:3, endln:17:6
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[0])
        |vpiStmt:
        \_event_control: , line:15:10, endln:15:23
          |vpiParent:
          \_always: , line:15:3, endln:17:6
          |vpiCondition:
          \_operation: , line:15:12, endln:15:22
            |vpiParent:
            \_event_control: , line:15:10, endln:15:23
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (work@dut.genblk1[0].a0), line:15:20, endln:15:22
              |vpiParent:
              \_operation: , line:15:12, endln:15:22
              |vpiName:a0
              |vpiFullName:work@dut.genblk1[0].a0
              |vpiActual:
              \_logic_net: (work@dut.a0), line:7:12, endln:7:14
          |vpiStmt:
          \_begin: (work@dut.genblk1[0]), line:15:24, endln:17:6
            |vpiParent:
            \_event_control: , line:15:10, endln:15:23
            |vpiFullName:work@dut.genblk1[0]
            |vpiStmt:
            \_assignment: , line:16:4, endln:16:23
              |vpiParent:
              \_begin: (work@dut.genblk1[0]), line:15:24, endln:17:6
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:16:11, endln:16:23
                |vpiParent:
                \_assignment: , line:16:4, endln:16:23
                |vpiOpType:33
                |vpiOperand:
                \_ref_obj: (work@dut.genblk1[0].PRIV_LVL_M), line:16:12, endln:16:22
                  |vpiParent:
                  \_operation: , line:16:11, endln:16:23
                  |vpiName:PRIV_LVL_M
                  |vpiFullName:work@dut.genblk1[0].PRIV_LVL_M
                  |vpiActual:
                  \_enum_const: (PRIV_LVL_M), line:3:3, endln:3:21
              |vpiLhs:
              \_bit_select: (work@dut.genblk1[0].c), line:16:4, endln:16:8
                |vpiParent:
                \_ref_obj: (work@dut.genblk1[0].c)
                  |vpiParent:
                  \_assignment: , line:16:4, endln:16:23
                  |vpiName:c
                  |vpiFullName:work@dut.genblk1[0].c
                  |vpiActual:
                  \_array_var: (work@dut.c), line:12:14, endln:12:19
                |vpiName:c
                |vpiFullName:work@dut.genblk1[0].c
                |vpiIndex:
                \_ref_obj: (work@dut.genblk1[0].c.i), line:16:6, endln:16:7
                  |vpiParent:
                  \_bit_select: (work@dut.genblk1[0].c), line:16:4, endln:16:8
                  |vpiName:i
                  |vpiFullName:work@dut.genblk1[0].c.i
                  |vpiActual:
                  \_parameter: (work@dut.genblk1[0].i), line:14:0
        |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/AssignSubs/dut.sv | ${SURELOG_DIR}/build/regression/AssignSubs/roundtrip/dut_000.sv | 4 | 19 | 

