// Seed: 3483165925
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd85
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output uwire id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3
  );
  wire [(  id_2  ) : -1 'b0] id_6;
  assign id_2 = id_6;
  always @* deassign id_4.id_1;
  assign id_3 = -1;
  assign id_6 = id_5;
endmodule
