#ifndef __AIC_SYSDMA_REG_REG_OFFSET_FIELD_H__
#define __AIC_SYSDMA_REG_REG_OFFSET_FIELD_H__ 
#define aic_sysdma_reg_CH3_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH3_TOUT_ERR_MASK_OFFSET 29
#define aic_sysdma_reg_CH3_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH3_CQ_W_ERR_MASK_OFFSET 28
#define aic_sysdma_reg_CH3_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH3_SQ_R_ERR_MASK_OFFSET 27
#define aic_sysdma_reg_CH3_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH3_DATA_W_ERR_MASK_OFFSET 26
#define aic_sysdma_reg_CH3_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH3_DATA_R_ERR_MASK_OFFSET 25
#define aic_sysdma_reg_CH3_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH3_DONE_MASK_OFFSET 24
#define aic_sysdma_reg_CH2_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH2_TOUT_ERR_MASK_OFFSET 21
#define aic_sysdma_reg_CH2_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH2_CQ_W_ERR_MASK_OFFSET 20
#define aic_sysdma_reg_CH2_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH2_SQ_R_ERR_MASK_OFFSET 19
#define aic_sysdma_reg_CH2_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH2_DATA_W_ERR_MASK_OFFSET 18
#define aic_sysdma_reg_CH2_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH2_DATA_R_ERR_MASK_OFFSET 17
#define aic_sysdma_reg_CH2_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH2_DONE_MASK_OFFSET 16
#define aic_sysdma_reg_CH1_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH1_TOUT_ERR_MASK_OFFSET 13
#define aic_sysdma_reg_CH1_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH1_CQ_W_ERR_MASK_OFFSET 12
#define aic_sysdma_reg_CH1_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH1_SQ_R_ERR_MASK_OFFSET 11
#define aic_sysdma_reg_CH1_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH1_DATA_W_ERR_MASK_OFFSET 10
#define aic_sysdma_reg_CH1_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH1_DATA_R_ERR_MASK_OFFSET 9
#define aic_sysdma_reg_CH1_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH1_DONE_MASK_OFFSET 8
#define aic_sysdma_reg_CH0_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH0_TOUT_ERR_MASK_OFFSET 5
#define aic_sysdma_reg_CH0_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH0_CQ_W_ERR_MASK_OFFSET 4
#define aic_sysdma_reg_CH0_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH0_SQ_R_ERR_MASK_OFFSET 3
#define aic_sysdma_reg_CH0_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH0_DATA_W_ERR_MASK_OFFSET 2
#define aic_sysdma_reg_CH0_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH0_DATA_R_ERR_MASK_OFFSET 1
#define aic_sysdma_reg_CH0_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH0_DONE_MASK_OFFSET 0
#define aic_sysdma_reg_CH7_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH7_TOUT_ERR_MASK_OFFSET 29
#define aic_sysdma_reg_CH7_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH7_CQ_W_ERR_MASK_OFFSET 28
#define aic_sysdma_reg_CH7_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH7_SQ_R_ERR_MASK_OFFSET 27
#define aic_sysdma_reg_CH7_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH7_DATA_W_ERR_MASK_OFFSET 26
#define aic_sysdma_reg_CH7_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH7_DATA_R_ERR_MASK_OFFSET 25
#define aic_sysdma_reg_CH7_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH7_DONE_MASK_OFFSET 24
#define aic_sysdma_reg_CH6_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH6_TOUT_ERR_MASK_OFFSET 21
#define aic_sysdma_reg_CH6_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH6_CQ_W_ERR_MASK_OFFSET 20
#define aic_sysdma_reg_CH6_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH6_SQ_R_ERR_MASK_OFFSET 19
#define aic_sysdma_reg_CH6_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH6_DATA_W_ERR_MASK_OFFSET 18
#define aic_sysdma_reg_CH6_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH6_DATA_R_ERR_MASK_OFFSET 17
#define aic_sysdma_reg_CH6_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH6_DONE_MASK_OFFSET 16
#define aic_sysdma_reg_CH5_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH5_TOUT_ERR_MASK_OFFSET 13
#define aic_sysdma_reg_CH5_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH5_CQ_W_ERR_MASK_OFFSET 12
#define aic_sysdma_reg_CH5_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH5_SQ_R_ERR_MASK_OFFSET 11
#define aic_sysdma_reg_CH5_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH5_DATA_W_ERR_MASK_OFFSET 10
#define aic_sysdma_reg_CH5_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH5_DATA_R_ERR_MASK_OFFSET 9
#define aic_sysdma_reg_CH5_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH5_DONE_MASK_OFFSET 8
#define aic_sysdma_reg_CH4_TOUT_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH4_TOUT_ERR_MASK_OFFSET 5
#define aic_sysdma_reg_CH4_CQ_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH4_CQ_W_ERR_MASK_OFFSET 4
#define aic_sysdma_reg_CH4_SQ_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH4_SQ_R_ERR_MASK_OFFSET 3
#define aic_sysdma_reg_CH4_DATA_W_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH4_DATA_W_ERR_MASK_OFFSET 2
#define aic_sysdma_reg_CH4_DATA_R_ERR_MASK_LEN 1
#define aic_sysdma_reg_CH4_DATA_R_ERR_MASK_OFFSET 1
#define aic_sysdma_reg_CH4_DONE_MASK_LEN 1
#define aic_sysdma_reg_CH4_DONE_MASK_OFFSET 0
#define aic_sysdma_reg_CH3_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH3_TOUT_ERR_MASK_DIS_OFFSET 29
#define aic_sysdma_reg_CH3_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH3_CQ_W_ERR_MASK_DIS_OFFSET 28
#define aic_sysdma_reg_CH3_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH3_SQ_R_ERR_MASK_DIS_OFFSET 27
#define aic_sysdma_reg_CH3_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH3_DATA_W_ERR_MASK_DIS_OFFSET 26
#define aic_sysdma_reg_CH3_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH3_DATA_R_ERR_MASK_DIS_OFFSET 25
#define aic_sysdma_reg_CH3_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH3_DONE_MASK_DIS_OFFSET 24
#define aic_sysdma_reg_CH2_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH2_TOUT_ERR_MASK_DIS_OFFSET 21
#define aic_sysdma_reg_CH2_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH2_CQ_W_ERR_MASK_DIS_OFFSET 20
#define aic_sysdma_reg_CH2_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH2_SQ_R_ERR_MASK_DIS_OFFSET 19
#define aic_sysdma_reg_CH2_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH2_DATA_W_ERR_MASK_DIS_OFFSET 18
#define aic_sysdma_reg_CH2_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH2_DATA_R_ERR_MASK_DIS_OFFSET 17
#define aic_sysdma_reg_CH2_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH2_DONE_MASK_DIS_OFFSET 16
#define aic_sysdma_reg_CH1_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH1_TOUT_ERR_MASK_DIS_OFFSET 13
#define aic_sysdma_reg_CH1_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH1_CQ_W_ERR_MASK_DIS_OFFSET 12
#define aic_sysdma_reg_CH1_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH1_SQ_R_ERR_MASK_DIS_OFFSET 11
#define aic_sysdma_reg_CH1_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH1_DATA_W_ERR_MASK_DIS_OFFSET 10
#define aic_sysdma_reg_CH1_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH1_DATA_R_ERR_MASK_DIS_OFFSET 9
#define aic_sysdma_reg_CH1_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH1_DONE_MASK_DIS_OFFSET 8
#define aic_sysdma_reg_CH0_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH0_TOUT_ERR_MASK_DIS_OFFSET 5
#define aic_sysdma_reg_CH0_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH0_CQ_W_ERR_MASK_DIS_OFFSET 4
#define aic_sysdma_reg_CH0_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH0_SQ_R_ERR_MASK_DIS_OFFSET 3
#define aic_sysdma_reg_CH0_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH0_DATA_W_ERR_MASK_DIS_OFFSET 2
#define aic_sysdma_reg_CH0_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH0_DATA_R_ERR_MASK_DIS_OFFSET 1
#define aic_sysdma_reg_CH0_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH0_DONE_MASK_DIS_OFFSET 0
#define aic_sysdma_reg_CH7_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH7_TOUT_ERR_MASK_DIS_OFFSET 29
#define aic_sysdma_reg_CH7_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH7_CQ_W_ERR_MASK_DIS_OFFSET 28
#define aic_sysdma_reg_CH7_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH7_SQ_R_ERR_MASK_DIS_OFFSET 27
#define aic_sysdma_reg_CH7_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH7_DATA_W_ERR_MASK_DIS_OFFSET 26
#define aic_sysdma_reg_CH7_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH7_DATA_R_ERR_MASK_DIS_OFFSET 25
#define aic_sysdma_reg_CH7_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH7_DONE_MASK_DIS_OFFSET 24
#define aic_sysdma_reg_CH6_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH6_TOUT_ERR_MASK_DIS_OFFSET 21
#define aic_sysdma_reg_CH6_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH6_CQ_W_ERR_MASK_DIS_OFFSET 20
#define aic_sysdma_reg_CH6_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH6_SQ_R_ERR_MASK_DIS_OFFSET 19
#define aic_sysdma_reg_CH6_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH6_DATA_W_ERR_MASK_DIS_OFFSET 18
#define aic_sysdma_reg_CH6_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH6_DATA_R_ERR_MASK_DIS_OFFSET 17
#define aic_sysdma_reg_CH6_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH6_DONE_MASK_DIS_OFFSET 16
#define aic_sysdma_reg_CH5_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH5_TOUT_ERR_MASK_DIS_OFFSET 13
#define aic_sysdma_reg_CH5_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH5_CQ_W_ERR_MASK_DIS_OFFSET 12
#define aic_sysdma_reg_CH5_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH5_SQ_R_ERR_MASK_DIS_OFFSET 11
#define aic_sysdma_reg_CH5_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH5_DATA_W_ERR_MASK_DIS_OFFSET 10
#define aic_sysdma_reg_CH5_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH5_DATA_R_ERR_MASK_DIS_OFFSET 9
#define aic_sysdma_reg_CH5_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH5_DONE_MASK_DIS_OFFSET 8
#define aic_sysdma_reg_CH4_TOUT_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH4_TOUT_ERR_MASK_DIS_OFFSET 5
#define aic_sysdma_reg_CH4_CQ_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH4_CQ_W_ERR_MASK_DIS_OFFSET 4
#define aic_sysdma_reg_CH4_SQ_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH4_SQ_R_ERR_MASK_DIS_OFFSET 3
#define aic_sysdma_reg_CH4_DATA_W_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH4_DATA_W_ERR_MASK_DIS_OFFSET 2
#define aic_sysdma_reg_CH4_DATA_R_ERR_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH4_DATA_R_ERR_MASK_DIS_OFFSET 1
#define aic_sysdma_reg_CH4_DONE_MASK_DIS_LEN 1
#define aic_sysdma_reg_CH4_DONE_MASK_DIS_OFFSET 0
#define aic_sysdma_reg_CH3_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH3_TOUT_ERR_MASK_VAL_OFFSET 29
#define aic_sysdma_reg_CH3_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH3_CQ_W_ERR_MASK_VAL_OFFSET 28
#define aic_sysdma_reg_CH3_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH3_SQ_R_ERR_MASK_VAL_OFFSET 27
#define aic_sysdma_reg_CH3_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH3_DATA_W_ERR_MASK_VAL_OFFSET 26
#define aic_sysdma_reg_CH3_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH3_DATA_R_ERR_MASK_VAL_OFFSET 25
#define aic_sysdma_reg_CH3_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH3_DONE_MASK_VAL_OFFSET 24
#define aic_sysdma_reg_CH2_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH2_TOUT_ERR_MASK_VAL_OFFSET 21
#define aic_sysdma_reg_CH2_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH2_CQ_W_ERR_MASK_VAL_OFFSET 20
#define aic_sysdma_reg_CH2_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH2_SQ_R_ERR_MASK_VAL_OFFSET 19
#define aic_sysdma_reg_CH2_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH2_DATA_W_ERR_MASK_VAL_OFFSET 18
#define aic_sysdma_reg_CH2_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH2_DATA_R_ERR_MASK_VAL_OFFSET 17
#define aic_sysdma_reg_CH2_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH2_DONE_MASK_VAL_OFFSET 16
#define aic_sysdma_reg_CH1_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH1_TOUT_ERR_MASK_VAL_OFFSET 13
#define aic_sysdma_reg_CH1_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH1_CQ_W_ERR_MASK_VAL_OFFSET 12
#define aic_sysdma_reg_CH1_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH1_SQ_R_ERR_MASK_VAL_OFFSET 11
#define aic_sysdma_reg_CH1_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH1_DATA_W_ERR_MASK_VAL_OFFSET 10
#define aic_sysdma_reg_CH1_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH1_DATA_R_ERR_MASK_VAL_OFFSET 9
#define aic_sysdma_reg_CH1_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH1_DONE_MASK_VAL_OFFSET 8
#define aic_sysdma_reg_CH0_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH0_TOUT_ERR_MASK_VAL_OFFSET 5
#define aic_sysdma_reg_CH0_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH0_CQ_W_ERR_MASK_VAL_OFFSET 4
#define aic_sysdma_reg_CH0_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH0_SQ_R_ERR_MASK_VAL_OFFSET 3
#define aic_sysdma_reg_CH0_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH0_DATA_W_ERR_MASK_VAL_OFFSET 2
#define aic_sysdma_reg_CH0_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH0_DATA_R_ERR_MASK_VAL_OFFSET 1
#define aic_sysdma_reg_CH0_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH0_DONE_MASK_VAL_OFFSET 0
#define aic_sysdma_reg_CH7_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH7_TOUT_ERR_MASK_VAL_OFFSET 29
#define aic_sysdma_reg_CH7_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH7_CQ_W_ERR_MASK_VAL_OFFSET 28
#define aic_sysdma_reg_CH7_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH7_SQ_R_ERR_MASK_VAL_OFFSET 27
#define aic_sysdma_reg_CH7_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH7_DATA_W_ERR_MASK_VAL_OFFSET 26
#define aic_sysdma_reg_CH7_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH7_DATA_R_ERR_MASK_VAL_OFFSET 25
#define aic_sysdma_reg_CH7_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH7_DONE_MASK_VAL_OFFSET 24
#define aic_sysdma_reg_CH6_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH6_TOUT_ERR_MASK_VAL_OFFSET 21
#define aic_sysdma_reg_CH6_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH6_CQ_W_ERR_MASK_VAL_OFFSET 20
#define aic_sysdma_reg_CH6_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH6_SQ_R_ERR_MASK_VAL_OFFSET 19
#define aic_sysdma_reg_CH6_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH6_DATA_W_ERR_MASK_VAL_OFFSET 18
#define aic_sysdma_reg_CH6_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH6_DATA_R_ERR_MASK_VAL_OFFSET 17
#define aic_sysdma_reg_CH6_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH6_DONE_MASK_VAL_OFFSET 16
#define aic_sysdma_reg_CH5_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH5_TOUT_ERR_MASK_VAL_OFFSET 13
#define aic_sysdma_reg_CH5_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH5_CQ_W_ERR_MASK_VAL_OFFSET 12
#define aic_sysdma_reg_CH5_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH5_SQ_R_ERR_MASK_VAL_OFFSET 11
#define aic_sysdma_reg_CH5_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH5_DATA_W_ERR_MASK_VAL_OFFSET 10
#define aic_sysdma_reg_CH5_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH5_DATA_R_ERR_MASK_VAL_OFFSET 9
#define aic_sysdma_reg_CH5_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH5_DONE_MASK_VAL_OFFSET 8
#define aic_sysdma_reg_CH4_TOUT_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH4_TOUT_ERR_MASK_VAL_OFFSET 5
#define aic_sysdma_reg_CH4_CQ_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH4_CQ_W_ERR_MASK_VAL_OFFSET 4
#define aic_sysdma_reg_CH4_SQ_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH4_SQ_R_ERR_MASK_VAL_OFFSET 3
#define aic_sysdma_reg_CH4_DATA_W_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH4_DATA_W_ERR_MASK_VAL_OFFSET 2
#define aic_sysdma_reg_CH4_DATA_R_ERR_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH4_DATA_R_ERR_MASK_VAL_OFFSET 1
#define aic_sysdma_reg_CH4_DONE_MASK_VAL_LEN 1
#define aic_sysdma_reg_CH4_DONE_MASK_VAL_OFFSET 0
#define aic_sysdma_reg_CH3_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH3_TOUT_ERR_CLR_OFFSET 29
#define aic_sysdma_reg_CH3_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH3_CQ_W_ERR_CLR_OFFSET 28
#define aic_sysdma_reg_CH3_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH3_SQ_R_ERR_CLR_OFFSET 27
#define aic_sysdma_reg_CH3_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH3_DATA_W_ERR_CLR_OFFSET 26
#define aic_sysdma_reg_CH3_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH3_DATA_R_ERR_CLR_OFFSET 25
#define aic_sysdma_reg_CH3_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH3_DONE_CLR_OFFSET 24
#define aic_sysdma_reg_CH2_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH2_TOUT_ERR_CLR_OFFSET 21
#define aic_sysdma_reg_CH2_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH2_CQ_W_ERR_CLR_OFFSET 20
#define aic_sysdma_reg_CH2_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH2_SQ_R_ERR_CLR_OFFSET 19
#define aic_sysdma_reg_CH2_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH2_DATA_W_ERR_CLR_OFFSET 18
#define aic_sysdma_reg_CH2_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH2_DATA_R_ERR_CLR_OFFSET 17
#define aic_sysdma_reg_CH2_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH2_DONE_CLR_OFFSET 16
#define aic_sysdma_reg_CH1_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH1_TOUT_ERR_CLR_OFFSET 13
#define aic_sysdma_reg_CH1_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH1_CQ_W_ERR_CLR_OFFSET 12
#define aic_sysdma_reg_CH1_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH1_SQ_R_ERR_CLR_OFFSET 11
#define aic_sysdma_reg_CH1_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH1_DATA_W_ERR_CLR_OFFSET 10
#define aic_sysdma_reg_CH1_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH1_DATA_R_ERR_CLR_OFFSET 9
#define aic_sysdma_reg_CH1_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH1_DONE_CLR_OFFSET 8
#define aic_sysdma_reg_CH0_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH0_TOUT_ERR_CLR_OFFSET 5
#define aic_sysdma_reg_CH0_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH0_CQ_W_ERR_CLR_OFFSET 4
#define aic_sysdma_reg_CH0_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH0_SQ_R_ERR_CLR_OFFSET 3
#define aic_sysdma_reg_CH0_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH0_DATA_W_ERR_CLR_OFFSET 2
#define aic_sysdma_reg_CH0_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH0_DATA_R_ERR_CLR_OFFSET 1
#define aic_sysdma_reg_CH0_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH0_DONE_CLR_OFFSET 0
#define aic_sysdma_reg_CH7_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH7_TOUT_ERR_CLR_OFFSET 29
#define aic_sysdma_reg_CH7_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH7_CQ_W_ERR_CLR_OFFSET 28
#define aic_sysdma_reg_CH7_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH7_SQ_R_ERR_CLR_OFFSET 27
#define aic_sysdma_reg_CH7_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH7_DATA_W_ERR_CLR_OFFSET 26
#define aic_sysdma_reg_CH7_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH7_DATA_R_ERR_CLR_OFFSET 25
#define aic_sysdma_reg_CH7_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH7_DONE_CLR_OFFSET 24
#define aic_sysdma_reg_CH6_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH6_TOUT_ERR_CLR_OFFSET 21
#define aic_sysdma_reg_CH6_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH6_CQ_W_ERR_CLR_OFFSET 20
#define aic_sysdma_reg_CH6_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH6_SQ_R_ERR_CLR_OFFSET 19
#define aic_sysdma_reg_CH6_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH6_DATA_W_ERR_CLR_OFFSET 18
#define aic_sysdma_reg_CH6_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH6_DATA_R_ERR_CLR_OFFSET 17
#define aic_sysdma_reg_CH6_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH6_DONE_CLR_OFFSET 16
#define aic_sysdma_reg_CH5_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH5_TOUT_ERR_CLR_OFFSET 13
#define aic_sysdma_reg_CH5_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH5_CQ_W_ERR_CLR_OFFSET 12
#define aic_sysdma_reg_CH5_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH5_SQ_R_ERR_CLR_OFFSET 11
#define aic_sysdma_reg_CH5_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH5_DATA_W_ERR_CLR_OFFSET 10
#define aic_sysdma_reg_CH5_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH5_DATA_R_ERR_CLR_OFFSET 9
#define aic_sysdma_reg_CH5_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH5_DONE_CLR_OFFSET 8
#define aic_sysdma_reg_CH4_TOUT_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH4_TOUT_ERR_CLR_OFFSET 5
#define aic_sysdma_reg_CH4_CQ_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH4_CQ_W_ERR_CLR_OFFSET 4
#define aic_sysdma_reg_CH4_SQ_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH4_SQ_R_ERR_CLR_OFFSET 3
#define aic_sysdma_reg_CH4_DATA_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH4_DATA_W_ERR_CLR_OFFSET 2
#define aic_sysdma_reg_CH4_DATA_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_CH4_DATA_R_ERR_CLR_OFFSET 1
#define aic_sysdma_reg_CH4_DONE_CLR_LEN 1
#define aic_sysdma_reg_CH4_DONE_CLR_OFFSET 0
#define aic_sysdma_reg_CH3_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH3_TOUT_ERR_MINT_OFFSET 29
#define aic_sysdma_reg_CH3_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH3_CQ_W_ERR_MINT_OFFSET 28
#define aic_sysdma_reg_CH3_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH3_SQ_R_ERR_MINT_OFFSET 27
#define aic_sysdma_reg_CH3_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH3_DATA_W_ERR_MINT_OFFSET 26
#define aic_sysdma_reg_CH3_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH3_DATA_R_ERR_MINT_OFFSET 25
#define aic_sysdma_reg_CH3_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH3_DONE_MINT_OFFSET 24
#define aic_sysdma_reg_CH2_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH2_TOUT_ERR_MINT_OFFSET 21
#define aic_sysdma_reg_CH2_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH2_CQ_W_ERR_MINT_OFFSET 20
#define aic_sysdma_reg_CH2_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH2_SQ_R_ERR_MINT_OFFSET 19
#define aic_sysdma_reg_CH2_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH2_DATA_W_ERR_MINT_OFFSET 18
#define aic_sysdma_reg_CH2_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH2_DATA_R_ERR_MINT_OFFSET 17
#define aic_sysdma_reg_CH2_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH2_DONE_MINT_OFFSET 16
#define aic_sysdma_reg_CH1_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH1_TOUT_ERR_MINT_OFFSET 13
#define aic_sysdma_reg_CH1_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH1_CQ_W_ERR_MINT_OFFSET 12
#define aic_sysdma_reg_CH1_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH1_SQ_R_ERR_MINT_OFFSET 11
#define aic_sysdma_reg_CH1_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH1_DATA_W_ERR_MINT_OFFSET 10
#define aic_sysdma_reg_CH1_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH1_DATA_R_ERR_MINT_OFFSET 9
#define aic_sysdma_reg_CH1_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH1_DONE_MINT_OFFSET 8
#define aic_sysdma_reg_CH0_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH0_TOUT_ERR_MINT_OFFSET 5
#define aic_sysdma_reg_CH0_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH0_CQ_W_ERR_MINT_OFFSET 4
#define aic_sysdma_reg_CH0_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH0_SQ_R_ERR_MINT_OFFSET 3
#define aic_sysdma_reg_CH0_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH0_DATA_W_ERR_MINT_OFFSET 2
#define aic_sysdma_reg_CH0_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH0_DATA_R_ERR_MINT_OFFSET 1
#define aic_sysdma_reg_CH0_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH0_DONE_MINT_OFFSET 0
#define aic_sysdma_reg_CH7_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH7_TOUT_ERR_MINT_OFFSET 29
#define aic_sysdma_reg_CH7_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH7_CQ_W_ERR_MINT_OFFSET 28
#define aic_sysdma_reg_CH7_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH7_SQ_R_ERR_MINT_OFFSET 27
#define aic_sysdma_reg_CH7_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH7_DATA_W_ERR_MINT_OFFSET 26
#define aic_sysdma_reg_CH7_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH7_DATA_R_ERR_MINT_OFFSET 25
#define aic_sysdma_reg_CH7_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH7_DONE_MINT_OFFSET 24
#define aic_sysdma_reg_CH6_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH6_TOUT_ERR_MINT_OFFSET 21
#define aic_sysdma_reg_CH6_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH6_CQ_W_ERR_MINT_OFFSET 20
#define aic_sysdma_reg_CH6_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH6_SQ_R_ERR_MINT_OFFSET 19
#define aic_sysdma_reg_CH6_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH6_DATA_W_ERR_MINT_OFFSET 18
#define aic_sysdma_reg_CH6_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH6_DATA_R_ERR_MINT_OFFSET 17
#define aic_sysdma_reg_CH6_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH6_DONE_MINT_OFFSET 16
#define aic_sysdma_reg_CH5_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH5_TOUT_ERR_MINT_OFFSET 13
#define aic_sysdma_reg_CH5_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH5_CQ_W_ERR_MINT_OFFSET 12
#define aic_sysdma_reg_CH5_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH5_SQ_R_ERR_MINT_OFFSET 11
#define aic_sysdma_reg_CH5_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH5_DATA_W_ERR_MINT_OFFSET 10
#define aic_sysdma_reg_CH5_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH5_DATA_R_ERR_MINT_OFFSET 9
#define aic_sysdma_reg_CH5_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH5_DONE_MINT_OFFSET 8
#define aic_sysdma_reg_CH4_TOUT_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH4_TOUT_ERR_MINT_OFFSET 5
#define aic_sysdma_reg_CH4_CQ_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH4_CQ_W_ERR_MINT_OFFSET 4
#define aic_sysdma_reg_CH4_SQ_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH4_SQ_R_ERR_MINT_OFFSET 3
#define aic_sysdma_reg_CH4_DATA_W_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH4_DATA_W_ERR_MINT_OFFSET 2
#define aic_sysdma_reg_CH4_DATA_R_ERR_MINT_LEN 1
#define aic_sysdma_reg_CH4_DATA_R_ERR_MINT_OFFSET 1
#define aic_sysdma_reg_CH4_DONE_MINT_LEN 1
#define aic_sysdma_reg_CH4_DONE_MINT_OFFSET 0
#define aic_sysdma_reg_CH3_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH3_TOUT_ERR_RINT_OFFSET 29
#define aic_sysdma_reg_CH3_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH3_CQ_W_ERR_RINT_OFFSET 28
#define aic_sysdma_reg_CH3_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH3_SQ_R_ERR_RINT_OFFSET 27
#define aic_sysdma_reg_CH3_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH3_DATA_W_ERR_RINT_OFFSET 26
#define aic_sysdma_reg_CH3_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH3_DATA_R_ERR_RINT_OFFSET 25
#define aic_sysdma_reg_CH3_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH3_DONE_RINT_OFFSET 24
#define aic_sysdma_reg_CH2_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH2_TOUT_ERR_RINT_OFFSET 21
#define aic_sysdma_reg_CH2_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH2_CQ_W_ERR_RINT_OFFSET 20
#define aic_sysdma_reg_CH2_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH2_SQ_R_ERR_RINT_OFFSET 19
#define aic_sysdma_reg_CH2_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH2_DATA_W_ERR_RINT_OFFSET 18
#define aic_sysdma_reg_CH2_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH2_DATA_R_ERR_RINT_OFFSET 17
#define aic_sysdma_reg_CH2_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH2_DONE_RINT_OFFSET 16
#define aic_sysdma_reg_CH1_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH1_TOUT_ERR_RINT_OFFSET 13
#define aic_sysdma_reg_CH1_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH1_CQ_W_ERR_RINT_OFFSET 12
#define aic_sysdma_reg_CH1_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH1_SQ_R_ERR_RINT_OFFSET 11
#define aic_sysdma_reg_CH1_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH1_DATA_W_ERR_RINT_OFFSET 10
#define aic_sysdma_reg_CH1_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH1_DATA_R_ERR_RINT_OFFSET 9
#define aic_sysdma_reg_CH1_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH1_DONE_RINT_OFFSET 8
#define aic_sysdma_reg_CH0_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH0_TOUT_ERR_RINT_OFFSET 5
#define aic_sysdma_reg_CH0_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH0_CQ_W_ERR_RINT_OFFSET 4
#define aic_sysdma_reg_CH0_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH0_SQ_R_ERR_RINT_OFFSET 3
#define aic_sysdma_reg_CH0_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH0_DATA_W_ERR_RINT_OFFSET 2
#define aic_sysdma_reg_CH0_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH0_DATA_R_ERR_RINT_OFFSET 1
#define aic_sysdma_reg_CH0_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH0_DONE_RINT_OFFSET 0
#define aic_sysdma_reg_CH7_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH7_TOUT_ERR_RINT_OFFSET 29
#define aic_sysdma_reg_CH7_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH7_CQ_W_ERR_RINT_OFFSET 28
#define aic_sysdma_reg_CH7_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH7_SQ_R_ERR_RINT_OFFSET 27
#define aic_sysdma_reg_CH7_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH7_DATA_W_ERR_RINT_OFFSET 26
#define aic_sysdma_reg_CH7_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH7_DATA_R_ERR_RINT_OFFSET 25
#define aic_sysdma_reg_CH7_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH7_DONE_RINT_OFFSET 24
#define aic_sysdma_reg_CH6_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH6_TOUT_ERR_RINT_OFFSET 21
#define aic_sysdma_reg_CH6_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH6_CQ_W_ERR_RINT_OFFSET 20
#define aic_sysdma_reg_CH6_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH6_SQ_R_ERR_RINT_OFFSET 19
#define aic_sysdma_reg_CH6_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH6_DATA_W_ERR_RINT_OFFSET 18
#define aic_sysdma_reg_CH6_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH6_DATA_R_ERR_RINT_OFFSET 17
#define aic_sysdma_reg_CH6_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH6_DONE_RINT_OFFSET 16
#define aic_sysdma_reg_CH5_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH5_TOUT_ERR_RINT_OFFSET 13
#define aic_sysdma_reg_CH5_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH5_CQ_W_ERR_RINT_OFFSET 12
#define aic_sysdma_reg_CH5_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH5_SQ_R_ERR_RINT_OFFSET 11
#define aic_sysdma_reg_CH5_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH5_DATA_W_ERR_RINT_OFFSET 10
#define aic_sysdma_reg_CH5_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH5_DATA_R_ERR_RINT_OFFSET 9
#define aic_sysdma_reg_CH5_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH5_DONE_RINT_OFFSET 8
#define aic_sysdma_reg_CH4_TOUT_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH4_TOUT_ERR_RINT_OFFSET 5
#define aic_sysdma_reg_CH4_CQ_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH4_CQ_W_ERR_RINT_OFFSET 4
#define aic_sysdma_reg_CH4_SQ_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH4_SQ_R_ERR_RINT_OFFSET 3
#define aic_sysdma_reg_CH4_DATA_W_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH4_DATA_W_ERR_RINT_OFFSET 2
#define aic_sysdma_reg_CH4_DATA_R_ERR_RINT_LEN 1
#define aic_sysdma_reg_CH4_DATA_R_ERR_RINT_OFFSET 1
#define aic_sysdma_reg_CH4_DONE_RINT_LEN 1
#define aic_sysdma_reg_CH4_DONE_RINT_OFFSET 0
#define aic_sysdma_reg_L2_W_ERR_CLR_LEN 1
#define aic_sysdma_reg_L2_W_ERR_CLR_OFFSET 18
#define aic_sysdma_reg_L2_R_ERR_CLR_LEN 1
#define aic_sysdma_reg_L2_R_ERR_CLR_OFFSET 17
#define aic_sysdma_reg_SWITCH_EN_LEN 1
#define aic_sysdma_reg_SWITCH_EN_OFFSET 16
#define aic_sysdma_reg_DBG_W_PATTERN_LEN 8
#define aic_sysdma_reg_DBG_W_PATTERN_OFFSET 8
#define aic_sysdma_reg_DBG_CH_SEL_LEN 3
#define aic_sysdma_reg_DBG_CH_SEL_OFFSET 4
#define aic_sysdma_reg_DBG_MODE_LEN 3
#define aic_sysdma_reg_DBG_MODE_OFFSET 1
#define aic_sysdma_reg_DBG_EN_LEN 1
#define aic_sysdma_reg_DBG_EN_OFFSET 0
#define aic_sysdma_reg_W_PATTERN_LEN 8
#define aic_sysdma_reg_W_PATTERN_OFFSET 8
#define aic_sysdma_reg_STATUS_LEN 4
#define aic_sysdma_reg_STATUS_OFFSET 4
#define aic_sysdma_reg_MODE_LEN 3
#define aic_sysdma_reg_MODE_OFFSET 1
#define aic_sysdma_reg_IE_LEN 1
#define aic_sysdma_reg_IE_OFFSET 0
#define aic_sysdma_reg_D_SUBSID_LEN 8
#define aic_sysdma_reg_D_SUBSID_OFFSET 24
#define aic_sysdma_reg_D_SID_LEN 8
#define aic_sysdma_reg_D_SID_OFFSET 16
#define aic_sysdma_reg_S_SUBSID_LEN 8
#define aic_sysdma_reg_S_SUBSID_OFFSET 8
#define aic_sysdma_reg_S_SID_LEN 8
#define aic_sysdma_reg_S_SID_OFFSET 0
#define aic_sysdma_reg_LENGTH_LEN 32
#define aic_sysdma_reg_LENGTH_OFFSET 0
#define aic_sysdma_reg_S_ADDR_L_LEN 32
#define aic_sysdma_reg_S_ADDR_L_OFFSET 0
#define aic_sysdma_reg_S_ADDR_H_LEN 16
#define aic_sysdma_reg_S_ADDR_H_OFFSET 0
#define aic_sysdma_reg_D_ADDR_L_LEN 32
#define aic_sysdma_reg_D_ADDR_L_OFFSET 0
#define aic_sysdma_reg_D_ADDR_H_LEN 16
#define aic_sysdma_reg_D_ADDR_H_OFFSET 0
#define aic_sysdma_reg_SQE0_LEN 32
#define aic_sysdma_reg_SQE0_OFFSET 0
#define aic_sysdma_reg_SQE1_LEN 32
#define aic_sysdma_reg_SQE1_OFFSET 0
#define aic_sysdma_reg_SQE2_LEN 32
#define aic_sysdma_reg_SQE2_OFFSET 0
#define aic_sysdma_reg_SQE3_LEN 32
#define aic_sysdma_reg_SQE3_OFFSET 0
#define aic_sysdma_reg_SQE4_LEN 32
#define aic_sysdma_reg_SQE4_OFFSET 0
#define aic_sysdma_reg_SQE5_LEN 32
#define aic_sysdma_reg_SQE5_OFFSET 0
#define aic_sysdma_reg_SQE6_LEN 32
#define aic_sysdma_reg_SQE6_OFFSET 0
#define aic_sysdma_reg_SQE7_LEN 32
#define aic_sysdma_reg_SQE7_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS8_LEN 32
#define aic_sysdma_reg_DMA_STATUS8_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS9_LEN 32
#define aic_sysdma_reg_DMA_STATUS9_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS10_LEN 32
#define aic_sysdma_reg_DMA_STATUS10_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS11_LEN 32
#define aic_sysdma_reg_DMA_STATUS11_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS12_LEN 32
#define aic_sysdma_reg_DMA_STATUS12_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS13_LEN 32
#define aic_sysdma_reg_DMA_STATUS13_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS14_LEN 32
#define aic_sysdma_reg_DMA_STATUS14_OFFSET 0
#define aic_sysdma_reg_DMA_STATUS15_LEN 32
#define aic_sysdma_reg_DMA_STATUS15_OFFSET 0
#define aic_sysdma_reg_TIMEOUT_TH_LEN 32
#define aic_sysdma_reg_TIMEOUT_TH_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_0_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_0_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_0_LEN 4
#define aic_sysdma_reg_CQ_SIZE_0_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_0_LEN 4
#define aic_sysdma_reg_SQ_SIZE_0_OFFSET 4
#define aic_sysdma_reg_QOS_0_LEN 2
#define aic_sysdma_reg_QOS_0_OFFSET 2
#define aic_sysdma_reg_CH_SRST_0_LEN 1
#define aic_sysdma_reg_CH_SRST_0_OFFSET 1
#define aic_sysdma_reg_CH_EN_0_LEN 1
#define aic_sysdma_reg_CH_EN_0_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_1_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_1_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_1_LEN 4
#define aic_sysdma_reg_CQ_SIZE_1_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_1_LEN 4
#define aic_sysdma_reg_SQ_SIZE_1_OFFSET 4
#define aic_sysdma_reg_QOS_1_LEN 2
#define aic_sysdma_reg_QOS_1_OFFSET 2
#define aic_sysdma_reg_CH_SRST_1_LEN 1
#define aic_sysdma_reg_CH_SRST_1_OFFSET 1
#define aic_sysdma_reg_CH_EN_1_LEN 1
#define aic_sysdma_reg_CH_EN_1_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_2_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_2_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_2_LEN 4
#define aic_sysdma_reg_CQ_SIZE_2_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_2_LEN 4
#define aic_sysdma_reg_SQ_SIZE_2_OFFSET 4
#define aic_sysdma_reg_QOS_2_LEN 2
#define aic_sysdma_reg_QOS_2_OFFSET 2
#define aic_sysdma_reg_CH_SRST_2_LEN 1
#define aic_sysdma_reg_CH_SRST_2_OFFSET 1
#define aic_sysdma_reg_CH_EN_2_LEN 1
#define aic_sysdma_reg_CH_EN_2_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_3_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_3_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_3_LEN 4
#define aic_sysdma_reg_CQ_SIZE_3_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_3_LEN 4
#define aic_sysdma_reg_SQ_SIZE_3_OFFSET 4
#define aic_sysdma_reg_QOS_3_LEN 2
#define aic_sysdma_reg_QOS_3_OFFSET 2
#define aic_sysdma_reg_CH_SRST_3_LEN 1
#define aic_sysdma_reg_CH_SRST_3_OFFSET 1
#define aic_sysdma_reg_CH_EN_3_LEN 1
#define aic_sysdma_reg_CH_EN_3_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_4_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_4_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_4_LEN 4
#define aic_sysdma_reg_CQ_SIZE_4_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_4_LEN 4
#define aic_sysdma_reg_SQ_SIZE_4_OFFSET 4
#define aic_sysdma_reg_QOS_4_LEN 2
#define aic_sysdma_reg_QOS_4_OFFSET 2
#define aic_sysdma_reg_CH_SRST_4_LEN 1
#define aic_sysdma_reg_CH_SRST_4_OFFSET 1
#define aic_sysdma_reg_CH_EN_4_LEN 1
#define aic_sysdma_reg_CH_EN_4_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_5_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_5_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_5_LEN 4
#define aic_sysdma_reg_CQ_SIZE_5_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_5_LEN 4
#define aic_sysdma_reg_SQ_SIZE_5_OFFSET 4
#define aic_sysdma_reg_QOS_5_LEN 2
#define aic_sysdma_reg_QOS_5_OFFSET 2
#define aic_sysdma_reg_CH_SRST_5_LEN 1
#define aic_sysdma_reg_CH_SRST_5_OFFSET 1
#define aic_sysdma_reg_CH_EN_5_LEN 1
#define aic_sysdma_reg_CH_EN_5_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_6_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_6_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_6_LEN 4
#define aic_sysdma_reg_CQ_SIZE_6_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_6_LEN 4
#define aic_sysdma_reg_SQ_SIZE_6_OFFSET 4
#define aic_sysdma_reg_QOS_6_LEN 2
#define aic_sysdma_reg_QOS_6_OFFSET 2
#define aic_sysdma_reg_CH_SRST_6_LEN 1
#define aic_sysdma_reg_CH_SRST_6_OFFSET 1
#define aic_sysdma_reg_CH_EN_6_LEN 1
#define aic_sysdma_reg_CH_EN_6_OFFSET 0
#define aic_sysdma_reg_CQE_FMT_SEL_7_LEN 1
#define aic_sysdma_reg_CQE_FMT_SEL_7_OFFSET 12
#define aic_sysdma_reg_CQ_SIZE_7_LEN 4
#define aic_sysdma_reg_CQ_SIZE_7_OFFSET 8
#define aic_sysdma_reg_SQ_SIZE_7_LEN 4
#define aic_sysdma_reg_SQ_SIZE_7_OFFSET 4
#define aic_sysdma_reg_QOS_7_LEN 2
#define aic_sysdma_reg_QOS_7_OFFSET 2
#define aic_sysdma_reg_CH_SRST_7_LEN 1
#define aic_sysdma_reg_CH_SRST_7_OFFSET 1
#define aic_sysdma_reg_CH_EN_7_LEN 1
#define aic_sysdma_reg_CH_EN_7_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_0_LEN 24
#define aic_sysdma_reg_BLK_CNT_0_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_0_LEN 1
#define aic_sysdma_reg_CH_STATUS_0_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_1_LEN 24
#define aic_sysdma_reg_BLK_CNT_1_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_1_LEN 1
#define aic_sysdma_reg_CH_STATUS_1_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_2_LEN 24
#define aic_sysdma_reg_BLK_CNT_2_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_2_LEN 1
#define aic_sysdma_reg_CH_STATUS_2_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_3_LEN 24
#define aic_sysdma_reg_BLK_CNT_3_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_3_LEN 1
#define aic_sysdma_reg_CH_STATUS_3_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_4_LEN 24
#define aic_sysdma_reg_BLK_CNT_4_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_4_LEN 1
#define aic_sysdma_reg_CH_STATUS_4_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_5_LEN 24
#define aic_sysdma_reg_BLK_CNT_5_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_5_LEN 1
#define aic_sysdma_reg_CH_STATUS_5_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_6_LEN 24
#define aic_sysdma_reg_BLK_CNT_6_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_6_LEN 1
#define aic_sysdma_reg_CH_STATUS_6_OFFSET 0
#define aic_sysdma_reg_BLK_CNT_7_LEN 24
#define aic_sysdma_reg_BLK_CNT_7_OFFSET 8
#define aic_sysdma_reg_CH_STATUS_7_LEN 1
#define aic_sysdma_reg_CH_STATUS_7_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_0_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_0_OFFSET 16
#define aic_sysdma_reg_SQ_SID_0_LEN 8
#define aic_sysdma_reg_SQ_SID_0_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_1_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_1_OFFSET 16
#define aic_sysdma_reg_SQ_SID_1_LEN 8
#define aic_sysdma_reg_SQ_SID_1_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_2_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_2_OFFSET 16
#define aic_sysdma_reg_SQ_SID_2_LEN 8
#define aic_sysdma_reg_SQ_SID_2_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_3_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_3_OFFSET 16
#define aic_sysdma_reg_SQ_SID_3_LEN 8
#define aic_sysdma_reg_SQ_SID_3_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_4_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_4_OFFSET 16
#define aic_sysdma_reg_SQ_SID_4_LEN 8
#define aic_sysdma_reg_SQ_SID_4_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_5_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_5_OFFSET 16
#define aic_sysdma_reg_SQ_SID_5_LEN 8
#define aic_sysdma_reg_SQ_SID_5_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_6_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_6_OFFSET 16
#define aic_sysdma_reg_SQ_SID_6_LEN 8
#define aic_sysdma_reg_SQ_SID_6_OFFSET 0
#define aic_sysdma_reg_SQ_SUB_SID_7_LEN 8
#define aic_sysdma_reg_SQ_SUB_SID_7_OFFSET 16
#define aic_sysdma_reg_SQ_SID_7_LEN 8
#define aic_sysdma_reg_SQ_SID_7_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_0_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_0_OFFSET 16
#define aic_sysdma_reg_CQ_SID_0_LEN 8
#define aic_sysdma_reg_CQ_SID_0_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_1_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_1_OFFSET 16
#define aic_sysdma_reg_CQ_SID_1_LEN 8
#define aic_sysdma_reg_CQ_SID_1_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_2_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_2_OFFSET 16
#define aic_sysdma_reg_CQ_SID_2_LEN 8
#define aic_sysdma_reg_CQ_SID_2_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_3_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_3_OFFSET 16
#define aic_sysdma_reg_CQ_SID_3_LEN 8
#define aic_sysdma_reg_CQ_SID_3_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_4_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_4_OFFSET 16
#define aic_sysdma_reg_CQ_SID_4_LEN 8
#define aic_sysdma_reg_CQ_SID_4_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_5_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_5_OFFSET 16
#define aic_sysdma_reg_CQ_SID_5_LEN 8
#define aic_sysdma_reg_CQ_SID_5_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_6_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_6_OFFSET 16
#define aic_sysdma_reg_CQ_SID_6_LEN 8
#define aic_sysdma_reg_CQ_SID_6_OFFSET 0
#define aic_sysdma_reg_CQ_SUB_SID_7_LEN 8
#define aic_sysdma_reg_CQ_SUB_SID_7_OFFSET 16
#define aic_sysdma_reg_CQ_SID_7_LEN 8
#define aic_sysdma_reg_CQ_SID_7_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_0_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_0_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_1_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_1_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_2_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_2_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_3_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_3_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_4_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_4_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_5_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_5_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_6_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_6_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_H_7_LEN 16
#define aic_sysdma_reg_SQ_BASE_H_7_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_0_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_0_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_1_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_1_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_2_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_2_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_3_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_3_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_4_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_4_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_5_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_5_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_6_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_6_OFFSET 0
#define aic_sysdma_reg_SQ_BASE_L_7_LEN 32
#define aic_sysdma_reg_SQ_BASE_L_7_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_0_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_0_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_1_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_1_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_2_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_2_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_3_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_3_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_4_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_4_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_5_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_5_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_6_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_6_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_H_7_LEN 16
#define aic_sysdma_reg_CQ_BASE_H_7_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_0_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_0_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_1_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_1_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_2_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_2_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_3_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_3_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_4_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_4_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_5_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_5_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_6_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_6_OFFSET 0
#define aic_sysdma_reg_CQ_BASE_L_7_LEN 32
#define aic_sysdma_reg_CQ_BASE_L_7_OFFSET 0
#define aic_sysdma_reg_SQ_WP_0_LEN 16
#define aic_sysdma_reg_SQ_WP_0_OFFSET 0
#define aic_sysdma_reg_SQ_WP_1_LEN 16
#define aic_sysdma_reg_SQ_WP_1_OFFSET 0
#define aic_sysdma_reg_SQ_WP_2_LEN 16
#define aic_sysdma_reg_SQ_WP_2_OFFSET 0
#define aic_sysdma_reg_SQ_WP_3_LEN 16
#define aic_sysdma_reg_SQ_WP_3_OFFSET 0
#define aic_sysdma_reg_SQ_WP_4_LEN 16
#define aic_sysdma_reg_SQ_WP_4_OFFSET 0
#define aic_sysdma_reg_SQ_WP_5_LEN 16
#define aic_sysdma_reg_SQ_WP_5_OFFSET 0
#define aic_sysdma_reg_SQ_WP_6_LEN 16
#define aic_sysdma_reg_SQ_WP_6_OFFSET 0
#define aic_sysdma_reg_SQ_WP_7_LEN 16
#define aic_sysdma_reg_SQ_WP_7_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_0_LEN 16
#define aic_sysdma_reg_SQ_RP_P_0_OFFSET 16
#define aic_sysdma_reg_SQ_RP_0_LEN 16
#define aic_sysdma_reg_SQ_RP_0_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_1_LEN 16
#define aic_sysdma_reg_SQ_RP_P_1_OFFSET 16
#define aic_sysdma_reg_SQ_RP_1_LEN 16
#define aic_sysdma_reg_SQ_RP_1_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_2_LEN 16
#define aic_sysdma_reg_SQ_RP_P_2_OFFSET 16
#define aic_sysdma_reg_SQ_RP_2_LEN 16
#define aic_sysdma_reg_SQ_RP_2_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_3_LEN 16
#define aic_sysdma_reg_SQ_RP_P_3_OFFSET 16
#define aic_sysdma_reg_SQ_RP_3_LEN 16
#define aic_sysdma_reg_SQ_RP_3_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_4_LEN 16
#define aic_sysdma_reg_SQ_RP_P_4_OFFSET 16
#define aic_sysdma_reg_SQ_RP_4_LEN 16
#define aic_sysdma_reg_SQ_RP_4_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_5_LEN 16
#define aic_sysdma_reg_SQ_RP_P_5_OFFSET 16
#define aic_sysdma_reg_SQ_RP_5_LEN 16
#define aic_sysdma_reg_SQ_RP_5_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_6_LEN 16
#define aic_sysdma_reg_SQ_RP_P_6_OFFSET 16
#define aic_sysdma_reg_SQ_RP_6_LEN 16
#define aic_sysdma_reg_SQ_RP_6_OFFSET 0
#define aic_sysdma_reg_SQ_RP_P_7_LEN 16
#define aic_sysdma_reg_SQ_RP_P_7_OFFSET 16
#define aic_sysdma_reg_SQ_RP_7_LEN 16
#define aic_sysdma_reg_SQ_RP_7_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_0_LEN 16
#define aic_sysdma_reg_CQ_WP_P_0_OFFSET 16
#define aic_sysdma_reg_CQ_WP_0_LEN 16
#define aic_sysdma_reg_CQ_WP_0_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_1_LEN 16
#define aic_sysdma_reg_CQ_WP_P_1_OFFSET 16
#define aic_sysdma_reg_CQ_WP_1_LEN 16
#define aic_sysdma_reg_CQ_WP_1_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_2_LEN 16
#define aic_sysdma_reg_CQ_WP_P_2_OFFSET 16
#define aic_sysdma_reg_CQ_WP_2_LEN 16
#define aic_sysdma_reg_CQ_WP_2_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_3_LEN 16
#define aic_sysdma_reg_CQ_WP_P_3_OFFSET 16
#define aic_sysdma_reg_CQ_WP_3_LEN 16
#define aic_sysdma_reg_CQ_WP_3_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_4_LEN 16
#define aic_sysdma_reg_CQ_WP_P_4_OFFSET 16
#define aic_sysdma_reg_CQ_WP_4_LEN 16
#define aic_sysdma_reg_CQ_WP_4_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_5_LEN 16
#define aic_sysdma_reg_CQ_WP_P_5_OFFSET 16
#define aic_sysdma_reg_CQ_WP_5_LEN 16
#define aic_sysdma_reg_CQ_WP_5_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_6_LEN 16
#define aic_sysdma_reg_CQ_WP_P_6_OFFSET 16
#define aic_sysdma_reg_CQ_WP_6_LEN 16
#define aic_sysdma_reg_CQ_WP_6_OFFSET 0
#define aic_sysdma_reg_CQ_WP_P_7_LEN 16
#define aic_sysdma_reg_CQ_WP_P_7_OFFSET 16
#define aic_sysdma_reg_CQ_WP_7_LEN 16
#define aic_sysdma_reg_CQ_WP_7_OFFSET 0
#define aic_sysdma_reg_CQ_RP_0_LEN 16
#define aic_sysdma_reg_CQ_RP_0_OFFSET 0
#define aic_sysdma_reg_CQ_RP_1_LEN 16
#define aic_sysdma_reg_CQ_RP_1_OFFSET 0
#define aic_sysdma_reg_CQ_RP_2_LEN 16
#define aic_sysdma_reg_CQ_RP_2_OFFSET 0
#define aic_sysdma_reg_CQ_RP_3_LEN 16
#define aic_sysdma_reg_CQ_RP_3_OFFSET 0
#define aic_sysdma_reg_CQ_RP_4_LEN 16
#define aic_sysdma_reg_CQ_RP_4_OFFSET 0
#define aic_sysdma_reg_CQ_RP_5_LEN 16
#define aic_sysdma_reg_CQ_RP_5_OFFSET 0
#define aic_sysdma_reg_CQ_RP_6_LEN 16
#define aic_sysdma_reg_CQ_RP_6_OFFSET 0
#define aic_sysdma_reg_CQ_RP_7_LEN 16
#define aic_sysdma_reg_CQ_RP_7_OFFSET 0
#define aic_sysdma_reg_L2_VADDR_BASE_L_LEN 32
#define aic_sysdma_reg_L2_VADDR_BASE_L_OFFSET 0
#define aic_sysdma_reg_L2_VADDR_BASE_H_LEN 32
#define aic_sysdma_reg_L2_VADDR_BASE_H_OFFSET 0
#define aic_sysdma_reg_L2_SIZE_LEN 3
#define aic_sysdma_reg_L2_SIZE_OFFSET 0
#define aic_sysdma_reg_AIF_CLK_SEL_LEN 1
#define aic_sysdma_reg_AIF_CLK_SEL_OFFSET 27
#define aic_sysdma_reg_AIF_CLK_EN_LEN 1
#define aic_sysdma_reg_AIF_CLK_EN_OFFSET 26
#define aic_sysdma_reg_MON_AXI_SEL_LEN 1
#define aic_sysdma_reg_MON_AXI_SEL_OFFSET 25
#define aic_sysdma_reg_MON_EN_LEN 1
#define aic_sysdma_reg_MON_EN_OFFSET 24
#define aic_sysdma_reg_WOSD_CFG_LEN 5
#define aic_sysdma_reg_WOSD_CFG_OFFSET 16
#define aic_sysdma_reg_ROSD_CFG_LEN 6
#define aic_sysdma_reg_ROSD_CFG_OFFSET 8
#define aic_sysdma_reg_CREDIT_MODE_DYNAM_LEN 2
#define aic_sysdma_reg_CREDIT_MODE_DYNAM_OFFSET 4
#define aic_sysdma_reg_W_CREDIT_EN_DYNAM_LEN 1
#define aic_sysdma_reg_W_CREDIT_EN_DYNAM_OFFSET 3
#define aic_sysdma_reg_W_CREDIT_EN_LEN 1
#define aic_sysdma_reg_W_CREDIT_EN_OFFSET 2
#define aic_sysdma_reg_R_CREDIT_EN_DYNAM_LEN 1
#define aic_sysdma_reg_R_CREDIT_EN_DYNAM_OFFSET 1
#define aic_sysdma_reg_R_CREDIT_EN_LEN 1
#define aic_sysdma_reg_R_CREDIT_EN_OFFSET 0
#define aic_sysdma_reg_W_OSD_TH_DYNAM_LEN 5
#define aic_sysdma_reg_W_OSD_TH_DYNAM_OFFSET 16
#define aic_sysdma_reg_R_OSD_TH_DYNAM_LEN 6
#define aic_sysdma_reg_R_OSD_TH_DYNAM_OFFSET 0
#define aic_sysdma_reg_R_CREDIT_UTH_LEN 9
#define aic_sysdma_reg_R_CREDIT_UTH_OFFSET 16
#define aic_sysdma_reg_R_CREDIT_LTH_LEN 9
#define aic_sysdma_reg_R_CREDIT_LTH_OFFSET 7
#define aic_sysdma_reg_R_CREDIT_STEP_LEN 7
#define aic_sysdma_reg_R_CREDIT_STEP_OFFSET 0
#define aic_sysdma_reg_R_CREDIT_UTH_DYNAM_LEN 9
#define aic_sysdma_reg_R_CREDIT_UTH_DYNAM_OFFSET 16
#define aic_sysdma_reg_R_CREDIT_LTH_DYNAM_LEN 9
#define aic_sysdma_reg_R_CREDIT_LTH_DYNAM_OFFSET 7
#define aic_sysdma_reg_R_CREDIT_STEP_DYNAM_LEN 7
#define aic_sysdma_reg_R_CREDIT_STEP_DYNAM_OFFSET 0
#define aic_sysdma_reg_W_CREDIT_UTH_DYNAM_LEN 9
#define aic_sysdma_reg_W_CREDIT_UTH_DYNAM_OFFSET 16
#define aic_sysdma_reg_W_CREDIT_LTH_DYNAM_LEN 9
#define aic_sysdma_reg_W_CREDIT_LTH_DYNAM_OFFSET 7
#define aic_sysdma_reg_W_CREDIT_STEP_DYNAM_LEN 7
#define aic_sysdma_reg_W_CREDIT_STEP_DYNAM_OFFSET 0
#define aic_sysdma_reg_W_CREDIT_UTH_LEN 9
#define aic_sysdma_reg_W_CREDIT_UTH_OFFSET 16
#define aic_sysdma_reg_W_CREDIT_LTH_LEN 9
#define aic_sysdma_reg_W_CREDIT_LTH_OFFSET 7
#define aic_sysdma_reg_W_CREDIT_STEP_LEN 7
#define aic_sysdma_reg_W_CREDIT_STEP_OFFSET 0
#define aic_sysdma_reg_STAT_CYCLE_LEN 32
#define aic_sysdma_reg_STAT_CYCLE_OFFSET 0
#define aic_sysdma_reg_STAT_WCMD_NUM_LEN 32
#define aic_sysdma_reg_STAT_WCMD_NUM_OFFSET 0
#define aic_sysdma_reg_STAT_RCMD_NUM_LEN 32
#define aic_sysdma_reg_STAT_RCMD_NUM_OFFSET 0
#define aic_sysdma_reg_STAT_WLAT_RAW_LEN 32
#define aic_sysdma_reg_STAT_WLAT_RAW_OFFSET 0
#define aic_sysdma_reg_STAT_RLAT_RAW_LEN 32
#define aic_sysdma_reg_STAT_RLAT_RAW_OFFSET 0
#define aic_sysdma_reg_STAT_FLUX_WR_LEN 32
#define aic_sysdma_reg_STAT_FLUX_WR_OFFSET 0
#define aic_sysdma_reg_STAT_FLUX_RD_LEN 32
#define aic_sysdma_reg_STAT_FLUX_RD_OFFSET 0
#define aic_sysdma_reg_AXI1_WSTROB_LEN 16
#define aic_sysdma_reg_AXI1_WSTROB_OFFSET 16
#define aic_sysdma_reg_AXI0_WSTROB_LEN 16
#define aic_sysdma_reg_AXI0_WSTROB_OFFSET 0
#define aic_sysdma_reg_AXI1_WOSD_LEN 8
#define aic_sysdma_reg_AXI1_WOSD_OFFSET 24
#define aic_sysdma_reg_AXI1_ROSD_LEN 8
#define aic_sysdma_reg_AXI1_ROSD_OFFSET 16
#define aic_sysdma_reg_AXI0_WOSD_LEN 8
#define aic_sysdma_reg_AXI0_WOSD_OFFSET 8
#define aic_sysdma_reg_AXI0_ROSD_LEN 8
#define aic_sysdma_reg_AXI0_ROSD_OFFSET 0
#define aic_sysdma_reg_L2_W_ERR_LEN 1
#define aic_sysdma_reg_L2_W_ERR_OFFSET 2
#define aic_sysdma_reg_L2_R_ERR_LEN 1
#define aic_sysdma_reg_L2_R_ERR_OFFSET 1
#define aic_sysdma_reg_BIU_IDLE_LEN 1
#define aic_sysdma_reg_BIU_IDLE_OFFSET 0
#define aic_sysdma_reg_L2_R_ERR_VADDR_L_LEN 32
#define aic_sysdma_reg_L2_R_ERR_VADDR_L_OFFSET 0
#define aic_sysdma_reg_L2_W_ERR_VADDR_L_LEN 32
#define aic_sysdma_reg_L2_W_ERR_VADDR_L_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG0_H_LEN 32
#define aic_sysdma_reg_BRIF_DBG0_H_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG0_L_LEN 32
#define aic_sysdma_reg_BRIF_DBG0_L_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG1_H_LEN 32
#define aic_sysdma_reg_BRIF_DBG1_H_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG1_L_LEN 32
#define aic_sysdma_reg_BRIF_DBG1_L_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG2_H_LEN 32
#define aic_sysdma_reg_BRIF_DBG2_H_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG2_L_LEN 32
#define aic_sysdma_reg_BRIF_DBG2_L_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG3_H_LEN 32
#define aic_sysdma_reg_BRIF_DBG3_H_OFFSET 0
#define aic_sysdma_reg_BRIF_DBG3_L_LEN 32
#define aic_sysdma_reg_BRIF_DBG3_L_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG0_H_LEN 32
#define aic_sysdma_reg_BWIF_DBG0_H_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG0_L_LEN 32
#define aic_sysdma_reg_BWIF_DBG0_L_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG1_H_LEN 32
#define aic_sysdma_reg_BWIF_DBG1_H_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG1_L_LEN 32
#define aic_sysdma_reg_BWIF_DBG1_L_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG2_H_LEN 32
#define aic_sysdma_reg_BWIF_DBG2_H_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG2_L_LEN 32
#define aic_sysdma_reg_BWIF_DBG2_L_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG3_H_LEN 32
#define aic_sysdma_reg_BWIF_DBG3_H_OFFSET 0
#define aic_sysdma_reg_BWIF_DBG3_L_LEN 32
#define aic_sysdma_reg_BWIF_DBG3_L_OFFSET 0
#define aic_sysdma_reg_BRIF_RETIRE_CNT_LEN 16
#define aic_sysdma_reg_BRIF_RETIRE_CNT_OFFSET 0
#define aic_sysdma_reg_BWIF_RETIRE_CNT_LEN 16
#define aic_sysdma_reg_BWIF_RETIRE_CNT_OFFSET 0
#define aic_sysdma_reg_SQE_RD_REQ_CNT_LEN 16
#define aic_sysdma_reg_SQE_RD_REQ_CNT_OFFSET 0
#define aic_sysdma_reg_SQE_RD_RSP_CNT_LEN 16
#define aic_sysdma_reg_SQE_RD_RSP_CNT_OFFSET 0
#define aic_sysdma_reg_CQE_WR_REQ_CNT_LEN 16
#define aic_sysdma_reg_CQE_WR_REQ_CNT_OFFSET 0
#define aic_sysdma_reg_CQE_WR_RSP_CNT_LEN 16
#define aic_sysdma_reg_CQE_WR_RSP_CNT_OFFSET 0
#define aic_sysdma_reg_BLK_RD_REQ_CNT_LEN 16
#define aic_sysdma_reg_BLK_RD_REQ_CNT_OFFSET 0
#define aic_sysdma_reg_BLK_WR_REQ_CNT_LEN 16
#define aic_sysdma_reg_BLK_WR_REQ_CNT_OFFSET 0
#define aic_sysdma_reg_CWIF_CUR_ST_LEN 3
#define aic_sysdma_reg_CWIF_CUR_ST_OFFSET 22
#define aic_sysdma_reg_SDEC_CUR_ST_LEN 3
#define aic_sysdma_reg_SDEC_CUR_ST_OFFSET 19
#define aic_sysdma_reg_SRIF_CUR_ST_LEN 3
#define aic_sysdma_reg_SRIF_CUR_ST_OFFSET 16
#define aic_sysdma_reg_CH7_CUR_ST_LEN 2
#define aic_sysdma_reg_CH7_CUR_ST_OFFSET 14
#define aic_sysdma_reg_CH6_CUR_ST_LEN 2
#define aic_sysdma_reg_CH6_CUR_ST_OFFSET 12
#define aic_sysdma_reg_CH5_CUR_ST_LEN 2
#define aic_sysdma_reg_CH5_CUR_ST_OFFSET 10
#define aic_sysdma_reg_CH4_CUR_ST_LEN 2
#define aic_sysdma_reg_CH4_CUR_ST_OFFSET 8
#define aic_sysdma_reg_CH3_CUR_ST_LEN 2
#define aic_sysdma_reg_CH3_CUR_ST_OFFSET 6
#define aic_sysdma_reg_CH2_CUR_ST_LEN 2
#define aic_sysdma_reg_CH2_CUR_ST_OFFSET 4
#define aic_sysdma_reg_CH1_CUR_ST_LEN 2
#define aic_sysdma_reg_CH1_CUR_ST_OFFSET 2
#define aic_sysdma_reg_CH0_CUR_ST_LEN 2
#define aic_sysdma_reg_CH0_CUR_ST_OFFSET 0
#define aic_sysdma_reg_BRIF_ERR_FIFO_FILL_LEN 4
#define aic_sysdma_reg_BRIF_ERR_FIFO_FILL_OFFSET 28
#define aic_sysdma_reg_BRIF_ERR_FIFO_EMP_LEN 1
#define aic_sysdma_reg_BRIF_ERR_FIFO_EMP_OFFSET 27
#define aic_sysdma_reg_BRIF_ERR_FIFO_FUL_LEN 1
#define aic_sysdma_reg_BRIF_ERR_FIFO_FUL_OFFSET 26
#define aic_sysdma_reg_BRIF_ERR_FIFO_OVF_LEN 1
#define aic_sysdma_reg_BRIF_ERR_FIFO_OVF_OFFSET 25
#define aic_sysdma_reg_BRIF_ERR_FIFO_UFL_LEN 1
#define aic_sysdma_reg_BRIF_ERR_FIFO_UFL_OFFSET 24
#define aic_sysdma_reg_BWIF_ERR_FIFO_FILL_LEN 4
#define aic_sysdma_reg_BWIF_ERR_FIFO_FILL_OFFSET 20
#define aic_sysdma_reg_BWIF_ERR_FIFO_EMP_LEN 1
#define aic_sysdma_reg_BWIF_ERR_FIFO_EMP_OFFSET 19
#define aic_sysdma_reg_BWIF_ERR_FIFO_FUL_LEN 1
#define aic_sysdma_reg_BWIF_ERR_FIFO_FUL_OFFSET 18
#define aic_sysdma_reg_BWIF_ERR_FIFO_OVF_LEN 1
#define aic_sysdma_reg_BWIF_ERR_FIFO_OVF_OFFSET 17
#define aic_sysdma_reg_BWIF_ERR_FIFO_UFL_LEN 1
#define aic_sysdma_reg_BWIF_ERR_FIFO_UFL_OFFSET 16
#define aic_sysdma_reg_CQE_FIFO_FILL_LEN 2
#define aic_sysdma_reg_CQE_FIFO_FILL_OFFSET 12
#define aic_sysdma_reg_CQE_FIFO_EMP_LEN 1
#define aic_sysdma_reg_CQE_FIFO_EMP_OFFSET 11
#define aic_sysdma_reg_CQE_FIFO_FUL_LEN 1
#define aic_sysdma_reg_CQE_FIFO_FUL_OFFSET 10
#define aic_sysdma_reg_CQE_FIFO_OVF_LEN 1
#define aic_sysdma_reg_CQE_FIFO_OVF_OFFSET 9
#define aic_sysdma_reg_CQE_FIFO_UFL_LEN 1
#define aic_sysdma_reg_CQE_FIFO_UFL_OFFSET 8
#define aic_sysdma_reg_BWIF_PLD_FIFO_FILL_LEN 2
#define aic_sysdma_reg_BWIF_PLD_FIFO_FILL_OFFSET 4
#define aic_sysdma_reg_BWIF_PLD_FIFO_EMP_LEN 1
#define aic_sysdma_reg_BWIF_PLD_FIFO_EMP_OFFSET 3
#define aic_sysdma_reg_BWIF_PLD_FIFO_FUL_LEN 1
#define aic_sysdma_reg_BWIF_PLD_FIFO_FUL_OFFSET 2
#define aic_sysdma_reg_BWIF_PLD_FIFO_OVF_LEN 1
#define aic_sysdma_reg_BWIF_PLD_FIFO_OVF_OFFSET 1
#define aic_sysdma_reg_BWIF_PLD_FIFO_UFL_LEN 1
#define aic_sysdma_reg_BWIF_PLD_FIFO_UFL_OFFSET 0
#define aic_sysdma_reg_SW_EN_PATTEN_LEN 4
#define aic_sysdma_reg_SW_EN_PATTEN_OFFSET 24
#define aic_sysdma_reg_BRIF_STP_FIFO_FILL_LEN 4
#define aic_sysdma_reg_BRIF_STP_FIFO_FILL_OFFSET 20
#define aic_sysdma_reg_BRIF_STP_FIFO_EMP_LEN 1
#define aic_sysdma_reg_BRIF_STP_FIFO_EMP_OFFSET 19
#define aic_sysdma_reg_BRIF_STP_FIFO_FUL_LEN 1
#define aic_sysdma_reg_BRIF_STP_FIFO_FUL_OFFSET 18
#define aic_sysdma_reg_BRIF_STP_FIFO_OVF_LEN 1
#define aic_sysdma_reg_BRIF_STP_FIFO_OVF_OFFSET 17
#define aic_sysdma_reg_BRIF_STP_FIFO_UFL_LEN 1
#define aic_sysdma_reg_BRIF_STP_FIFO_UFL_OFFSET 16
#define aic_sysdma_reg_BWIF_STP_FIFO_FILL_LEN 4
#define aic_sysdma_reg_BWIF_STP_FIFO_FILL_OFFSET 12
#define aic_sysdma_reg_BWIF_STP_FIFO_EMP_LEN 1
#define aic_sysdma_reg_BWIF_STP_FIFO_EMP_OFFSET 11
#define aic_sysdma_reg_BWIF_STP_FIFO_FUL_LEN 1
#define aic_sysdma_reg_BWIF_STP_FIFO_FUL_OFFSET 10
#define aic_sysdma_reg_BWIF_STP_FIFO_OVF_LEN 1
#define aic_sysdma_reg_BWIF_STP_FIFO_OVF_OFFSET 9
#define aic_sysdma_reg_BWIF_STP_FIFO_UFL_LEN 1
#define aic_sysdma_reg_BWIF_STP_FIFO_UFL_OFFSET 8
#define aic_sysdma_reg_CID_FIFO_FILL_LEN 2
#define aic_sysdma_reg_CID_FIFO_FILL_OFFSET 4
#define aic_sysdma_reg_CID_FIFO_EMP_LEN 1
#define aic_sysdma_reg_CID_FIFO_EMP_OFFSET 3
#define aic_sysdma_reg_CID_FIFO_FUL_LEN 1
#define aic_sysdma_reg_CID_FIFO_FUL_OFFSET 2
#define aic_sysdma_reg_CID_FIFO_OVF_LEN 1
#define aic_sysdma_reg_CID_FIFO_OVF_OFFSET 1
#define aic_sysdma_reg_CID_FIFO_UFL_LEN 1
#define aic_sysdma_reg_CID_FIFO_UFL_OFFSET 0
#define aic_sysdma_reg_WR_USE_CNT_LEN 16
#define aic_sysdma_reg_WR_USE_CNT_OFFSET 0
#endif
