
---------- Begin Simulation Statistics ----------
final_tick                               17928135065520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144354                       # Simulator instruction rate (inst/s)
host_mem_usage                               17114620                       # Number of bytes of host memory used
host_op_rate                                   260125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6927.31                       # Real time elapsed on the host
host_tick_rate                                4782443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999984171                       # Number of instructions simulated
sim_ops                                    1801967766                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033129                       # Number of seconds simulated
sim_ticks                                 33129485352                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        37898                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1721312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3443570                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu0.num_int_insts                          29                       # number of integer instructions
system.cpu0.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        29                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         13                       # Number of instructions committed
system.cpu1.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        37911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1721413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3443771                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu1.num_int_insts                          29                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        29                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                4                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests        37898                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1721409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3443762                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu2.num_int_insts                          29                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        29                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                4                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        37910                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1721456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3443858                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           5499                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204537963                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100509173                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249992083                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450484446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.397964                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.397964                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146662309                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84012888                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  73113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1092697                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46301336                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.821834                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140835112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42654189                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6045280                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102954225                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45398603                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    502251261                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98180923                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3028609                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    479714189                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       182198                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        993318                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       195987                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        17488                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       731724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       360973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628026532                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            477938895                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356190210                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.803990                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             479209876                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       664469987                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299465008                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.512789                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.512789                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2621987      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289474631     59.96%     60.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       962250      0.20%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1082681      0.22%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2983007      0.62%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17493199      3.62%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        61417      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7580098      1.57%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       605471      0.13%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17349542      3.59%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38393      0.01%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61662057     12.77%     83.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36575327      7.58%     90.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37783298      7.83%     98.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6389370      1.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     482742803                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      102887730                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    200764547                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     96432529                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108421014                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13673535                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028325                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4041744     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9866      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        217601      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       506589      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        54543      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       340798      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3270894     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1156696      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3542924     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       531878      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     390906621                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    878516209                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381506366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    445614278                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         502251249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        482742803                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     51766732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       706821                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75004300                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99414799                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.855844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13745913     13.83%     13.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2725212      2.74%     16.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5140354      5.17%     21.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6697886      6.74%     28.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9446167      9.50%     37.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12217990     12.29%     50.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15171225     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14419159     14.50%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19850893     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99414799                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.852276                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5197207                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2552203                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102954225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45398603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236404307                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99487912                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204535562                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100507462                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249992123                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450484525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.397964                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.397964                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        146661981                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84012624                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  75783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1092651                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46300996                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.821803                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140835015                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42654169                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6043379                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102954237                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45397483                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    502248305                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98180846                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3027250                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    479711103                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         10008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       182182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        993307                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       195874                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        17480                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       731711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       360940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        628020705                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            477935269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567159                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        356187297                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.803953                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             479206264                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       664467439                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299462081                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.512789                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.512789                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2621779      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289471895     59.96%     60.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       962197      0.20%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1082682      0.22%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2983009      0.62%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17493193      3.62%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        61417      0.01%     65.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7580127      1.57%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       605471      0.13%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17349451      3.59%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        38393      0.01%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61661519     12.77%     83.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36574832      7.58%     90.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     37783071      7.83%     98.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6389242      1.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     482738353                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      102886696                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    200763138                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     96432223                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    108420978                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13671614                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028321                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4041195     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         9882      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        217355      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       506581      3.71%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        54512      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       340553      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3271584     23.93%     61.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1155260      8.45%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3542864     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       531828      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     390901492                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    878504229                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381503046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    445608382                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         502248293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        482738353                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     51763765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       706918                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75004484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99412129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.855930                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.689397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     13743672     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2725304      2.74%     16.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5134765      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6698797      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9448550      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12217662     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15182672     15.27%     65.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14417070     14.50%     80.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19843637     19.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99412129                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.852231                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5202673                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2558104                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102954237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45397483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236403207                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                99487912                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        204543642                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       100512129                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            450499431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.397952                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.397952                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        146666306                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        84015100                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  76254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1092716                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46302709                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.821979                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           140839367                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          42655735                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        6043880                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    102957376                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     45400336                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    502266504                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     98183632                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3029041                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    479728620                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         10058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       182051                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        993322                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       195786                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        17450                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       731755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       360961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        628043926                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            477953676                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.567159                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        356200580                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.804138                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             479224384                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       664490697                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      299474228                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.512868                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.512868                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2622170      0.54%      0.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    289483287     59.96%     60.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       962248      0.20%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1082729      0.22%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2983124      0.62%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     17493625      3.62%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      7580281      1.57%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       605495      0.13%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     17349997      3.59%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     61664168     12.77%     83.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36576787      7.58%     90.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     37784216      7.83%     98.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6389648      1.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     482757669                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      102889838                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    200769349                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     96435356                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    108423896                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13673431                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.028324                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4041908     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         9866      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        217248      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       506540      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        54529      0.40%     35.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       340611      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3270681     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1157157      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3542890     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       531999      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     390919092                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    878538225                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    381518320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    445626862                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         502266492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        482757669                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     51766997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       707155                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     75006249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99411658                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.856147                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.689521                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     13740147     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2725787      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5141755      5.17%     21.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6697987      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9444515      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12217917     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15170740     15.26%     65.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     14420154     14.51%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19852656     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99411658                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.852425                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5196270                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2546215                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    102957376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     45400336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      236411175                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99487912                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        204544184                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       100511889                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249999911                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            450499248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.397952                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.397952                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        146665590                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        84014846                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  75158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1092665                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46302751                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.821846                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           140831476                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          42655330                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        6050854                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    102977333                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45386532                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    502323396                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     98176146                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3012344                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    479715352                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         10037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       182254                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        993272                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       195965                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17451                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       731666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       360999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        628018395                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            477940654                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567162                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        356188191                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.804007                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             479211118                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       664471668                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299461568                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.512867                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.512867                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2622259      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    289467572     59.96%     60.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       962260      0.20%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1082731      0.22%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2983106      0.62%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        80077      0.02%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     17493569      3.62%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7580303      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       605498      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     17349865      3.59%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     61656945     12.77%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36576634      7.58%     90.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     37777600      7.83%     98.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6389465      1.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     482727703                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      102882538                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    200755097                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     96434786                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    108397471                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13673308                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028325                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4041514     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         9890      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        217311      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       506531      3.70%     34.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        54501      0.40%     35.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       340540      2.49%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3270620     23.92%     61.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1157823      8.47%     70.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3542587     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       531991      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     390896214                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    878493465                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    381505868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    445767264                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         502323384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        482727703                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     51824077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       707101                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     75175451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99412754                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.855792                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689486                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13741350     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2726365      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5143081      5.17%     21.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6697916      6.74%     28.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9446107      9.50%     37.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12225054     12.30%     50.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15166280     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14418758     14.50%     80.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19847843     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99412754                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.852124                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5195036                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2545371                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    102977333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45386532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      236399767                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99487912                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116791443                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116791446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116792559                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116792562                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3405757                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3405760                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3428789                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3428792                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16280671032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16280671032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16280671032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16280671032                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120197200                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120197206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120221348                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120221354                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028521                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4780.338419                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4780.334208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4748.227736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4748.223582                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1721077                       # number of writebacks
system.cpu0.dcache.writebacks::total          1721077                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1691841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1691841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1691841                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1691841                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1713916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1713916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1721594                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721594                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7819011162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7819011162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7852429044                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7852429044                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014259                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014259                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014320                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4562.073732                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4562.073732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4561.138714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4561.138714                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1721077                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76713041                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76713044                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3068551                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3068554                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14628037320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14628037320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79781592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79781598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4767.083004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4767.078344                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1685046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1685046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6296317047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6296317047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4550.989730                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4550.989730                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40078402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40078402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1652633712                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1652633712                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40415608                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40415608                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008343                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008343                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4900.961762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4900.961762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6795                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6795                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       330411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       330411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1522694115                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1522694115                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008175                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008175                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4608.484932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4608.484932                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        23032                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953785                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953785                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         7678                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     33417882                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     33417882                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4352.420162                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.420162                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.212327                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118514163                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721589                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.839986                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.002660                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   505.209667                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.986738                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988696                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        963492421                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       963492421                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           13                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45449974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45449987                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           13                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45449974                       # number of overall hits
system.cpu0.icache.overall_hits::total       45449987                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          739                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           742                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          739                       # number of overall misses
system.cpu0.icache.overall_misses::total          742                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     49144140                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49144140                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     49144140                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49144140                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45450713                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45450729                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45450713                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45450729                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.187500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000016                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.187500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000016                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 66500.866035                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66231.994609                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 66500.866035                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66231.994609                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          222                       # number of writebacks
system.cpu0.icache.writebacks::total              222                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           68                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          671                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          671                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          671                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          671                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     43793163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43793163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     43793163                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43793163                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 65265.518629                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65265.518629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 65265.518629                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65265.518629                       # average overall mshr miss latency
system.cpu0.icache.replacements                   222                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           13                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45449974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45449987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          739                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          742                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     49144140                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49144140                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45450713                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45450729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 66500.866035                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66231.994609                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          671                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     43793163                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43793163                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 65265.518629                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65265.518629                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          439.286938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45450661                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              674                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         67434.215134                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   436.286938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.852123                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.857982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363606506                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363606506                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1391859                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       467588                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1253712                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        330404                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       330404                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1391859                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1562                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5164271                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5165833                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        56832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220330624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220387456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            9                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1722272                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.022013                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.146725                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1684360     97.80%     97.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               37912      2.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1722272                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2293091946                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         672653                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1719867078                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          217                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1720657                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1720874                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          217                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1720657                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1720874                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          446                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          929                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          446                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          929                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42505785                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     89736840                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    132242625                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42505785                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     89736840                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    132242625                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          663                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1721586                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1722255                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          663                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1721586                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1722255                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.672700                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000540                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.672700                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000540                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 95304.450673                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 96595.091496                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 95758.598841                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 95304.450673                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 96595.091496                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 95758.598841                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          929                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1370                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          929                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1370                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     42036255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     89427483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    131463738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     42036255                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     89427483                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    131463738                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.665158                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000540                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.665158                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000540                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95320.306122                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 96262.091496                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 95958.932847                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95320.306122                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 96262.091496                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 95958.932847                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       467588                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       467588                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       467588                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       467588                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1223192                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1223192                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1223192                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1223192                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330007                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330007                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     37767195                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     37767195                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       330404                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       330404                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001202                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95131.473552                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95131.473552                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     37634994                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     37634994                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 94798.473552                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 94798.473552                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          217                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1390650                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1390867                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          446                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          532                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          984                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42505785                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     51969645                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     94475430                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          663                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1391182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1391851                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.672700                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000707                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 95304.450673                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 97687.302632                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 96011.615854                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          532                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          973                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     42036255                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     51792489                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     93828744                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.665158                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000699                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95320.306122                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 97354.302632                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96432.419322                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1185.900770                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3413038                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1376                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2480.405523                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   437.126027                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   742.774743                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.106720                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.181341                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.289527                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1375                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1252                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.335693                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54610064                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54610064                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33129474696                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31970.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31970.numOps                      0                       # Number of Ops committed
system.cpu0.thread31970.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116790471                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116790474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116791593                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116791596                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3406013                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3406016                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3429045                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3429048                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  16279482555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16279482555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  16279482555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16279482555                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    120196484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    120196490                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    120220638                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    120220644                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.028337                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.028523                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028523                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4779.630188                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4779.625978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4747.526660                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4747.522506                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1721144                       # number of writebacks
system.cpu1.dcache.writebacks::total          1721144                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1692030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1692030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1692030                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1692030                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1713983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1713983                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1721661                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1721661                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7818976863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7818976863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   7852395744                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7852395744                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4561.875388                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4561.875388                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4560.941872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4560.941872                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1721144                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76712066                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76712069                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3068802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3068805                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14627280411                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14627280411                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79780868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79780874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.038465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4766.446454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4766.441794                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1685242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1685242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1383560                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1383560                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6296570793                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6296570793                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4550.992218                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4550.992218                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40078405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40078405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       337211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       337211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1652202144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1652202144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40415616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40415616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4899.609277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4899.609277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       330423                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330423                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1522406070                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1522406070                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4607.445819                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4607.445819                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1122                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1122                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        23032                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.953548                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.953548                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7678                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     33418881                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     33418881                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.317877                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.317877                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4352.550274                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.550274                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          506.213012                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118513264                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721656                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.836785                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.002659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   505.210353                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.986739                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988697                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        963486808                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       963486808                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45449335                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45449348                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45449335                       # number of overall hits
system.cpu1.icache.overall_hits::total       45449348                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          774                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           777                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          774                       # number of overall misses
system.cpu1.icache.overall_misses::total          777                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     48226392                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48226392                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     48226392                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48226392                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           16                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45450109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45450125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           16                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45450109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45450125                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.187500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.187500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst        62308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62067.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst        62308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62067.428571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          255                       # number of writebacks
system.cpu1.icache.writebacks::total              255                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           69                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           69                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          705                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          705                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          705                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          705                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     42824133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     42824133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     42824133                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     42824133                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 60743.451064                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60743.451064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 60743.451064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60743.451064                       # average overall mshr miss latency
system.cpu1.icache.replacements                   255                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45449335                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45449348                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          774                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          777                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     48226392                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48226392                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45450109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45450125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst        62308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62067.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           69                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          705                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          705                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     42824133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     42824133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 60743.451064                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60743.451064                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          440.287411                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45450056                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              708                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         64194.994350                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   437.287411                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.854077                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.859936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363601708                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363601708                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1391948                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       467587                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1253813                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        330416                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       330416                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1391948                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1663                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5164472                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5166135                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        61120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    220339200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           220400320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            9                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1722373                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.022020                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.146747                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1684447     97.80%     97.80% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               37926      2.20%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1722373                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2293225479                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         706951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1719934011                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          250                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1720725                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1720975                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          250                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1720725                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1720975                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          447                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          928                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          447                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          928                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     41389569                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     89473770                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    130863339                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     41389569                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     89473770                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    130863339                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          697                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1721653                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1722356                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          697                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1721653                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1722356                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.641320                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.000539                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.641320                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.000539                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 92594.114094                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 96415.700431                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 94759.839971                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 92594.114094                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 96415.700431                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 94759.839971                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l2cache.writebacks::total               1                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          440                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          928                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          440                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          928                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     40855437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     89164746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    130020183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     40855437                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     89164746                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    130020183                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.631277                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.000539                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.631277                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.000539                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92853.265909                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 96082.700431                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 95043.993421                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92853.265909                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96082.700431                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 95043.993421                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    1                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       467587                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       467587                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       467587                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       467587                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1223280                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1223280                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1223280                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1223280                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       330019                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       330019                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     37426869                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     37426869                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       330416                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       330416                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001202                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 94274.229219                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 94274.229219                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     37294668                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     37294668                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 93941.229219                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 93941.229219                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          250                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1390706                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1390956                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          447                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          531                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          984                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     41389569                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     52046901                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     93436470                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          697                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1391237                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1391940                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.641320                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.000707                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 92594.114094                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98016.762712                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 94955.762195                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          531                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     40855437                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     51870078                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     92725515                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.631277                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 92853.265909                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 97683.762712                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95494.866117                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1184.002463                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3413224                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         2484.151383                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   436.262482                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   741.739982                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.106509                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.181089                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.289063                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        54613070                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       54613070                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33129474696                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31970.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31970.numOps                      0                       # Number of Ops committed
system.cpu1.thread31970.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    116794699                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       116794702                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    116795815                       # number of overall hits
system.cpu2.dcache.overall_hits::total      116795818                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3406117                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3406120                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3429152                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3429155                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  16279219152                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16279219152                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  16279219152                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16279219152                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    120200816                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    120200822                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    120224967                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    120224973                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.028337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.028523                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028523                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4779.406918                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4779.402708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4747.301710                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4747.297556                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1721181                       # number of writebacks
system.cpu2.dcache.writebacks::total          1721181                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1692097                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1692097                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1692097                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1692097                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1714020                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1714020                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1721699                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1721699                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7817030478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7817030478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   7850448027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7850448027                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  4560.641345                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4560.641345                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  4559.709930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4559.709930                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1721181                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     76714819                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76714822                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3068868                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3068871                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  14628052305                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14628052305                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     79783687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     79783693                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038465                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038465                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4766.595469                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4766.590810                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1685303                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1685303                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1383565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1383565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6295762935                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6295762935                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4550.391875                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4550.391875                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40079880                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      40079880                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       337249                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       337249                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1651166847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1651166847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4895.987377                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4895.987377                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         6794                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         6794                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       330455                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       330455                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1521267543                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1521267543                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4603.554321                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4603.554321                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1116                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        23035                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.953791                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.953791                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         7679                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     33417549                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     33417549                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4351.810001                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4351.810001                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          506.212006                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          118517524                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1721693                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.837780                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.002668                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   505.209338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001958                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.986737                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        963521477                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       963521477                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           13                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45451242                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45451255                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           13                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45451242                       # number of overall hits
system.cpu2.icache.overall_hits::total       45451255                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          730                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           733                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          730                       # number of overall misses
system.cpu2.icache.overall_misses::total          733                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     50556393                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     50556393                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     50556393                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     50556393                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           16                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45451972                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45451988                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           16                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45451972                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45451988                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.187500                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000016                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.187500                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000016                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 69255.332877                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68971.886767                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 69255.332877                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68971.886767                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          213                       # number of writebacks
system.cpu2.icache.writebacks::total              213                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           67                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          663                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          663                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          663                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          663                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     44603019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44603019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     44603019                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44603019                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 67274.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67274.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 67274.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67274.538462                       # average overall mshr miss latency
system.cpu2.icache.replacements                   213                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           13                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45451242                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45451255                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          730                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          733                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     50556393                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     50556393                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45451972                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45451988                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 69255.332877                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68971.886767                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          663                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     44603019                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44603019                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 67274.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67274.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          439.287365                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45451921                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              666                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         68246.127628                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   436.287366                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.852124                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.857983                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        363616570                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       363616570                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1391912                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1253790                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        330447                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       330447                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1391912                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1536                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5164585                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5166121                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        55680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    220343936                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           220399616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                           10                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1722369                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.022013                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.146725                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1684455     97.80%     97.80% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               37914      2.20%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1722369                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2293219152                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         665325                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1719971307                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          207                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1720761                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1720968                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          207                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1720761                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1720968                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          447                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          929                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1382                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          447                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          929                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1382                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     43357266                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     87353559                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    130710825                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     43357266                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     87353559                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    130710825                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          654                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1721690                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1722350                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          654                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1721690                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1722350                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.683486                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.000540                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.683486                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.000540                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 96996.120805                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 94029.665231                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 94580.915340                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 96996.120805                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 94029.665231                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 94580.915340                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.l2cache.writebacks::total               1                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          440                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          929                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          440                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          929                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     42829461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     87044202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    129873663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     42829461                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     87044202                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    129873663                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.672783                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.000540                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.672783                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.000540                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 97339.684091                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93696.665231                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 94867.540541                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 97339.684091                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93696.665231                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 94867.540541                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    1                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1223272                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1223272                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1223272                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1223272                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       330050                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       330050                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     36142821                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     36142821                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       330447                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       330447                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 91039.851385                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 91039.851385                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     36010620                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     36010620                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90706.851385                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 90706.851385                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          207                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1390711                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1390918                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          447                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          532                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          985                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     43357266                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     51210738                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     94568004                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          654                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1391243                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1391903                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.683486                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.000708                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 96996.120805                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96260.785714                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 96008.125888                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          532                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          972                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     42829461                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     51033582                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     93863043                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.672783                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 97339.684091                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95927.785714                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96566.916667                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1184.910056                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3413229                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs         2482.348364                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.999999                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   436.126213                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   742.783843                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.106476                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.181344                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.289285                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        54613151                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       54613151                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33129474696                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31970.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31970.numOps                      0                       # Number of Ops committed
system.cpu2.thread31970.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    116787406                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       116787409                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    116788546                       # number of overall hits
system.cpu3.dcache.overall_hits::total      116788549                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3406188                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3406191                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3429223                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3429226                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  16277174199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16277174199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  16277174199                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16277174199                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    120193594                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    120193600                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    120217769                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    120217775                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028339                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028339                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028525                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028525                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4778.706930                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4778.702721                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4746.607088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4746.602936                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1721197                       # number of writebacks
system.cpu3.dcache.writebacks::total          1721197                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1692152                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1692152                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1692152                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1692152                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1714036                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1714036                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1721715                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1721715                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7816272903                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7816272903                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7849680795                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7849680795                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014261                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014261                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014322                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014322                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4560.156790                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4560.156790                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4559.221936                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4559.221936                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1721197                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     76707542                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       76707545                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3068939                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3068942                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14627774916                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14627774916                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     79776481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     79776487                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038469                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038469                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4766.394808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4766.390149                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1685362                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1685362                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1383577                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1383577                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6296763600                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6296763600                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017343                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017343                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4551.075654                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4551.075654                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40079864                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40079864                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       337249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       337249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1649399283                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1649399283                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40417113                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40417113                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4890.746253                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4890.746253                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6790                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6790                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       330459                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       330459                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1519509303                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1519509303                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4598.177998                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4598.177998                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1140                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1140                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        23035                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        24175                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        24175                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.952844                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.952844                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7679                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     33407892                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     33407892                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317642                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317642                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4350.552416                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.552416                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.211160                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          118510271                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1721709                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.832928                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.002668                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   505.208491                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001958                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.986735                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988694                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        963463909                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       963463909                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           13                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45433096                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45433109                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           13                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45433096                       # number of overall hits
system.cpu3.icache.overall_hits::total       45433109                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          766                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           769                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          766                       # number of overall misses
system.cpu3.icache.overall_misses::total          769                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50475141                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50475141                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50475141                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50475141                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           16                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45433862                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45433878                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           16                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45433862                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45433878                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.187500                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.187500                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 65894.439948                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65637.374512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 65894.439948                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65637.374512                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu3.icache.writebacks::total              245                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           71                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          695                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          695                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          695                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          695                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43994961                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43994961                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43994961                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43994961                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 63302.102158                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63302.102158                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 63302.102158                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63302.102158                       # average overall mshr miss latency
system.cpu3.icache.replacements                   245                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           13                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45433096                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45433109                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          766                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          769                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50475141                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50475141                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45433862                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45433878                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 65894.439948                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65637.374512                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          695                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43994961                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43994961                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 63302.102158                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63302.102158                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          439.285742                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45433807                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              698                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         65091.414040                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   436.285743                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.852121                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.857980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        363471722                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       363471722                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1391956                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       467604                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1253839                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        330451                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       330451                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1391956                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164633                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5166265                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        59776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    220345984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           220405760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                           10                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1722417                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.022018                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.146744                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1684492     97.80%     97.80% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               37925      2.20%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1722417                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2293283088                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         696297                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1719987291                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          241                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1720778                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1721019                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          241                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1720778                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1721019                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          445                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          928                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1379                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          445                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          928                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1379                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     42599691                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     86530050                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    129129741                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     42599691                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     86530050                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    129129741                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          686                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1721706                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1722398                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          686                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1721706                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1722398                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.648688                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000539                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.648688                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000539                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 95729.642697                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93243.588362                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93640.131255                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 95729.642697                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93243.588362                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93640.131255                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          440                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          928                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          440                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          928                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     42121503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     86221026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    128342529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     42121503                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     86221026                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    128342529                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.641399                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000539                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.641399                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000539                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95730.688636                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92910.588362                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93817.638158                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95730.688636                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92910.588362                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93817.638158                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    1                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       467604                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       467604                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       467604                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       467604                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1223309                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1223309                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1223309                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1223309                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       330054                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       330054                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     34369596                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     34369596                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 86573.289673                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 86573.289673                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     34237395                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     34237395                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 86240.289673                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 86240.289673                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          241                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1390724                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1390965                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          445                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          531                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          982                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     42599691                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     52160454                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     94760145                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          686                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1391255                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1391947                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.648688                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000705                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95729.642697                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98230.610169                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 96497.092668                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          531                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42121503                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     51983631                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     94105134                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.641399                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95730.688636                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 97897.610169                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96915.688980                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1184.003354                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3413315                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2484.217613                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   436.260176                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   741.743179                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.106509                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.181090                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.289063                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54614494                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54614494                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33129474696                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                3911                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1588                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1588                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           3911                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2752                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   10998                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        88064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5499                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5499    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5499                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              1823175                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              912420                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy              911754                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          929                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          929                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              5499                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          929                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          928                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          929                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          928                       # number of overall misses
system.l3cache.overall_misses::total             5499                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     40273020                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     85710204                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     39095199                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     85450797                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     41068224                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     83326257                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40361931                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     82507077                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    497792709                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     40273020                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     85710204                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     39095199                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     85450797                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     41068224                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     83326257                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40361931                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     82507077                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    497792709                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5499                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5499                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 91322.040816                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 92260.714747                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 88852.725000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 92080.600216                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 93336.872727                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 89694.571582                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 91731.661364                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 88908.488147                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90524.224223                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 91322.040816                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 92260.714747                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 88852.725000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 92080.600216                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 93336.872727                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 89694.571582                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 91731.661364                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 88908.488147                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90524.224223                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          929                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          929                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         5475                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          929                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          929                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         5475                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     37335960                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     79523064                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     36164799                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     79270317                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     38137824                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     77139117                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37431531                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     76326597                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    461329209                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     37335960                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     79523064                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     36164799                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     79270317                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     38137824                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     77139117                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37431531                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     76326597                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    461329209                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.995636                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.995636                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84662.040816                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 85600.714747                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82192.725000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 85420.600216                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86676.872727                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 83034.571582                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85071.661364                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 82248.488147                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84261.042740                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84662.040816                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 85600.714747                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82192.725000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 85420.600216                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86676.872727                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 83034.571582                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85071.661364                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 82248.488147                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84261.042740                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1588                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     36047916                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     35707590                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     34423875                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     32650983                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    138830364                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1588                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90800.795970                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 89943.551637                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86710.012594                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82244.289673                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87424.662469                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1588                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33403896                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     33063570                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     31779855                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     30006963                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    128254284                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84140.795970                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 83283.551637                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 80050.012594                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 75584.289673                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80764.662469                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          531                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          531                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3911                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40273020                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     49662288                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     39095199                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     49743207                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41068224                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     48902382                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40361931                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     49856094                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    358962345                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         3911                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91322.040816                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93350.165414                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88852.725000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 93678.355932                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 93336.872727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91921.770677                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91731.661364                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 93890.949153                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 91782.752493                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          531                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          531                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3887                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     37335960                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     46119168                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     36164799                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     46206747                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38137824                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     45359262                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37431531                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     46319634                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    333074925                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993863                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 84662.040816                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86690.165414                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 82192.725000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87018.355932                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86676.872727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 85261.770677                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 85071.661364                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 87230.949153                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 85689.458451                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses                87984                       # Number of tag accesses
system.l3cache.tags.data_accesses               87984                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001234140                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5475                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  350400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     10.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33055828416                       # Total gap between requests
system.mem_ctrls.avgGap                    6037594.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        59456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        59456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 851929.925868774182                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1794655.104607916670                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 849998.111977915280                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1792723.290717057651                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 849998.111977915280                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1794655.104607916670                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 849998.111977915280                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1792723.290717057651                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     20808294                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     44676317                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     19676227                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     44457072                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     21648695                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     42275577                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20942613                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     41537822                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     47184.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     48090.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     44718.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     47906.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     49201.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     45506.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47596.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     44760.58                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses             1800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                337                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        1                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                     55                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        59456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        59456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        351936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       851930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1794655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       849998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      1792723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       849998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data      1794655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       849998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1792723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         10623045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       851930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       849998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       849998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       849998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3425106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       851930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1794655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       849998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      1792723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       849998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data      1794655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       849998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1792723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        10623045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5475                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               160253917                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18242700                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          256022617                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                29270.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           46762.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3619                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   188.793103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   135.620388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   208.841735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          549     29.58%     29.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          960     51.72%     81.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          102      5.50%     86.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           88      4.74%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           44      2.37%     93.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25      1.35%     95.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      0.70%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           19      1.02%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           56      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                350400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               10.576681                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5788403.712000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7695608.524800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   23029584.480000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11810344271.878586                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3305070718.689920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19087381608.155003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  34239310195.444141                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1033.499610                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29117915357                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2983750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1027809339                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3911                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1588                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1588                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3911                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        10998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        10998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  10998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5499                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             1823175                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10117367                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52467846                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32687629                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1048365                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22350976                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21910539                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.029451                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8264833                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2877743                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2714921                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       162822                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       116958                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     51766752                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       977991                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92475089                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.871414                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282498                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     15982068     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7241160      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5083395      5.50%     30.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10115166     10.94%     41.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3178726      3.44%     44.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2226700      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3400044      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3500310      3.79%     54.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41747520     45.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92475089                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249992083                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450484446                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132209140                       # Number of memory references committed
system.switch_cpus0.commit.loads             91793527                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44283123                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          93658429                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395871031                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6935079                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2418121      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268720998     59.65%     60.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       953126      0.21%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1017838      0.23%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2922414      0.65%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        80069      0.02%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17150243      3.81%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        61417      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7400054      1.64%     66.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       592139      0.13%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16927155      3.76%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        31732      0.01%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56692716     12.58%     83.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34124583      7.58%     90.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35100811      7.79%     98.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6291030      1.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450484446                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41747520                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5911942                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15062164                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71362637                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6084737                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        993318                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21313173                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        70947                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     520783430                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       431013                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98384296                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42654189                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               667777                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               108425                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       974198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294844033                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52467846                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32890293                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97376381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2127500                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          364                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines         45450713                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99414799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.365733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.940752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11505222     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4185229      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6650261      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4383019      4.41%     26.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11994739     12.07%     38.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3252650      3.27%     42.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8519072      8.57%     50.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3954989      3.98%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44969618     45.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99414799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527379                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.963617                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45450773                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  121                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18297983                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11160676                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         8674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        17488                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4982987                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        60146                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33129485352                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        993318                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8892934                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6443265                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles         1356                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74364307                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8719605                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     514571872                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41480                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2378736                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1803753                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3020866                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    520551955                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1355544394                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       719986135                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157120976                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455212974                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65338873                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23168038                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               552978767                       # The number of ROB reads
system.switch_cpus0.rob.writes             1011451904                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249992083                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450484446                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52467065                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32687046                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1048351                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22350268                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21909925                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.029809                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8264768                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2877754                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2714896                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       162858                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       116963                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     51763724                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       977977                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92472841                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.871533                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.282463                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     15980458     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7240690      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5082917      5.50%     30.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10115330     10.94%     41.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3178863      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2226795      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3400038      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3499644      3.78%     54.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41748106     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92472841                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249992123                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450484525                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          132209165                       # Number of memory references committed
system.switch_cpus1.commit.loads             91793549                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44283129                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          93658444                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395871103                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6935080                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2418121      0.54%      0.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268721045     59.65%     60.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       953126      0.21%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1017838      0.23%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      2922414      0.65%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc        80069      0.02%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17150246      3.81%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        61417      0.01%     65.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7400055      1.64%     66.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       592139      0.13%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16927158      3.76%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        31732      0.01%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56692730     12.58%     83.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     34124586      7.58%     90.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35100819      7.79%     98.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6291030      1.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450484525                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41748106                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5909839                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15062155                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71362331                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6084496                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        993307                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21312510                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        70946                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     520780123                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       430961                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98384234                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42654169                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               667785                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               108425                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       971916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             294839810                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52467065                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32889589                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97376009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2127476                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          360                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.cacheLines         45450109                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99412129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.365813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.940703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11503621     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185264      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6650173      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4382880      4.41%     26.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11994564     12.07%     38.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3252578      3.27%     42.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8518917      8.57%     50.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3955105      3.98%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        44969027     45.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99412129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.527371                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.963574                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45450169                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  121                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18298594                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11160685                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         8664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        17480                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4981867                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        60185                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33129485352                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        993307                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8890484                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6442481                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1410                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74364128                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8720305                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     514568886                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41239                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2378493                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1804300                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3021418                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    520548831                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1355538003                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       719984289                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        157121079                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455213061                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        65335752                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23165017                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               552972984                       # The number of ROB reads
system.switch_cpus1.rob.writes             1011445576                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249992123                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450484525                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       52469424                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     32688635                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1048390                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22351712                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       21911324                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.029735                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8265104                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2877808                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2714919                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       162889                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted       116958                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     51767017                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       978018                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     92471936                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.871742                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.282376                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     15976653     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      7241352      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5083592      5.50%     30.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10115070     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3178910      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2226616      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3400342      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3500295      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41749106     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     92471936                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     450499431                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          132213705                       # Number of memory references committed
system.switch_cpus2.commit.loads             91796576                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44284657                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          93661116                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          395884411                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6935287                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    268729942     59.65%     60.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     17150648      3.81%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      7400243      1.64%     66.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16927587      3.76%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     56694738     12.58%     83.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     34125841      7.58%     90.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35101838      7.79%     98.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    450499431                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41749106                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5911236                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     15057472                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         71364785                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      6084842                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        993322                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     21314032                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        70950                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     520798484                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       431036                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           98387017                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           42655735                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               667825                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       973370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             294851856                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           52469424                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     32891347                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97374026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        2127514                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           64                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          394                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines         45451972                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99411658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.366060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.940540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        11499499     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4185361      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6650313      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         4383120      4.41%     26.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11995357     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3252748      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8519345      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3955017      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        44970898     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99411658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.527395                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.963695                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45452037                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  126                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           18298570                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       11160783                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         8676                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        17450                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4983200                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        60153                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33129485352                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        993322                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         8892340                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        6442215                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         1400                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         74366447                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8715920                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     514587089                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        42492                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2379138                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1803176                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3017529                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    520567070                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1355584180                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       720007328                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        157125427                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    455227885                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        65339084                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23169107                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               552989278                       # The number of ROB reads
system.switch_cpus2.rob.writes             1011482414                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          450499431                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       52465240                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32681579                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1048337                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     22337636                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21897230                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.028413                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8275032                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2877767                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2708164                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       169603                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116886                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     51824097                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       977967                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92466740                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.872014                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.282280                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15972158     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      7240675      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5083582      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10114939     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3179104      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2226612      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3400190      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3499864      3.78%     54.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41749616     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92466740                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249999911                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     450499248                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          132213653                       # Number of memory references committed
system.switch_cpus3.commit.loads             91796536                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44284641                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          93661096                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          395884238                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6935285                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    268729821     59.65%     60.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     17150643      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7400241      1.64%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16927584      3.76%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     56694708     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     34125829      7.58%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     35101828      7.79%     98.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    450499248                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41749616                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5908270                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     15059450                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         71367134                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      6084627                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        993272                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     21300139                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        70948                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     520908720                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       431112                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           98379540                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           42655330                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               667821                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       973672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             294842557                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           52465240                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     32880426                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97374867                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2127410                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          398                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.cacheLines         45433862                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99412754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.367255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.940099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11494982     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4185148      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6636405      6.68%     22.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4376358      4.40%     26.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11998371     12.07%     38.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3252867      3.27%     42.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8532778      8.58%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3954661      3.98%     54.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        44981184     45.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99412754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.527353                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.963602                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45433928                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  127                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135065520                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           18298246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       11180782                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         8660                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17451                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4969415                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        60187                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33129485352                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        993272                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8892630                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6445916                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         1331                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         74365358                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8714233                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     514656811                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        42337                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2378365                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1800876                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3018618                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    520666890                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1355771852                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       720223816                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        157022626                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    455227689                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        65439102                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23170047                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               553040469                       # The number of ROB reads
system.switch_cpus3.rob.writes             1011602491                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249999911                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          450499248                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
