{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682532281856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682532281856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 15:04:41 2023 " "Processing started: Wed Apr 26 15:04:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682532281856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682532281856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leaf_soc -c leaf_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off leaf_soc -c leaf_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682532281856 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682532282770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/wb_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/wb_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ctrl-wb_ctrl_arch " "Found design unit 1: wb_ctrl-wb_ctrl_arch" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285345 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ctrl " "Found entity 1: wb_ctrl" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_wbsl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart_wbsl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_wbsl-rtl " "Found design unit 1: uart_wbsl-rtl" {  } { { "sources/uart_wbsl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_wbsl.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285364 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_wbsl " "Found entity 1: uart_wbsl" {  } { { "sources/uart_wbsl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_wbsl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-uart_tx_arch " "Found design unit 1: uart_tx-uart_tx_arch" {  } { { "sources/uart_tx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_tx.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285372 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "sources/uart_tx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-uart_rx_arch " "Found design unit 1: uart_rx-uart_rx_arch" {  } { { "sources/uart_rx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285382 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "sources/uart_rx.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file sources/uart_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pkg " "Found design unit 1: uart_pkg" {  } { { "sources/uart_pkg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uar_arch " "Found design unit 1: uart-uar_arch" {  } { { "sources/uart.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285402 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "sources/uart.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/soc_syscon.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/soc_syscon.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_syscon-rtl " "Found design unit 1: soc_syscon-rtl" {  } { { "sources/soc_syscon.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/soc_syscon.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285427 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_syscon " "Found entity 1: soc_syscon" {  } { { "sources/soc_syscon.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/soc_syscon.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/sipo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/sipo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo-sipo_arch " "Found design unit 1: sipo-sipo_arch" {  } { { "sources/sipo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/sipo.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285436 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sources/sipo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/sipo.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/rom.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/rom.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arch " "Found design unit 1: rom-arch" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285447 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-reg_file_arch " "Found design unit 1: reg_file-reg_file_arch" {  } { { "sources/reg_file.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/reg_file.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285459 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "sources/reg_file.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/reg_file.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "sources/ram.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ram.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "sources/ram.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ram.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/piso.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/piso.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piso-piso_arch " "Found design unit 1: piso-piso_arch" {  } { { "sources/piso.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/piso.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285484 ""} { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "sources/piso.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/piso.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/main_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/main_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_ctrl-main_ctrl_arch " "Found design unit 1: main_ctrl-main_ctrl_arch" {  } { { "sources/main_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/main_ctrl.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285499 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_ctrl " "Found entity 1: main_ctrl" {  } { { "sources/main_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/main_ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lsu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/lsu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsu-lsu_arch " "Found design unit 1: lsu-lsu_arch" {  } { { "sources/lsu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/lsu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285508 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "sources/lsu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/lsu.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/leaf_soc_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file sources/leaf_soc_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leaf_soc_pkg " "Found design unit 1: leaf_soc_pkg" {  } { { "sources/leaf_soc_pkg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/leaf_soc_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/leaf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/leaf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leaf-leaf_arch " "Found design unit 1: leaf-leaf_arch" {  } { { "sources/leaf.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285580 ""} { "Info" "ISGN_ENTITY_NAME" "1 leaf " "Found entity 1: leaf" {  } { { "sources/leaf.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/int_strg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/int_strg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_strg-int_strg_arch " "Found design unit 1: int_strg-int_strg_arch" {  } { { "sources/int_strg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/int_strg.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285590 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_strg " "Found entity 1: int_strg" {  } { { "sources/int_strg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/int_strg.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/imm_gen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/imm_gen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-imm_gen_arch " "Found design unit 1: imm_gen-imm_gen_arch" {  } { { "sources/imm_gen.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/imm_gen.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285601 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "sources/imm_gen.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/imm_gen.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/if_stage.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/if_stage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_stage-if_stage_arch " "Found design unit 1: if_stage-if_stage_arch" {  } { { "sources/if_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/if_stage.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285612 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "sources/if_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/if_stage.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/id_ex_stage.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/id_ex_stage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_stage-id_ex_stage_arch " "Found design unit 1: id_ex_stage-id_ex_stage_arch" {  } { { "sources/id_ex_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285622 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_stage " "Found entity 1: id_ex_stage" {  } { { "sources/id_ex_stage.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/id_block.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/id_block.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_block-id_block_arch " "Found design unit 1: id_block-id_block_arch" {  } { { "sources/id_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285631 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_block " "Found entity 1: id_block" {  } { { "sources/id_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fifo_arch " "Found design unit 1: fifo-fifo_arch" {  } { { "sources/fifo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/fifo.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285641 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "sources/fifo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/fifo.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/ex_block.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/ex_block.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_block-ex_block_arch " "Found design unit 1: ex_block-ex_block_arch" {  } { { "sources/ex_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285650 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_block " "Found entity 1: ex_block" {  } { { "sources/ex_block.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/down_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/down_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_counter-down_counter_tb " "Found design unit 1: down_counter-down_counter_tb" {  } { { "sources/down_counter.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/down_counter.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285660 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "sources/down_counter.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/down_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/debug_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/debug_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_reg-arch " "Found design unit 1: debug_reg-arch" {  } { { "sources/debug_reg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/debug_reg.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285685 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_reg " "Found entity 1: debug_reg" {  } { { "sources/debug_reg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/debug_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/csrs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/csrs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csrs-csrs_arch " "Found design unit 1: csrs-csrs_arch" {  } { { "sources/csrs.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/csrs.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285694 ""} { "Info" "ISGN_ENTITY_NAME" "1 csrs " "Found entity 1: csrs" {  } { { "sources/csrs.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/csrs.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/core_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file sources/core_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_pkg " "Found design unit 1: core_pkg" {  } { { "sources/core_pkg.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/core_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/core.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/core.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-core_arch " "Found design unit 1: core-core_arch" {  } { { "sources/core.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285716 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "sources/core.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/br_detector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/br_detector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 br_detector-br_detector_arch " "Found design unit 1: br_detector-br_detector_arch" {  } { { "sources/br_detector.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/br_detector.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285725 ""} { "Info" "ISGN_ENTITY_NAME" "1 br_detector " "Found entity 1: br_detector" {  } { { "sources/br_detector.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/br_detector.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/alu_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-alu_ctrl_arch " "Found design unit 1: alu_ctrl-alu_ctrl_arch" {  } { { "sources/alu_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu_ctrl.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "sources/alu_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu_ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285744 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaf_soc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file leaf_soc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leaf_soc-arch " "Found design unit 1: leaf_soc-arch" {  } { { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285747 ""} { "Info" "ISGN_ENTITY_NAME" "1 leaf_soc " "Found entity 1: leaf_soc" {  } { { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532285747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532285747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "leaf_soc " "Elaborating entity \"leaf_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682532286318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_syscon soc_syscon:syscon " "Elaborating entity \"soc_syscon\" for hierarchy \"soc_syscon:syscon\"" {  } { { "leaf_soc.vhdl" "syscon" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leaf leaf:soc_cpu " "Elaborating entity \"leaf\" for hierarchy \"leaf:soc_cpu\"" {  } { { "leaf_soc.vhdl" "soc_cpu" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ctrl leaf:soc_cpu\|wb_ctrl:leaf_master " "Elaborating entity \"wb_ctrl\" for hierarchy \"leaf:soc_cpu\|wb_ctrl:leaf_master\"" {  } { { "sources/leaf.vhdl" "leaf_master" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk wb_ctrl.vhdl(100) " "Inferred latch for \"clk\" at wb_ctrl.vhdl(100)" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682532286733 "|leaf_soc|leaf:soc_cpu|wb_ctrl:leaf_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core leaf:soc_cpu\|core:leaf_core " "Elaborating entity \"core\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\"" {  } { { "sources/leaf.vhdl" "leaf_core" { Text "D:/www/projects/leaf_soc/sources/leaf.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage leaf:soc_cpu\|core:leaf_core\|if_stage:core_if_stage " "Elaborating entity \"if_stage\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|if_stage:core_if_stage\"" {  } { { "sources/core.vhdl" "core_if_stage" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_stage leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage " "Elaborating entity \"id_ex_stage\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\"" {  } { { "sources/core.vhdl" "core_id_ex_stage" { Text "D:/www/projects/leaf_soc/sources/core.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_block leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block " "Elaborating entity \"id_block\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\"" {  } { { "sources/id_ex_stage.vhdl" "stage_id_block" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|imm_gen:id_imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|imm_gen:id_imm_gen\"" {  } { { "sources/id_block.vhdl" "id_imm_gen" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ctrl leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|main_ctrl:id_main_ctrl " "Elaborating entity \"main_ctrl\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|id_block:stage_id_block\|main_ctrl:id_main_ctrl\"" {  } { { "sources/id_block.vhdl" "id_main_ctrl" { Text "D:/www/projects/leaf_soc/sources/id_block.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_strg leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg " "Elaborating entity \"int_strg\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg\"" {  } { { "sources/id_ex_stage.vhdl" "stage_int_strg" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg\|reg_file:int_strg_rf " "Elaborating entity \"reg_file\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|int_strg:stage_int_strg\|reg_file:int_strg_rf\"" {  } { { "sources/int_strg.vhdl" "int_strg_rf" { Text "D:/www/projects/leaf_soc/sources/int_strg.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532286972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_detector leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|br_detector:stage_br_detector " "Elaborating entity \"br_detector\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|br_detector:stage_br_detector\"" {  } { { "sources/id_ex_stage.vhdl" "stage_br_detector" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csrs leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|csrs:stage_csrs " "Elaborating entity \"csrs\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|csrs:stage_csrs\"" {  } { { "sources/id_ex_stage.vhdl" "stage_csrs" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_block leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block " "Elaborating entity \"ex_block\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\"" {  } { { "sources/id_ex_stage.vhdl" "stage_ex_block" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu_ctrl:ex_alu_ctrl " "Elaborating entity \"alu_ctrl\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu_ctrl:ex_alu_ctrl\"" {  } { { "sources/ex_block.vhdl" "ex_alu_ctrl" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu:ex_alu " "Elaborating entity \"alu\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|ex_block:stage_ex_block\|alu:ex_alu\"" {  } { { "sources/ex_block.vhdl" "ex_alu" { Text "D:/www/projects/leaf_soc/sources/ex_block.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_opd0 alu.vhdl(32) " "Verilog HDL or VHDL warning at alu.vhdl(32): object \"logic_opd0\" assigned a value but never read" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682532287160 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_opd1 alu.vhdl(33) " "Verilog HDL or VHDL warning at alu.vhdl(33): object \"logic_opd1\" assigned a value but never read" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682532287160 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd0 alu.vhdl(121) " "VHDL Process Statement warning at alu.vhdl(121): signal \"opd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532287160 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd1 alu.vhdl(121) " "VHDL Process Statement warning at alu.vhdl(121): signal \"opd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532287161 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd0 alu.vhdl(122) " "VHDL Process Statement warning at alu.vhdl(122): signal \"opd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532287161 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd1 alu.vhdl(122) " "VHDL Process Statement warning at alu.vhdl(122): signal \"opd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532287161 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd0 alu.vhdl(123) " "VHDL Process Statement warning at alu.vhdl(123): signal \"opd0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532287161 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opd1 alu.vhdl(123) " "VHDL Process Statement warning at alu.vhdl(123): signal \"opd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sources/alu.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/alu.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682532287162 "|leaf_soc|leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|ex_block:stage_ex_block|alu:ex_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|lsu:stage_lsu " "Elaborating entity \"lsu\" for hierarchy \"leaf:soc_cpu\|core:leaf_core\|id_ex_stage:core_id_ex_stage\|lsu:stage_lsu\"" {  } { { "sources/id_ex_stage.vhdl" "stage_lsu" { Text "D:/www/projects/leaf_soc/sources/id_ex_stage.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wbsl uart_wbsl:soc_io " "Elaborating entity \"uart_wbsl\" for hierarchy \"uart_wbsl:soc_io\"" {  } { { "leaf_soc.vhdl" "soc_io" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_wbsl:soc_io\|uart:internal_uart " "Elaborating entity \"uart\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\"" {  } { { "sources/uart_wbsl.vhdl" "internal_uart" { Text "D:/www/projects/leaf_soc/sources/uart_wbsl.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_wbsl:soc_io\|uart:internal_uart\|fifo:rx_fifo " "Elaborating entity \"fifo\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|fifo:rx_fifo\"" {  } { { "sources/uart.vhdl" "rx_fifo" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\"" {  } { { "sources/uart.vhdl" "receiver" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:baud_counter " "Elaborating entity \"down_counter\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:baud_counter\"" {  } { { "sources/uart_rx.vhdl" "baud_counter" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:rx_counter " "Elaborating entity \"down_counter\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|down_counter:rx_counter\"" {  } { { "sources/uart_rx.vhdl" "rx_counter" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|sipo:rx_sipo " "Elaborating entity \"sipo\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_rx:receiver\|sipo:rx_sipo\"" {  } { { "sources/uart_rx.vhdl" "rx_sipo" { Text "D:/www/projects/leaf_soc/sources/uart_rx.vhdl" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter\"" {  } { { "sources/uart.vhdl" "transmitter" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter\|piso:tx_piso " "Elaborating entity \"piso\" for hierarchy \"uart_wbsl:soc_io\|uart:internal_uart\|uart_tx:transmitter\|piso:tx_piso\"" {  } { { "sources/uart_tx.vhdl" "tx_piso" { Text "D:/www/projects/leaf_soc/sources/uart_tx.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:soc_rom " "Elaborating entity \"rom\" for hierarchy \"rom:soc_rom\"" {  } { { "leaf_soc.vhdl" "soc_rom" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:soc_ram " "Elaborating entity \"ram\" for hierarchy \"ram:soc_ram\"" {  } { { "leaf_soc.vhdl" "soc_ram" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_reg debug_reg:soc_dbg " "Elaborating entity \"debug_reg\" for hierarchy \"debug_reg:soc_dbg\"" {  } { { "leaf_soc.vhdl" "soc_dbg" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532287564 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem0_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532291182 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem2_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532291227 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem1_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532291227 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:soc_ram\|mem3_rtl_0 " "Inferred dual-clock RAM node \"ram:soc_ram\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1682532291228 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:soc_ram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:soc_ram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1682532296354 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1682532296354 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1682532296354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:soc_ram\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"ram:soc_ram\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:soc_ram\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"ram:soc_ram\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682532296943 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1682532296943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3e1 " "Found entity 1: altsyncram_c3e1" {  } { { "db/altsyncram_c3e1.tdf" "" { Text "D:/www/projects/leaf_soc/db/altsyncram_c3e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532297141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532297141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/www/projects/leaf_soc/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532297304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532297304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/www/projects/leaf_soc/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682532297421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682532297421 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sources/piso.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/piso.vhdl" 29 -1 0 } } { "sources/down_counter.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/down_counter.vhdl" 31 -1 0 } } { "sources/uart.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/uart.vhdl" 65 -1 0 } } { "sources/sipo.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/sipo.vhdl" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1682532299027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1682532299027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682532303727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682532312774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682532312774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4882 " "Implemented 4882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682532314278 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682532314278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4806 " "Implemented 4806 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682532314278 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1682532314278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682532314278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682532314332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 15:05:14 2023 " "Processing ended: Wed Apr 26 15:05:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682532314332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682532314332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682532314332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682532314332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682532315952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682532315953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 15:05:15 2023 " "Processing started: Wed Apr 26 15:05:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682532315953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682532315953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off leaf_soc -c leaf_soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off leaf_soc -c leaf_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682532315953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682532316181 ""}
{ "Info" "0" "" "Project  = leaf_soc" {  } {  } 0 0 "Project  = leaf_soc" 0 0 "Fitter" 0 0 1682532316198 ""}
{ "Info" "0" "" "Revision = leaf_soc" {  } {  } 0 0 "Revision = leaf_soc" 0 0 "Fitter" 0 0 1682532316198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1682532316487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "leaf_soc EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"leaf_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682532316571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682532316647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682532316686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682532316686 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682532318050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682532318163 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682532319141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682532319141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682532319141 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682532319141 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8186 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682532319236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8188 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682532319236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8190 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682532319236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8192 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682532319236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682532319236 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682532319236 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682532319277 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682532319310 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Pin tx not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { tx } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 20 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[0\] " "Pin dbg\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[0] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[1\] " "Pin dbg\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[1] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[2\] " "Pin dbg\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[2] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[3\] " "Pin dbg\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[3] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[4\] " "Pin dbg\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[4] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[5\] " "Pin dbg\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[5] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[6\] " "Pin dbg\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[6] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbg\[7\] " "Pin dbg\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { dbg[7] } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 21 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rst } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 18 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rx } } } { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 19 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682532320386 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1682532320386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1682532321980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "leaf_soc.sdc " "Synopsys Design Constraints File file not found: 'leaf_soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682532321986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682532322007 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682532322071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682532322072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682532322081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leaf:soc_cpu\|wb_ctrl:leaf_master\|curr_state.START " "Destination node leaf:soc_cpu\|wb_ctrl:leaf_master\|curr_state.START" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 41 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 2199 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leaf:soc_cpu\|wb_ctrl:leaf_master\|clk " "Destination node leaf:soc_cpu\|wb_ctrl:leaf_master\|clk" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 31 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { leaf:soc_cpu|wb_ctrl:leaf_master|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1682532322477 ""}  } { { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 17 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682532322477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "leaf:soc_cpu\|wb_ctrl:leaf_master\|clk  " "Automatically promoted node leaf:soc_cpu\|wb_ctrl:leaf_master\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leaf:soc_cpu\|wb_ctrl:leaf_master\|clk " "Destination node leaf:soc_cpu\|wb_ctrl:leaf_master\|clk" {  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 31 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { leaf:soc_cpu|wb_ctrl:leaf_master|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1682532322477 ""}  } { { "sources/wb_ctrl.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/wb_ctrl.vhdl" 31 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { leaf:soc_cpu|wb_ctrl:leaf_master|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682532322477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|idle " "Destination node rom:soc_rom\|idle" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 29 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:soc_ram\|ack " "Destination node ram:soc_ram\|ack" {  } { { "sources/ram.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/ram.vhdl" 111 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:soc_ram|ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[6\] " "Destination node rom:soc_rom\|dat_o\[6\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[5\] " "Destination node rom:soc_rom\|dat_o\[5\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[4\] " "Destination node rom:soc_rom\|dat_o\[4\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[3\] " "Destination node rom:soc_rom\|dat_o\[3\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[2\] " "Destination node rom:soc_rom\|dat_o\[2\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[0\] " "Destination node rom:soc_rom\|dat_o\[0\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[17\] " "Destination node rom:soc_rom\|dat_o\[17\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom:soc_rom\|dat_o\[15\] " "Destination node rom:soc_rom\|dat_o\[15\]" {  } { { "sources/rom.vhdl" "" { Text "D:/www/projects/leaf_soc/sources/rom.vhdl" 85 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:soc_rom|dat_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682532322477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1682532322477 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1682532322477 ""}  } { { "leaf_soc.vhdl" "" { Text "D:/www/projects/leaf_soc/leaf_soc.vhdl" 18 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/www/projects/leaf_soc/" { { 0 { 0 ""} 0 8180 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682532322477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682532324297 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682532324315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682532324316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682532324337 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682532324357 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682532324374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682532324375 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682532324397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682532326055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1682532326067 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682532326067 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 1 9 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 1 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1682532326144 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1682532326144 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682532326144 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682532326145 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1682532326145 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682532326145 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682532326279 ""}
