                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               4.477 (223.364 MHz)  

Setup Slack Path Summary

               Data                                                                                                       Data
       Setup   Path   Source    Dest.                                                                                     End 
Index  Slack   Delay   Clock    Clock                 Data Start Pin                            Data End Pin              Edge
-----  ------  -----  -------  -------  -------------------------------------------  -----------------------------------  ----
  1    -2.477  3.477  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(2)/clk  u_memory/reg_mem_wrn_current(2)/ena  Rise
  2    -2.448  3.448  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(3)/clk  u_memory/reg_mem_wrn_current(2)/ena  Rise
  3    -2.334  3.334  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(4)/clk  u_memory/reg_mem_wrn_current(2)/ena  Rise
  4    -2.334  3.334  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(5)/clk  u_memory/reg_mem_wrn_current(2)/ena  Rise
  5    -2.176  3.176  i_clock  i_clock  u_memory/modgen_counter_column/reg_q(6)/clk  u_memory/reg_mem_wrn_current(2)/ena  Rise

-- Device: Altera - Stratix II : EP2S15F484C : 5
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
