============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Sep 10 2024  11:08:12 pm
  Module:                 ibex_core
  Library domain:         gpdk045_wc_hi_lib
    Domain index:         0
    Technology libraries: slow_vdd1v2 1.0
                          slow_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          slow_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_wc_lo_lib
    Domain index:         1
    Technology libraries: slow_vdd1v0 1.0
                          slow_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_bc_hi_lib
    Domain index:         2
    Technology libraries: fast_vdd1v2 1.0
                          fast_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          fast_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          fast_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_bc_lo_lib
    Domain index:         3
    Technology libraries: fast_vdd1v0 1.0
                          fast_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          fast_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Operating conditions:   PVT_1P08V_125C (balanced_tree)
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P32V_0C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------
ibex_core               7163  17182.422     0.000    17182.422 <none> (D)  
  (D) = wireload is default in technology library
