AXI_UART_processing_system7_0_1.v,verilog,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_processing_system7_0_1/sim/AXI_UART_processing_system7_0_1.v,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
AXI_UART_myip_slave_lite_v1_0_0_1.v,verilog,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_myip_slave_lite_v1_0_0_1/sim/AXI_UART_myip_slave_lite_v1_0_0_1.v,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
AXI_UART_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_rst_ps7_0_50M_0/sim/AXI_UART_rst_ps7_0_50M_0.vhd,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
AXI_UART_my_uart_rx_0_1.v,verilog,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_my_uart_rx_0_1/sim/AXI_UART_my_uart_rx_0_1.v,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
AXI_UART_my_uart_tx_0_1.v,verilog,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_my_uart_tx_0_1/sim/AXI_UART_my_uart_tx_0_1.v,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
AXI_UART_auto_pc_0.v,verilog,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ip/AXI_UART_auto_pc_0/sim/AXI_UART_auto_pc_0.v,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
AXI_UART.v,verilog,xil_defaultlib,../../../../AXI_UART.gen/sources_1/bd/AXI_UART/sim/AXI_UART.v,incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/ec67/hdl"incdir="../../../../AXI_UART.gen/sources_1/bd/AXI_UART/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
