

================================================================
== Vivado HLS Report for 'monte_sim'
================================================================
* Date:           Thu Apr 30 20:02:28 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sqrt_fixed_32_16_s_fu_369  |sqrt_fixed_32_16_s  |       12|       12| 48.000 ns | 48.000 ns |    1|    1| function |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        ?|        ?|         ?|          -|          -|     4|    no    |
        | + read1             |     1025|     1025|         3|          1|          1|  1024|    yes   |
        | + read2             |        ?|        ?|         3|          1|          1|     ?|    yes   |
        | + monte_sim_taylor  |     1063|     1063|        41|          1|          1|  1024|    yes   |
        | + write             |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1226|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|     64|     6247|     7471|    -|
|Memory               |        6|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      438|    -|
|Register             |        8|      -|     2475|      196|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       16|     64|     8722|     9331|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|        1|        2|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |monte_sim_control_s_axi_U          |monte_sim_control_s_axi        |        0|      0|   284|   488|    0|
    |monte_sim_gmem_m_axi_U             |monte_sim_gmem_m_axi           |        2|      0|   512|   580|    0|
    |monte_sim_mul_32s_11ns_43_4_1_U14  |monte_sim_mul_32s_11ns_43_4_1  |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_15ns_47_4_1_U12  |monte_sim_mul_32s_15ns_47_4_1  |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_16ns_48_4_1_U13  |monte_sim_mul_32s_16ns_48_4_1  |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U3    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U6    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U7    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U8    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U9    |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U10   |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U11   |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_48_4_1_U17   |monte_sim_mul_32s_32s_48_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_64_4_1_U2    |monte_sim_mul_32s_32s_64_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_32s_64_4_1_U4    |monte_sim_mul_32s_32s_64_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_5ns_37_4_1_U16   |monte_sim_mul_32s_5ns_37_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_32s_8ns_40_4_1_U15   |monte_sim_mul_32s_8ns_40_4_1   |        0|      4|   231|    49|    0|
    |monte_sim_mul_64s_24ns_64_5_1_U5   |monte_sim_mul_64s_24ns_64_5_1  |        0|      4|   441|   249|    0|
    |grp_sqrt_fixed_32_16_s_fu_369      |sqrt_fixed_32_16_s             |        0|      0|  1545|  5419|    0|
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |Total                              |                               |        2|     64|  6247|  7471|    0|
    +-----------------------------------+-------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v1_buffer_V_U    |monte_sim_v1_buffer_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |vout_buffer_V_U  |monte_sim_v1_buffer_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v2_buffer_V_U    |monte_sim_v2_buffer_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                       |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-----------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_563_p2              |     +    |      0|  0|  64|          64|          64|
    |add_ln203_2_fu_1003_p2             |     +    |      0|  0|  64|          64|          64|
    |add_ln203_fu_532_p2                |     +    |      0|  0|  64|          64|          64|
    |add_ln46_fu_429_p2                 |     +    |      0|  0|  32|          32|          10|
    |add_ln700_1_fu_894_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_2_fu_904_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_3_fu_942_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_4_fu_951_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_5_fu_960_p2              |     +    |      0|  0|  48|          48|          48|
    |add_ln700_fu_877_p2                |     +    |      0|  0|  32|          32|          17|
    |i_fu_504_p2                        |     +    |      0|  0|  32|          32|          11|
    |j_1_fu_582_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_2_fu_714_p2                      |     +    |      0|  0|  31|          31|           1|
    |j_3_fu_1022_p2                     |     +    |      0|  0|  31|          31|           1|
    |j_fu_552_p2                        |     +    |      0|  0|  31|          31|           1|
    |ret_V_1_fu_968_p2                  |     +    |      0|  0|  48|          48|          48|
    |ret_V_fu_741_p2                    |     +    |      0|  0|  64|          64|          64|
    |chunk_size_fu_515_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln46_1_fu_459_p2               |     -    |      0|  0|  22|           1|          22|
    |sub_ln46_fu_443_p2                 |     -    |      0|  0|  32|          11|          32|
    |sub_ln709_1_fu_650_p2              |     -    |      0|  0|  32|           1|          32|
    |sub_ln709_fu_621_p2                |     -    |      0|  0|  32|           1|          32|
    |sub_ln728_fu_687_p2                |     -    |      0|  0|  48|          48|          48|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state80_io                |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|   2|           1|           1|
    |ap_int_blocking_n                  |    and   |      0|  0|   2|           1|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|   2|           1|           2|
    |icmp_ln46_fu_499_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln50_fu_510_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln55_fu_547_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln62_fu_577_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln74_fu_709_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln97_fu_1017_p2               |   icmp   |      0|  0|  20|          32|          32|
    |select_ln46_1_fu_483_p3            |  select  |      0|  0|  22|           1|           1|
    |select_ln46_fu_475_p3              |  select  |      0|  0|  22|           1|          22|
    |select_ln50_fu_520_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln709_fu_659_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1226|        1076|        1087|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter40       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |    9|          2|    1|          2|
    |ap_phi_mux_j3_0_phi_fu_338_p4  |    9|          2|   31|         62|
    |ap_phi_mux_j4_0_phi_fu_350_p4  |    9|          2|   31|         62|
    |ap_phi_mux_j_0_phi_fu_326_p4   |    9|          2|   31|         62|
    |gmem_ARADDR                    |   15|          3|   64|        192|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_R                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |i_0_reg_311                    |    9|          2|   32|         64|
    |j3_0_reg_334                   |    9|          2|   31|         62|
    |j4_0_reg_346                   |    9|          2|   31|         62|
    |j5_0_reg_358                   |    9|          2|   31|         62|
    |j_0_reg_322                    |    9|          2|   31|         62|
    |v1_buffer_V_address0           |   15|          3|   10|         30|
    |v2_buffer_V_address0           |   27|          5|   10|         50|
    |vout_buffer_V_address0         |   15|          3|   10|         30|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  438|         96|  357|        866|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln700_2_reg_1312              |  48|   0|   48|          0|
    |add_ln700_4_reg_1332              |  48|   0|   48|          0|
    |ap_CS_fsm                         |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter36          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter37          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter38          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter39          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter40          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg             |   1|   0|    1|          0|
    |ap_int_blocking_n_reg             |   1|   0|    1|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |ap_str_blocking_n_reg             |   1|   0|    1|          0|
    |empty_40_reg_1044                 |  62|   0|   64|          2|
    |empty_41_reg_1049                 |  62|   0|   64|          2|
    |empty_reg_1039                    |  62|   0|   64|          2|
    |gmem_addr_1_read_reg_1139         |  32|   0|   32|          0|
    |gmem_addr_1_reg_1124              |  64|   0|   64|          0|
    |gmem_addr_2_reg_1357              |  64|   0|   64|          0|
    |gmem_addr_read_reg_1119           |  32|   0|   32|          0|
    |gmem_addr_reg_1104                |  64|   0|   64|          0|
    |hls_sq_V_reg_1220                 |  24|   0|   24|          0|
    |i_0_reg_311                       |  32|   0|   32|          0|
    |i_reg_1082                        |  32|   0|   32|          0|
    |icmp_ln55_reg_1110                |   1|   0|    1|          0|
    |icmp_ln55_reg_1110_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln62_reg_1130                |   1|   0|    1|          0|
    |icmp_ln62_reg_1130_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln74_reg_1191                |   1|   0|    1|          0|
    |icmp_ln97_reg_1363                |   1|   0|    1|          0|
    |icmp_ln97_reg_1363_pp3_iter1_reg  |   1|   0|    1|          0|
    |j3_0_reg_334                      |  31|   0|   31|          0|
    |j3_0_reg_334_pp1_iter1_reg        |  31|   0|   31|          0|
    |j4_0_reg_346                      |  31|   0|   31|          0|
    |j5_0_reg_358                      |  31|   0|   31|          0|
    |j_0_reg_322                       |  31|   0|   31|          0|
    |j_0_reg_322_pp0_iter1_reg         |  31|   0|   31|          0|
    |j_1_reg_1134                      |  31|   0|   31|          0|
    |j_2_reg_1195                      |  31|   0|   31|          0|
    |j_reg_1114                        |  31|   0|   31|          0|
    |lhs_V_1_reg_1181                  |  48|   0|   64|         16|
    |lshr_ln709_1_reg_1156             |  31|   0|   31|          0|
    |mul_ln1192_reg_1235               |  64|   0|   64|          0|
    |r_V_2_reg_1144                    |  64|   0|   64|          0|
    |r_V_30_reg_1337                   |  40|   0|   40|          0|
    |r_V_31_reg_1342                   |  37|   0|   37|          0|
    |r_V_4_reg_1225                    |  64|   0|   64|          0|
    |reg_374                           |  32|   0|   32|          0|
    |s_V_reg_1352                      |  32|   0|   32|          0|
    |select_ln50_reg_1087              |  32|   0|   32|          0|
    |select_ln709_reg_1166             |  32|   0|   32|          0|
    |sext_ln1116_1_reg_1259            |  48|   0|   48|          0|
    |sext_ln1116_reg_1246              |  48|   0|   48|          0|
    |sext_ln1118_2_reg_1291            |  48|   0|   48|          0|
    |sext_ln58_reg_1098                |  64|   0|   64|          0|
    |sext_ln74_reg_1186                |  48|   0|   48|          0|
    |size_read_reg_1033                |  32|   0|   32|          0|
    |tmp_60_reg_1074                   |  22|   0|   32|         10|
    |tmp_61_reg_1151                   |   1|   0|    1|          0|
    |trunc_ln709_1_reg_1161            |  31|   0|   31|          0|
    |vout_buffer_V_load_reg_1377       |  32|   0|   32|          0|
    |x2_V_reg_1253                     |  32|   0|   32|          0|
    |x3_V_reg_1267                     |  32|   0|   32|          0|
    |x4_V_reg_1273                     |  32|   0|   32|          0|
    |x5_V_reg_1297                     |  32|   0|   32|          0|
    |x6_V_reg_1302                     |  32|   0|   32|          0|
    |x7_V_reg_1307                     |  32|   0|   32|          0|
    |x_V_reg_1210                      |  32|   0|   32|          0|
    |xo_V_reg_1240                     |  32|   0|   32|          0|
    |zext_ln78_reg_1200                |  31|   0|   64|         33|
    |add_ln700_2_reg_1312              |   2|   1|   48|          0|
    |icmp_ln74_reg_1191                |  64|  64|    1|          0|
    |j4_0_reg_346                      |  64|  32|   31|          0|
    |sext_ln1116_1_reg_1259            |   3|   1|   48|          0|
    |sext_ln1116_reg_1246              |   3|   1|   48|          0|
    |sext_ln1118_2_reg_1291            |   3|   1|   48|          0|
    |x2_V_reg_1253                     |  64|  32|   32|          0|
    |xo_V_reg_1240                     |  64|  32|   32|          0|
    |zext_ln78_reg_1200                |  64|  32|   64|         33|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2475| 196| 2561|         98|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |   monte_sim  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   monte_sim  | return value |
|event_done             | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|event_start            | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_start_ext        | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_done_ext         | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_start_str        | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_done_str         | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_start_int        | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|stall_done_int         | out |    1| ap_ctrl_hs |   monte_sim  | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 41
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 41, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
  Pipeline-3 : II = 1, D = 3, States = { 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 76 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 35 
76 --> 77 
77 --> 78 
78 --> 81 79 
79 --> 80 
80 --> 78 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 86 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%out_r_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r_V)"   --->   Operation 87 'read' 'out_r_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%in2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2_V)"   --->   Operation 88 'read' 'in2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%in1_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1_V)"   --->   Operation 89 'read' 'in1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_r_V5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_V_read, i32 2, i32 63)"   --->   Operation 90 'partselect' 'out_r_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r_V5 to i64"   --->   Operation 91 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%in2_V3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_V_read, i32 2, i32 63)"   --->   Operation 92 'partselect' 'in2_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_40 = zext i62 %in2_V3 to i64"   --->   Operation 93 'zext' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%in1_V1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_V_read, i32 2, i32 63)"   --->   Operation 94 'partselect' 'in1_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_41 = zext i62 %in1_V1 to i64"   --->   Operation 95 'zext' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !201"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !207"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @monte_sim_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.15ns)   --->   "%v1_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:41]   --->   Operation 99 'alloca' 'v1_buffer_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 100 [1/1] (1.15ns)   --->   "%v2_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:42]   --->   Operation 100 'alloca' 'v2_buffer_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 101 [1/1] (1.15ns)   --->   "%vout_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:43]   --->   Operation 101 'alloca' 'vout_buffer_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str6, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:32]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:35]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:36]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:37]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:38]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:39]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68]   --->   Operation 108 'getelementptr' 'v2_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_1 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:69]   --->   Operation 109 'getelementptr' 'v2_buffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_2 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:70]   --->   Operation 110 'getelementptr' 'v2_buffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_3 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71]   --->   Operation 111 'getelementptr' 'v2_buffer_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 112 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.66ns)   --->   "%add_ln46 = add i32 %size_read, 1023" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 113 'add' 'add_ln46' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln46, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 114 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.66ns)   --->   "%sub_ln46 = sub i32 -1023, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 115 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln46, i32 10, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 116 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.58ns)   --->   "%sub_ln46_1 = sub i22 0, %p_lshr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 117 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%tmp_59 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln46, i32 10, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 118 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln46 = select i1 %tmp_58, i22 %sub_ln46_1, i22 %tmp_59" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 119 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %tmp_57, i22 0, i22 %select_ln46" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 120 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln46_1, i10 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 121 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.60ns)   --->   "br label %.preheader1367" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %hls_label_0_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 123 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp eq i32 %i_0, %tmp_60" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 124 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %3, label %hls_label_0_begin" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.66ns)   --->   "%i = add nsw i32 %i_0, 1024" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50]   --->   Operation 126 'add' 'i' <Predicate = (!icmp_ln46)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp sgt i32 %i, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50]   --->   Operation 127 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.66ns)   --->   "%chunk_size = sub nsw i32 %size_read, %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:51]   --->   Operation 128 'sub' 'chunk_size' <Predicate = (!icmp_ln46)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.22ns)   --->   "%select_ln50 = select i1 %icmp_ln50, i32 %chunk_size, i32 1024" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50]   --->   Operation 129 'select' 'select_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %i_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 130 'sext' 'sext_ln58' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.82ns)   --->   "%add_ln203 = add i64 %empty_41, %sext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 131 'add' 'add_ln203' <Predicate = (!icmp_ln46)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %add_ln203" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 132 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:104]   --->   Operation 133 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 134 [7/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 134 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 135 [6/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 135 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 136 [5/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 136 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 137 [4/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 137 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 138 [3/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 138 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 139 [2/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 139 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 140 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:47]   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 142 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [1/1] (0.60ns)   --->   "br label %0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 9> <Delay = 0.85>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]"   --->   Operation 144 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %j_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 145 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.85ns)   --->   "%icmp_ln55 = icmp slt i32 %zext_ln55, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 146 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.66ns)   --->   "%j = add i31 %j_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 147 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %read1, label %.preheader1366.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 149 [1/1] (2.92ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 149 'read' 'gmem_addr_read' <Predicate = (icmp_ln55)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 150 'specloopname' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str12)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 151 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:56]   --->   Operation 152 'speclooptripcount' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:57]   --->   Operation 153 'specpipeline' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %j_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 154 'zext' 'zext_ln58' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%v1_buffer_V_addr = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 155 'getelementptr' 'v1_buffer_V_addr' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_read, i32* %v1_buffer_V_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 156 'store' <Predicate = (icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str12, i32 %tmp_s)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:59]   --->   Operation 157 'specregionend' 'empty_42' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 158 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.82>
ST_13 : Operation 159 [1/1] (0.82ns)   --->   "%add_ln203_1 = add i64 %empty_40, %sext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 159 'add' 'add_ln203_1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %add_ln203_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 160 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.92>
ST_14 : Operation 161 [7/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 161 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.92>
ST_15 : Operation 162 [6/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 162 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.92>
ST_16 : Operation 163 [5/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 163 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.92>
ST_17 : Operation 164 [4/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 164 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.92>
ST_18 : Operation 165 [3/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 165 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.92>
ST_19 : Operation 166 [2/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 166 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 167 [1/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 167 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 168 [1/1] (0.60ns)   --->   "br label %.preheader1366" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.60>

State 21 <SV = 18> <Delay = 0.85>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%j3_0 = phi i31 [ %j_1, %read2 ], [ 0, %.preheader1366.preheader ]"   --->   Operation 169 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i31 %j3_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 170 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp slt i32 %zext_ln62, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 171 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.66ns)   --->   "%j_1 = add i31 %j3_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 172 'add' 'j_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %read2, label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 2.92>
ST_22 : Operation 174 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 174 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln62)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 1.15>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 175 'specloopname' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str13)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 176 'specregionbegin' 'tmp_14' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:64]   --->   Operation 177 'specpipeline' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i31 %j3_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 178 'zext' 'zext_ln65' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_4 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 %zext_ln65" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 179 'getelementptr' 'v2_buffer_V_addr_4' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_1_read, i32* %v2_buffer_V_addr_4, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 180 'store' <Predicate = (icmp_ln62)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str13, i32 %tmp_14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:66]   --->   Operation 181 'specregionend' 'empty_43' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader1366" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 182 'br' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 1.15>
ST_24 : Operation 183 [2/2] (1.15ns)   --->   "%sig_V = load i32* %v2_buffer_V_addr_3, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71]   --->   Operation 183 'load' 'sig_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 20> <Delay = 1.15>
ST_25 : Operation 184 [1/2] (1.15ns)   --->   "%sig_V = load i32* %v2_buffer_V_addr_3, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71]   --->   Operation 184 'load' 'sig_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 21> <Delay = 2.10>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_2 = sext i32 %sig_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 185 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [4/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 186 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.10>
ST_27 : Operation 187 [3/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 187 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.10>
ST_28 : Operation 188 [2/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 188 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.76>
ST_29 : Operation 189 [2/2] (1.15ns)   --->   "%t_V = load i32* %v2_buffer_V_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68]   --->   Operation 189 'load' 't_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 190 [1/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 190 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%hls_p_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_19, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 191 'partselect' 'hls_p_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_19, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 192 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.66ns)   --->   "%sub_ln709 = sub i32 0, %hls_p_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 193 'sub' 'sub_ln709' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%lshr_ln709_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln709, i32 1, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 194 'partselect' 'lshr_ln709_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln709_1 = call i31 @_ssdm_op_PartSelect.i31.i64.i32.i32(i64 %r_V_19, i32 17, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 195 'partselect' 'trunc_ln709_1' <Predicate = true> <Delay = 0.00>

State 30 <SV = 25> <Delay = 1.15>
ST_30 : Operation 196 [1/2] (1.15ns)   --->   "%t_V = load i32* %v2_buffer_V_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68]   --->   Operation 196 'load' 't_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln709_1 = zext i31 %lshr_ln709_1 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 197 'zext' 'zext_ln709_1' <Predicate = (tmp_61)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.66ns)   --->   "%sub_ln709_1 = sub i32 0, %zext_ln709_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 198 'sub' 'sub_ln709_1' <Predicate = (tmp_61)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln709 = zext i31 %trunc_ln709_1 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 199 'zext' 'zext_ln709' <Predicate = (!tmp_61)> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.22ns)   --->   "%select_ln709 = select i1 %tmp_61, i32 %sub_ln709_1, i32 %zext_ln709" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 200 'select' 'select_ln709' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 26> <Delay = 2.10>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i32 %select_ln709 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 201 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i32 %t_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 202 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [4/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 203 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 2.10>
ST_32 : Operation 204 [3/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 204 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 2.10>
ST_33 : Operation 205 [2/2] (1.15ns)   --->   "%so_V = load i32* %v2_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:69]   --->   Operation 205 'load' 'so_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 206 [2/2] (1.15ns)   --->   "%r_V_18 = load i32* %v2_buffer_V_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:70]   --->   Operation 206 'load' 'r_V_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 207 [2/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 207 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 2.82>
ST_34 : Operation 208 [1/2] (1.15ns)   --->   "%so_V = load i32* %v2_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:69]   --->   Operation 208 'load' 'so_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 209 [1/2] (1.15ns)   --->   "%r_V_18 = load i32* %v2_buffer_V_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:70]   --->   Operation 209 'load' 'r_V_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 210 [1/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 210 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %r_V_18, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 211 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.72ns)   --->   "%sub_ln728 = sub i48 %lhs_V, %mul_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 212 'sub' 'sub_ln728' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln728, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 213 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i32 %so_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 214 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (0.60ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.60>

State 35 <SV = 30> <Delay = 2.27>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%j4_0 = phi i31 [ 0, %1 ], [ %j_2, %monte_sim_taylor ]"   --->   Operation 216 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i31 %j4_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 217 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp slt i32 %zext_ln74, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 218 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.66ns)   --->   "%j_2 = add i31 %j4_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 219 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %monte_sim_taylor, label %.preheader.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [14/14] (2.27ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 221 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 2.91>
ST_36 : Operation 222 [13/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 222 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 2.91>
ST_37 : Operation 223 [12/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 223 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 2.91>
ST_38 : Operation 224 [11/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 224 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 2.91>
ST_39 : Operation 225 [10/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 225 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 2.91>
ST_40 : Operation 226 [9/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 226 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 36> <Delay = 2.91>
ST_41 : Operation 227 [8/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 227 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 37> <Delay = 2.91>
ST_42 : Operation 228 [7/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 228 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 38> <Delay = 2.91>
ST_43 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i31 %j4_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 229 'zext' 'zext_ln78' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_43 : Operation 230 [1/1] (0.00ns)   --->   "%v1_buffer_V_addr_1 = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln78" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 230 'getelementptr' 'v1_buffer_V_addr_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_43 : Operation 231 [2/2] (1.15ns)   --->   "%x_V = load i32* %v1_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 231 'load' 'x_V' <Predicate = (icmp_ln74)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 232 [6/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 232 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 39> <Delay = 2.91>
ST_44 : Operation 233 [1/2] (1.15ns)   --->   "%x_V = load i32* %v1_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 233 'load' 'x_V' <Predicate = (icmp_ln74)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 234 [5/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 234 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 40> <Delay = 2.91>
ST_45 : Operation 235 [4/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 235 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 236 [1/1] (0.00ns)   --->   "%r_V = sext i32 %x_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 236 'sext' 'r_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_45 : Operation 237 [4/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 237 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.91>
ST_46 : Operation 238 [3/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 238 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 239 [3/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 239 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.91>
ST_47 : Operation 240 [2/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 240 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 241 [2/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 241 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.62>
ST_48 : Operation 242 [1/14] (2.62ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 242 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 243 [1/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 243 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.15>
ST_49 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i24 %hls_sq_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 244 'zext' 'zext_ln1192' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_49 : Operation 245 [5/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 245 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 2.15>
ST_50 : Operation 246 [4/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 246 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 2.15>
ST_51 : Operation 247 [3/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 247 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 2.15>
ST_52 : Operation 248 [2/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 248 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 2.15>
ST_53 : Operation 249 [1/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 249 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 0.84>
ST_54 : Operation 250 [1/1] (0.84ns)   --->   "%ret_V = add i64 %lhs_V_1, %mul_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 250 'add' 'ret_V' <Predicate = (icmp_ln74)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 251 [1/1] (0.00ns)   --->   "%xo_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V, i32 32, i32 63)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 251 'partselect' 'xo_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 55 <SV = 50> <Delay = 2.10>
ST_55 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %xo_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 252 'sext' 'sext_ln1116' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_55 : Operation 253 [4/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 253 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 2.10>
ST_56 : Operation 254 [3/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 254 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 2.10>
ST_57 : Operation 255 [2/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 255 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 2.10>
ST_58 : Operation 256 [1/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 256 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 257 [1/1] (0.00ns)   --->   "%x2_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_20, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 257 'partselect' 'x2_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 59 <SV = 54> <Delay = 2.10>
ST_59 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %x2_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 258 'sext' 'sext_ln1116_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_59 : Operation 259 [4/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 259 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 260 [4/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 260 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 2.10>
ST_60 : Operation 261 [3/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 261 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 262 [3/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 262 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 2.10>
ST_61 : Operation 263 [2/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 263 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 264 [2/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 264 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 2.10>
ST_62 : Operation 265 [1/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 265 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 266 [1/1] (0.00ns)   --->   "%x3_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_21, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 266 'partselect' 'x3_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_62 : Operation 267 [1/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 267 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 268 [1/1] (0.00ns)   --->   "%x4_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_22, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 268 'partselect' 'x4_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 63 <SV = 58> <Delay = 2.10>
ST_63 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %x3_V to i47" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 269 'sext' 'sext_ln1118' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_63 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %x3_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 270 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_63 : Operation 271 [4/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 271 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 272 [4/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 272 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %x4_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 273 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_63 : Operation 274 [4/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 274 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 275 [4/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 275 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 2.10>
ST_64 : Operation 276 [3/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 276 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 277 [3/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 277 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 278 [3/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 278 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 279 [3/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 279 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 2.10>
ST_65 : Operation 280 [2/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 280 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 281 [2/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 281 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 282 [2/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 282 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 283 [2/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 283 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 2.88>
ST_66 : Operation 284 [1/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 284 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 285 [1/1] (0.00ns)   --->   "%x5_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_23, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 285 'partselect' 'x5_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 286 [1/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 286 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 287 [1/1] (0.00ns)   --->   "%x6_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_24, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 287 'partselect' 'x6_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 288 [1/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 288 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 289 [1/1] (0.00ns)   --->   "%x7_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_25, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 289 'partselect' 'x7_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 290 [1/1] (0.00ns)   --->   "%r_V_26 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %x2_V, i15 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 290 'bitconcatenate' 'r_V_26' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 291 [1/1] (0.66ns)   --->   "%add_ln700 = add i32 %xo_V, 65536" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 291 'add' 'add_ln700' <Predicate = (icmp_ln74)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %add_ln700, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 292 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i47 %r_V_26 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 293 'sext' 'sext_ln700' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i48 %shl_ln, %sext_ln700" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 294 'add' 'add_ln700_1' <Predicate = (icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 295 [1/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 295 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i47 %r_V_27 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 296 'sext' 'sext_ln700_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 297 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i48 %add_ln700_1, %sext_ln700_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 297 'add' 'add_ln700_2' <Predicate = (icmp_ln74)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 62> <Delay = 2.10>
ST_67 : Operation 298 [4/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 298 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %x5_V to i43" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 299 'sext' 'sext_ln1116_2' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_67 : Operation 300 [4/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 300 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %x6_V to i40" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 301 'sext' 'sext_ln1116_3' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_67 : Operation 302 [4/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 302 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %x7_V to i37" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 303 'sext' 'sext_ln1116_4' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_67 : Operation 304 [4/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 304 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 2.10>
ST_68 : Operation 305 [3/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 305 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 306 [3/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 306 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 307 [3/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 307 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 308 [3/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 308 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 2.10>
ST_69 : Operation 309 [2/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 309 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 310 [2/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 310 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 311 [2/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 311 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 312 [2/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 312 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 2.88>
ST_70 : Operation 313 [1/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 313 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_3 = add i48 %add_ln700_2, %r_V_28" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 314 'add' 'add_ln700_3' <Predicate = (icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 315 [1/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 315 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i43 %r_V_29 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 316 'sext' 'sext_ln700_2' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_70 : Operation 317 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%add_ln700_4 = add i48 %add_ln700_3, %sext_ln700_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 317 'add' 'add_ln700_4' <Predicate = (icmp_ln74)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 318 [1/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 318 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 319 [1/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 319 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 2.88>
ST_71 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i40 %r_V_30 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 320 'sext' 'sext_ln700_3' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i48 %add_ln700_4, %sext_ln700_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 321 'add' 'add_ln700_5' <Predicate = (icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i37 %r_V_31 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 322 'sext' 'sext_ln1192' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 323 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i48 %add_ln700_5, %sext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 323 'add' 'ret_V_1' <Predicate = (icmp_ln74)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 324 [1/1] (0.00ns)   --->   "%exp_result_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_1, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 324 'partselect' 'exp_result_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i32 %exp_result_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 325 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 326 [4/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 326 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 2.10>
ST_72 : Operation 327 [3/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 327 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 2.10>
ST_73 : Operation 328 [2/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 328 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 2.10>
ST_74 : Operation 329 [1/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 329 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 330 [1/1] (0.00ns)   --->   "%s_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_32, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 330 'partselect' 's_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 75 <SV = 70> <Delay = 1.15>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str14) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 331 'specloopname' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 332 'specregionbegin' 'tmp_15' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:75]   --->   Operation 333 'speclooptripcount' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:76]   --->   Operation 334 'specpipeline' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (0.00ns)   --->   "%vout_buffer_V_addr = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln78" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92]   --->   Operation 335 'getelementptr' 'vout_buffer_V_addr' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 336 [1/1] (1.15ns)   --->   "store i32 %s_V, i32* %vout_buffer_V_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92]   --->   Operation 336 'store' <Predicate = (icmp_ln74)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 337 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %tmp_15)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:93]   --->   Operation 337 'specregionend' 'empty_44' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 338 [1/1] (0.00ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 338 'br' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 76 <SV = 31> <Delay = 0.82>
ST_76 : Operation 339 [1/1] (0.82ns)   --->   "%add_ln203_2 = add i64 %empty, %sext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 339 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 340 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %add_ln203_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 340 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 77 <SV = 32> <Delay = 2.92>
ST_77 : Operation 341 [1/1] (2.92ns)   --->   "%gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 341 'writereq' 'gmem_addr_4_wr_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 342 [1/1] (0.60ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.60>

State 78 <SV = 33> <Delay = 1.15>
ST_78 : Operation 343 [1/1] (0.00ns)   --->   "%j5_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]"   --->   Operation 343 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i31 %j5_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 344 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 345 [1/1] (0.85ns)   --->   "%icmp_ln97 = icmp slt i32 %zext_ln97, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 345 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 346 [1/1] (0.66ns)   --->   "%j_3 = add i31 %j5_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 346 'add' 'j_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 347 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %write, label %hls_label_0_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i31 %j5_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 348 'zext' 'zext_ln100' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_78 : Operation 349 [1/1] (0.00ns)   --->   "%vout_buffer_V_addr_1 = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln100" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 349 'getelementptr' 'vout_buffer_V_addr_1' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_78 : Operation 350 [2/2] (1.15ns)   --->   "%vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 350 'load' 'vout_buffer_V_load' <Predicate = (icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 34> <Delay = 1.15>
ST_79 : Operation 351 [1/2] (1.15ns)   --->   "%vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 351 'load' 'vout_buffer_V_load' <Predicate = (icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 35> <Delay = 2.92>
ST_80 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 352 'specloopname' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str15)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 353 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:98]   --->   Operation 354 'speclooptripcount' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:99]   --->   Operation 355 'specpipeline' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 356 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_V_load, i4 -1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 356 'write' <Predicate = (icmp_ln97)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 357 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str15, i32 %tmp_16)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:101]   --->   Operation 357 'specregionend' 'empty_45' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 358 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 358 'br' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 81 <SV = 34> <Delay = 2.92>
ST_81 : Operation 359 [5/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 359 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 35> <Delay = 2.92>
ST_82 : Operation 360 [4/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 360 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 36> <Delay = 2.92>
ST_83 : Operation 361 [3/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 361 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 37> <Delay = 2.92>
ST_84 : Operation 362 [2/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 362 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 38> <Delay = 2.92>
ST_85 : Operation 363 [1/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 363 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 364 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:102]   --->   Operation 364 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader1367" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read              (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_r_V_read           (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in2_V_read             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in1_V_read             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_r_V5               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (zext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in2_V3                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40               (zext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in1_V1                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_41               (zext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_V            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v2_buffer_V            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vout_buffer_V          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln32     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln35     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln36     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln37     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln38     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln39     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v2_buffer_V_addr       (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v2_buffer_V_addr_1     (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v2_buffer_V_addr_2     (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v2_buffer_V_addr_3     (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_57                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln46               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_lshr                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln46_1             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln46            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln46_1          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60                 (bitconcatenate   ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46                (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i_0                    (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln50              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chunk_size             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln50            (select           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111100000]
sext_ln58              (sext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111000000000]
add_ln203              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 00011111111110000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln104              (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (specregionbegin  ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln47 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_rd_req       (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_0                    (phi              ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln55              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j                      (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln55                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 00000000001010000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln55      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln56 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln57      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_V_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln58             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_42               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln203_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 00000000000000111111111100000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_rd_req     (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j3_0                   (phi              ) [ 00000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
zext_ln62              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln62              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_1                    (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln62                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 00000000000000000000010100000000000000000000000000000000000000000000000000000000000000]
specloopname_ln62      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                 (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln64      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln65              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v2_buffer_V_addr_4     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln65             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_43               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sig_V                  (load             ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
r_V_2                  (sext             ) [ 00000000000000000000000000011111111111111111111111111111111111111111111111110000000000]
r_V_19                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
hls_p_V                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61                 (bitselect        ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
sub_ln709              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln709_1           (partselect       ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
trunc_ln709_1          (partselect       ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
t_V                    (load             ) [ 00000000000000000000000000000001111111111111111111111111111111111111111111110000000000]
zext_ln709_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln709_1            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln709             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln709           (select           ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
sext_ln728             (sext             ) [ 00000000000000000000000000000000111000000000000000000000000000000000000000000000000000]
sext_ln728_1           (sext             ) [ 00000000000000000000000000000000111000000000000000000000000000000000000000000000000000]
so_V                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_18                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln728              (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln728              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_1                (bitconcatenate   ) [ 00000000000000000000000000000000000111111111111111111111111111111111111111110000000000]
sext_ln74              (sext             ) [ 00000000000000000000000000000000000111111111111111111111111111111111111111110000000000]
br_ln74                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j4_0                   (phi              ) [ 00000000000000000000000000000000000111111111000000000000000000000000000000000000000000]
zext_ln74              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln74              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_2                    (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln74                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln78              (zext             ) [ 00000000000000000000000000000000000100000000111111111111111111111111111111110000000000]
v1_buffer_V_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000100000000100000000000000000000000000000000000000000]
x_V                    (load             ) [ 00000000000000000000000000000000000100000000010000000000000000000000000000000000000000]
r_V                    (sext             ) [ 00000000000000000000000000000000000100000000001110000000000000000000000000000000000000]
hls_sq_V               (call             ) [ 00000000000000000000000000000000000100000000000001000000000000000000000000000000000000]
r_V_4                  (mul              ) [ 00000000000000000000000000000000000100000000000001111100000000000000000000000000000000]
zext_ln1192            (zext             ) [ 00000000000000000000000000000000000100000000000000111100000000000000000000000000000000]
mul_ln1192             (mul              ) [ 00000000000000000000000000000000000100000000000000000010000000000000000000000000000000]
ret_V                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xo_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000001111111111110000000000000000000]
sext_ln1116            (sext             ) [ 00000000000000000000000000000000000100000000000000000000111111100000000000000000000000]
r_V_20                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x2_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000111111110000000000000000000]
sext_ln1116_1          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000011111110000000000000000000]
r_V_21                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x3_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000000010000000000000000000000]
r_V_22                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x4_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000000010000000000000000000000]
sext_ln1118            (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000001110000000000000000000]
sext_ln1118_1          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000001110000000000000000000]
sext_ln1118_2          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000001111111000000000000000]
r_V_23                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x5_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000000000001000000000000000000]
r_V_24                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x6_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000000000001000000000000000000]
r_V_25                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x7_V                   (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000000000001000000000000000000]
r_V_26                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln700             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_27                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln700_1           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700_2            (add              ) [ 00000000000000000000000000000000000100000000000000000000000000000001111000000000000000]
sext_ln1116_2          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000000000111000000000000000]
sext_ln1116_3          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000000000111000000000000000]
sext_ln1116_4          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000000000111000000000000000]
r_V_28                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700_3            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_29                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln700_2           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700_4            (add              ) [ 00000000000000000000000000000000000100000000000000000000000000000000000100000000000000]
r_V_30                 (mul              ) [ 00000000000000000000000000000000000100000000000000000000000000000000000100000000000000]
r_V_31                 (mul              ) [ 00000000000000000000000000000000000100000000000000000000000000000000000100000000000000]
sext_ln700_3           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700_5            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1192            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_result_V           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1118_3          (sext             ) [ 00000000000000000000000000000000000100000000000000000000000000000000000011100000000000]
r_V_32                 (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_V                    (partselect       ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000010000000000]
specloopname_ln74      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                 (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln75 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln76      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vout_buffer_V_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln92             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_44               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln74                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln203_2            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
gmem_addr_4_wr_req     (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j5_0                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
zext_ln97              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln97              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_3                    (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln97                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln100             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vout_buffer_V_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
vout_buffer_V_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
specloopname_ln97      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                 (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln98 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln99      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln100            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
gmem_addr_4_wr_resp    (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln46                (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="monte_sim_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 16>"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i32.i15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="v1_buffer_V_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v1_buffer_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v2_buffer_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_buffer_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="vout_buffer_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vout_buffer_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="size_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_r_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="in2_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="in1_V_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_V_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_rd_req/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="gmem_addr_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="9"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_readreq_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="32" slack="10"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_2_rd_req/14 "/>
</bind>
</comp>

<comp id="205" class="1004" name="gmem_addr_1_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="9"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/22 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_writeresp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="32" slack="31"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_wr_req/77 gmem_addr_4_wr_resp/81 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln100_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="4"/>
<pin id="219" dir="0" index="2" bw="32" slack="1"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/80 "/>
</bind>
</comp>

<comp id="225" class="1004" name="v2_buffer_V_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_V_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="v2_buffer_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="28"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_V_addr_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="v2_buffer_V_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="28"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_V_addr_2/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="v2_buffer_V_addr_3_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_V_addr_3/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="v1_buffer_V_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="31" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_V_addr/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/12 x_V/43 "/>
</bind>
</comp>

<comp id="269" class="1004" name="v2_buffer_V_addr_4_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="31" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_V_addr_4/23 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="0" index="2" bw="0" slack="28"/>
<pin id="281" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="282" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
<pin id="284" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln65/23 sig_V/24 t_V/29 so_V/33 r_V_18/33 "/>
</bind>
</comp>

<comp id="285" class="1004" name="v1_buffer_V_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="31" slack="0"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_V_addr_1/43 "/>
</bind>
</comp>

<comp id="292" class="1004" name="vout_buffer_V_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="31" slack="32"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vout_buffer_V_addr/75 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln92/75 vout_buffer_V_load/78 "/>
</bind>
</comp>

<comp id="304" class="1004" name="vout_buffer_V_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="31" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vout_buffer_V_addr_1/78 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_0_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="j_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="1"/>
<pin id="324" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_0_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="31" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/10 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j3_0_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="1"/>
<pin id="336" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="j3_0_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/21 "/>
</bind>
</comp>

<comp id="346" class="1005" name="j4_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="31" slack="1"/>
<pin id="348" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j4_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="j4_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="31" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4_0/35 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j5_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="1"/>
<pin id="360" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j5_0 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="j5_0_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_0/78 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_sqrt_fixed_32_16_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="5"/>
<pin id="372" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="hls_sq_V/35 "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sig_V t_V "/>
</bind>
</comp>

<comp id="379" class="1004" name="out_r_V5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="62" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_r_V5/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="62" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="in2_V3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="62" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="3" slack="0"/>
<pin id="397" dir="0" index="3" bw="7" slack="0"/>
<pin id="398" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in2_V3/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="empty_40_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="62" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="in1_V1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="62" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in1_V1/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="empty_41_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="62" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_41/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_57_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln46_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_58_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln46_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_lshr_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="22" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln46_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="22" slack="0"/>
<pin id="462" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_59_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="22" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln46_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="22" slack="0"/>
<pin id="478" dir="0" index="2" bw="22" slack="0"/>
<pin id="479" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln46_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="22" slack="0"/>
<pin id="486" dir="0" index="2" bw="22" slack="0"/>
<pin id="487" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_60_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="22" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln46_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="12" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln50_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="chunk_size_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk_size/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln50_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln58_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln203_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="62" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="gmem_addr_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln55_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="31" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln55_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="8"/>
<pin id="550" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="j_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln58_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="2"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/12 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln203_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="62" slack="10"/>
<pin id="565" dir="0" index="1" bw="32" slack="9"/>
<pin id="566" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="gmem_addr_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln62_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="31" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/21 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln62_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="17"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/21 "/>
</bind>
</comp>

<comp id="582" class="1004" name="j_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/21 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln65_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="31" slack="2"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/23 "/>
</bind>
</comp>

<comp id="593" class="1004" name="r_V_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/26 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/26 "/>
</bind>
</comp>

<comp id="603" class="1004" name="hls_p_V_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="0" index="3" bw="7" slack="0"/>
<pin id="608" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="hls_p_V/29 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_61_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="0" index="2" bw="7" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/29 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln709_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln709/29 "/>
</bind>
</comp>

<comp id="627" class="1004" name="lshr_ln709_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="6" slack="0"/>
<pin id="632" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln709_1/29 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln709_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln709_1/29 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln709_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="31" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln709_1/30 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sub_ln709_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="31" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln709_1/30 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln709_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="31" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln709/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln709_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln709/30 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln728_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/31 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln728_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/31 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/31 "/>
</bind>
</comp>

<comp id="679" class="1004" name="lhs_V_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="48" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/34 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sub_ln728_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="48" slack="0"/>
<pin id="689" dir="0" index="1" bw="48" slack="0"/>
<pin id="690" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln728/34 "/>
</bind>
</comp>

<comp id="693" class="1004" name="lhs_V_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="48" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/34 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln74_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="48" slack="37"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/34 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln74_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/35 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln74_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="29"/>
<pin id="712" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/35 "/>
</bind>
</comp>

<comp id="714" class="1004" name="j_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="31" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/35 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln78_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="31" slack="8"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/43 "/>
</bind>
</comp>

<comp id="725" class="1004" name="r_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/45 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="19"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/45 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln1192_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="24" slack="1"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/49 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="1"/>
<pin id="738" dir="0" index="1" bw="24" slack="0"/>
<pin id="739" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/49 "/>
</bind>
</comp>

<comp id="741" class="1004" name="ret_V_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="20"/>
<pin id="743" dir="0" index="1" bw="64" slack="1"/>
<pin id="744" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/54 "/>
</bind>
</comp>

<comp id="745" class="1004" name="xo_V_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="64" slack="0"/>
<pin id="748" dir="0" index="2" bw="7" slack="0"/>
<pin id="749" dir="0" index="3" bw="7" slack="0"/>
<pin id="750" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xo_V/54 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln1116_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/55 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/55 "/>
</bind>
</comp>

<comp id="764" class="1004" name="x2_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="48" slack="0"/>
<pin id="767" dir="0" index="2" bw="6" slack="0"/>
<pin id="768" dir="0" index="3" bw="7" slack="0"/>
<pin id="769" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x2_V/58 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln1116_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/59 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="4"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/59 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/59 "/>
</bind>
</comp>

<comp id="788" class="1004" name="x3_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="48" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="0" index="3" bw="7" slack="0"/>
<pin id="793" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x3_V/62 "/>
</bind>
</comp>

<comp id="798" class="1004" name="x4_V_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="48" slack="0"/>
<pin id="801" dir="0" index="2" bw="6" slack="0"/>
<pin id="802" dir="0" index="3" bw="7" slack="0"/>
<pin id="803" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x4_V/62 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln1118_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/63 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln1118_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/63 "/>
</bind>
</comp>

<comp id="814" class="1004" name="grp_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="4"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/63 "/>
</bind>
</comp>

<comp id="819" class="1004" name="grp_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/63 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sext_ln1118_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/63 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/63 "/>
</bind>
</comp>

<comp id="834" class="1004" name="grp_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="0" index="1" bw="15" slack="0"/>
<pin id="837" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/63 "/>
</bind>
</comp>

<comp id="840" class="1004" name="x5_V_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="48" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="0" index="3" bw="7" slack="0"/>
<pin id="845" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x5_V/66 "/>
</bind>
</comp>

<comp id="850" class="1004" name="x6_V_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="48" slack="0"/>
<pin id="853" dir="0" index="2" bw="6" slack="0"/>
<pin id="854" dir="0" index="3" bw="7" slack="0"/>
<pin id="855" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x6_V/66 "/>
</bind>
</comp>

<comp id="860" class="1004" name="x7_V_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="48" slack="0"/>
<pin id="863" dir="0" index="2" bw="6" slack="0"/>
<pin id="864" dir="0" index="3" bw="7" slack="0"/>
<pin id="865" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x7_V/66 "/>
</bind>
</comp>

<comp id="870" class="1004" name="r_V_26_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="47" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="8"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_26/66 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln700_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="12"/>
<pin id="879" dir="0" index="1" bw="18" slack="0"/>
<pin id="880" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/66 "/>
</bind>
</comp>

<comp id="882" class="1004" name="shl_ln_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="48" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/66 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sext_ln700_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="47" slack="0"/>
<pin id="892" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/66 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln700_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="48" slack="0"/>
<pin id="896" dir="0" index="1" bw="47" slack="0"/>
<pin id="897" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/66 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln700_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="47" slack="0"/>
<pin id="902" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/66 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln700_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="48" slack="0"/>
<pin id="906" dir="0" index="1" bw="47" slack="0"/>
<pin id="907" dir="1" index="2" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/66 "/>
</bind>
</comp>

<comp id="910" class="1004" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="4"/>
<pin id="912" dir="0" index="1" bw="16" slack="0"/>
<pin id="913" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/67 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln1116_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/67 "/>
</bind>
</comp>

<comp id="918" class="1004" name="grp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="11" slack="0"/>
<pin id="921" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/67 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln1116_3_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/67 "/>
</bind>
</comp>

<comp id="927" class="1004" name="grp_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/67 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln1116_4_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/67 "/>
</bind>
</comp>

<comp id="936" class="1004" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="5" slack="0"/>
<pin id="939" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/67 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln700_3_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="48" slack="4"/>
<pin id="944" dir="0" index="1" bw="48" slack="0"/>
<pin id="945" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/70 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln700_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="43" slack="0"/>
<pin id="949" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/70 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln700_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="48" slack="0"/>
<pin id="953" dir="0" index="1" bw="43" slack="0"/>
<pin id="954" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/70 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sext_ln700_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="40" slack="1"/>
<pin id="959" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/71 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln700_5_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="48" slack="1"/>
<pin id="962" dir="0" index="1" bw="40" slack="0"/>
<pin id="963" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/71 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln1192_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="37" slack="1"/>
<pin id="967" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/71 "/>
</bind>
</comp>

<comp id="968" class="1004" name="ret_V_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="48" slack="0"/>
<pin id="970" dir="0" index="1" bw="37" slack="0"/>
<pin id="971" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/71 "/>
</bind>
</comp>

<comp id="974" class="1004" name="exp_result_V_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="48" slack="0"/>
<pin id="977" dir="0" index="2" bw="6" slack="0"/>
<pin id="978" dir="0" index="3" bw="7" slack="0"/>
<pin id="979" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_result_V/71 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln1118_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/71 "/>
</bind>
</comp>

<comp id="988" class="1004" name="grp_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="37"/>
<pin id="990" dir="0" index="1" bw="32" slack="0"/>
<pin id="991" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/71 "/>
</bind>
</comp>

<comp id="993" class="1004" name="s_V_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="48" slack="0"/>
<pin id="996" dir="0" index="2" bw="6" slack="0"/>
<pin id="997" dir="0" index="3" bw="7" slack="0"/>
<pin id="998" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="s_V/74 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln203_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="62" slack="31"/>
<pin id="1005" dir="0" index="1" bw="32" slack="30"/>
<pin id="1006" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/76 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="gmem_addr_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="0"/>
<pin id="1009" dir="0" index="1" bw="64" slack="0"/>
<pin id="1010" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/76 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln97_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="31" slack="0"/>
<pin id="1015" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/78 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln97_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="32"/>
<pin id="1020" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/78 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="j_3_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="31" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/78 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="zext_ln100_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="31" slack="0"/>
<pin id="1030" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/78 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="size_read_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="1039" class="1005" name="empty_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="64" slack="31"/>
<pin id="1041" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1044" class="1005" name="empty_40_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="64" slack="10"/>
<pin id="1046" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="empty_41_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="64" slack="1"/>
<pin id="1051" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="v2_buffer_V_addr_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="24"/>
<pin id="1056" dir="1" index="1" bw="10" slack="24"/>
</pin_list>
<bind>
<opset="v2_buffer_V_addr "/>
</bind>
</comp>

<comp id="1059" class="1005" name="v2_buffer_V_addr_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="10" slack="28"/>
<pin id="1061" dir="1" index="1" bw="10" slack="28"/>
</pin_list>
<bind>
<opset="v2_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="v2_buffer_V_addr_2_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="10" slack="28"/>
<pin id="1066" dir="1" index="1" bw="10" slack="28"/>
</pin_list>
<bind>
<opset="v2_buffer_V_addr_2 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="v2_buffer_V_addr_3_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="10" slack="19"/>
<pin id="1071" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opset="v2_buffer_V_addr_3 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_60_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="i_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1087" class="1005" name="select_ln50_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="sext_ln58_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="9"/>
<pin id="1100" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln58 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="gmem_addr_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1110" class="1005" name="icmp_ln55_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="j_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="31" slack="0"/>
<pin id="1116" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1119" class="1005" name="gmem_addr_read_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1124" class="1005" name="gmem_addr_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="icmp_ln62_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="j_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="31" slack="0"/>
<pin id="1136" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="gmem_addr_1_read_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1144" class="1005" name="r_V_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="1"/>
<pin id="1146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_61_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="lshr_ln709_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="31" slack="1"/>
<pin id="1158" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln709_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="trunc_ln709_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="31" slack="1"/>
<pin id="1163" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln709_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="select_ln709_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln709 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="sext_ln728_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="48" slack="1"/>
<pin id="1173" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="sext_ln728_1_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="48" slack="1"/>
<pin id="1178" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="lhs_V_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="64" slack="20"/>
<pin id="1183" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="sext_ln74_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="48" slack="37"/>
<pin id="1188" dir="1" index="1" bw="48" slack="37"/>
</pin_list>
<bind>
<opset="sext_ln74 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="icmp_ln74_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="j_2_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="31" slack="0"/>
<pin id="1197" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="zext_ln78_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="64" slack="32"/>
<pin id="1202" dir="1" index="1" bw="64" slack="32"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="v1_buffer_V_addr_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="1"/>
<pin id="1207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v1_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="x_V_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="1215" class="1005" name="r_V_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="64" slack="1"/>
<pin id="1217" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1220" class="1005" name="hls_sq_V_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="24" slack="1"/>
<pin id="1222" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="hls_sq_V "/>
</bind>
</comp>

<comp id="1225" class="1005" name="r_V_4_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="1"/>
<pin id="1227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="zext_ln1192_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="64" slack="1"/>
<pin id="1232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1192 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="mul_ln1192_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="64" slack="1"/>
<pin id="1237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="xo_V_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xo_V "/>
</bind>
</comp>

<comp id="1246" class="1005" name="sext_ln1116_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="48" slack="1"/>
<pin id="1248" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="x2_V_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_V "/>
</bind>
</comp>

<comp id="1259" class="1005" name="sext_ln1116_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="48" slack="1"/>
<pin id="1261" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="x3_V_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3_V "/>
</bind>
</comp>

<comp id="1273" class="1005" name="x4_V_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="1"/>
<pin id="1275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x4_V "/>
</bind>
</comp>

<comp id="1278" class="1005" name="sext_ln1118_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="47" slack="1"/>
<pin id="1280" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="sext_ln1118_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="48" slack="1"/>
<pin id="1285" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="sext_ln1118_2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="48" slack="1"/>
<pin id="1293" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="x5_V_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x5_V "/>
</bind>
</comp>

<comp id="1302" class="1005" name="x6_V_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x6_V "/>
</bind>
</comp>

<comp id="1307" class="1005" name="x7_V_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x7_V "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln700_2_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="48" slack="4"/>
<pin id="1314" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="sext_ln1116_2_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="43" slack="1"/>
<pin id="1319" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_2 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="sext_ln1116_3_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="40" slack="1"/>
<pin id="1324" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_3 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="sext_ln1116_4_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="37" slack="1"/>
<pin id="1329" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_4 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="add_ln700_4_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="48" slack="1"/>
<pin id="1334" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_4 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="r_V_30_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="40" slack="1"/>
<pin id="1339" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="r_V_31_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="37" slack="1"/>
<pin id="1344" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="sext_ln1118_3_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="48" slack="1"/>
<pin id="1349" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="s_V_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V "/>
</bind>
</comp>

<comp id="1357" class="1005" name="gmem_addr_2_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="icmp_ln97_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="j_3_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="31" slack="0"/>
<pin id="1369" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="vout_buffer_V_addr_1_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="10" slack="1"/>
<pin id="1374" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vout_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="vout_buffer_V_load_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="1"/>
<pin id="1379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vout_buffer_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="86" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="142" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="146" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="148" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="224"><net_src comp="150" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="230"><net_src comp="156" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="156" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="156" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="156" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="82" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="118" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="275" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="170" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="379" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="176" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="18" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="393" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="182" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="164" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="164" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="164" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="449" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="429" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="62" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="54" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="480"><net_src comp="435" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="459" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="465" pin="4"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="421" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="475" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="66" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="483" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="68" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="315" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="315" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="315" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="510" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="315" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="326" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="326" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="84" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="322" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="571"><net_src comp="0" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="338" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="338" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="84" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="334" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="596"><net_src comp="374" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="100" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="40" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="102" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="618"><net_src comp="104" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="597" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="102" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="32" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="603" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="106" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="94" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="643"><net_src comp="108" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="597" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="110" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="102" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="654"><net_src comp="32" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="664"><net_src comp="650" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="374" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="666" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="112" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="275" pin="7"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="114" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="691"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="673" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="114" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="275" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="350" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="350" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="84" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="346" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="751"><net_src comp="100" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="120" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="18" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="122" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="40" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="102" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="774" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="774" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="794"><net_src comp="122" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="777" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="40" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="102" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="804"><net_src comp="122" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="782" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="40" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="102" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="811" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="811" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="811" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="808" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="124" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="846"><net_src comp="122" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="814" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="40" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="102" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="856"><net_src comp="122" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="819" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="40" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="102" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="866"><net_src comp="122" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="828" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="40" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="869"><net_src comp="102" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="875"><net_src comp="126" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="128" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="130" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="112" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="877" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="114" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="870" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="882" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="834" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="894" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="132" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="134" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="136" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="940"><net_src comp="933" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="138" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="910" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="918" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="942" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="972"><net_src comp="960" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="980"><net_src comp="122" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="968" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="40" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="983"><net_src comp="102" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="987"><net_src comp="974" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="999"><net_src comp="122" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="988" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="40" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="102" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1011"><net_src comp="0" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="1003" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="362" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1026"><net_src comp="362" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="84" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="362" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1036"><net_src comp="164" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1042"><net_src comp="389" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1047"><net_src comp="403" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1052"><net_src comp="417" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1057"><net_src comp="225" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1062"><net_src comp="233" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1067"><net_src comp="241" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1072"><net_src comp="249" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1077"><net_src comp="491" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1085"><net_src comp="504" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1090"><net_src comp="520" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1096"><net_src comp="1087" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1101"><net_src comp="528" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1107"><net_src comp="537" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1113"><net_src comp="547" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="552" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1122"><net_src comp="194" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1127"><net_src comp="567" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1133"><net_src comp="577" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="582" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1142"><net_src comp="205" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1147"><net_src comp="593" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1154"><net_src comp="613" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1159"><net_src comp="627" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1164"><net_src comp="637" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1169"><net_src comp="659" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1174"><net_src comp="666" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1179"><net_src comp="669" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1184"><net_src comp="693" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1189"><net_src comp="701" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1194"><net_src comp="709" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="714" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1203"><net_src comp="720" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1208"><net_src comp="285" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1213"><net_src comp="263" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1218"><net_src comp="725" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1223"><net_src comp="369" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1228"><net_src comp="728" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1233"><net_src comp="733" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1238"><net_src comp="736" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1243"><net_src comp="745" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1249"><net_src comp="755" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1256"><net_src comp="764" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1262"><net_src comp="774" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1270"><net_src comp="788" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1276"><net_src comp="798" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1281"><net_src comp="808" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1286"><net_src comp="811" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1290"><net_src comp="1283" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1294"><net_src comp="825" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1300"><net_src comp="840" pin="4"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1305"><net_src comp="850" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1310"><net_src comp="860" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1315"><net_src comp="904" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1320"><net_src comp="915" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1325"><net_src comp="924" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1330"><net_src comp="933" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1335"><net_src comp="951" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1340"><net_src comp="927" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1345"><net_src comp="936" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1350"><net_src comp="984" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1355"><net_src comp="993" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1360"><net_src comp="1007" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1366"><net_src comp="1017" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="1022" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1375"><net_src comp="304" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1380"><net_src comp="298" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="216" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {77 80 81 82 83 84 85 }
 - Input state : 
	Port: monte_sim : gmem | {3 4 5 6 7 8 9 11 14 15 16 17 18 19 20 22 }
	Port: monte_sim : in1_V | {1 }
	Port: monte_sim : in2_V | {1 }
	Port: monte_sim : out_r_V | {1 }
	Port: monte_sim : size | {1 }
  - Chain level:
	State 1
		empty : 1
		empty_40 : 1
		empty_41 : 1
		v2_buffer_V_addr : 1
		v2_buffer_V_addr_1 : 1
		v2_buffer_V_addr_2 : 1
		v2_buffer_V_addr_3 : 1
		tmp_58 : 1
		p_lshr : 1
		sub_ln46_1 : 2
		tmp_59 : 1
		select_ln46 : 3
		select_ln46_1 : 4
		tmp_60 : 5
	State 2
		icmp_ln46 : 1
		br_ln46 : 2
		i : 1
		icmp_ln50 : 2
		chunk_size : 1
		select_ln50 : 3
		sext_ln58 : 1
		add_ln203 : 2
		gmem_addr : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		zext_ln55 : 1
		icmp_ln55 : 2
		j : 1
		br_ln55 : 3
	State 11
	State 12
		v1_buffer_V_addr : 1
		store_ln58 : 2
		empty_42 : 1
	State 13
		gmem_addr_1 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		zext_ln62 : 1
		icmp_ln62 : 2
		j_1 : 1
		br_ln62 : 3
	State 22
	State 23
		v2_buffer_V_addr_4 : 1
		store_ln65 : 2
		empty_43 : 1
	State 24
	State 25
	State 26
		r_V_19 : 1
	State 27
	State 28
	State 29
		hls_p_V : 1
		tmp_61 : 1
		sub_ln709 : 2
		lshr_ln709_1 : 3
		trunc_ln709_1 : 1
	State 30
		sub_ln709_1 : 1
		select_ln709 : 2
	State 31
		mul_ln728 : 1
	State 32
	State 33
	State 34
		lhs_V : 1
		sub_ln728 : 2
		lhs_V_1 : 3
		sext_ln74 : 1
	State 35
		zext_ln74 : 1
		icmp_ln74 : 2
		j_2 : 1
		br_ln74 : 3
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		v1_buffer_V_addr_1 : 1
		x_V : 2
	State 44
	State 45
		r_V_4 : 1
	State 46
	State 47
	State 48
	State 49
		mul_ln1192 : 1
	State 50
	State 51
	State 52
	State 53
	State 54
		xo_V : 1
	State 55
		r_V_20 : 1
	State 56
	State 57
	State 58
		x2_V : 1
	State 59
		r_V_21 : 1
		r_V_22 : 1
	State 60
	State 61
	State 62
		x3_V : 1
		x4_V : 1
	State 63
		r_V_23 : 1
		r_V_24 : 1
		r_V_25 : 1
		r_V_27 : 1
	State 64
	State 65
	State 66
		x5_V : 1
		x6_V : 1
		x7_V : 1
		shl_ln : 1
		sext_ln700 : 1
		add_ln700_1 : 2
		sext_ln700_1 : 1
		add_ln700_2 : 3
	State 67
		r_V_29 : 1
		r_V_30 : 1
		r_V_31 : 1
	State 68
	State 69
	State 70
		add_ln700_3 : 1
		sext_ln700_2 : 1
		add_ln700_4 : 2
	State 71
		add_ln700_5 : 1
		ret_V_1 : 2
		exp_result_V : 3
		sext_ln1118_3 : 4
		r_V_32 : 5
	State 72
	State 73
	State 74
		s_V : 1
	State 75
		store_ln92 : 1
		empty_44 : 1
	State 76
		gmem_addr_2 : 1
	State 77
	State 78
		zext_ln97 : 1
		icmp_ln97 : 2
		j_3 : 1
		br_ln97 : 3
		zext_ln100 : 1
		vout_buffer_V_addr_1 : 2
		vout_buffer_V_load : 3
	State 79
	State 80
		empty_45 : 1
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_16_s_fu_369 |    0    |   988   |   5225  |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_597          |    4    |   231   |    49   |
|          |           grp_fu_673          |    4    |   231   |    49   |
|          |           grp_fu_728          |    4    |   231   |    49   |
|          |           grp_fu_736          |    4    |   441   |   249   |
|          |           grp_fu_758          |    4    |   231   |    49   |
|          |           grp_fu_777          |    4    |   231   |    49   |
|          |           grp_fu_782          |    4    |   231   |    49   |
|    mul   |           grp_fu_814          |    4    |   231   |    49   |
|          |           grp_fu_819          |    4    |   231   |    49   |
|          |           grp_fu_828          |    4    |   231   |    49   |
|          |           grp_fu_834          |    4    |   231   |    49   |
|          |           grp_fu_910          |    4    |   231   |    49   |
|          |           grp_fu_918          |    4    |   231   |    49   |
|          |           grp_fu_927          |    4    |   231   |    49   |
|          |           grp_fu_936          |    4    |   231   |    49   |
|          |           grp_fu_988          |    4    |   231   |    49   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln46_fu_429        |    0    |    0    |    32   |
|          |            i_fu_504           |    0    |    0    |    32   |
|          |        add_ln203_fu_532       |    0    |    0    |    62   |
|          |            j_fu_552           |    0    |    0    |    31   |
|          |       add_ln203_1_fu_563      |    0    |    0    |    62   |
|          |           j_1_fu_582          |    0    |    0    |    31   |
|          |           j_2_fu_714          |    0    |    0    |    31   |
|          |          ret_V_fu_741         |    0    |    0    |    64   |
|    add   |        add_ln700_fu_877       |    0    |    0    |    32   |
|          |       add_ln700_1_fu_894      |    0    |    0    |    48   |
|          |       add_ln700_2_fu_904      |    0    |    0    |    48   |
|          |       add_ln700_3_fu_942      |    0    |    0    |    48   |
|          |       add_ln700_4_fu_951      |    0    |    0    |    48   |
|          |       add_ln700_5_fu_960      |    0    |    0    |    48   |
|          |         ret_V_1_fu_968        |    0    |    0    |    48   |
|          |      add_ln203_2_fu_1003      |    0    |    0    |    62   |
|          |          j_3_fu_1022          |    0    |    0    |    31   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln46_fu_443        |    0    |    0    |    32   |
|          |       sub_ln46_1_fu_459       |    0    |    0    |    22   |
|    sub   |       chunk_size_fu_515       |    0    |    0    |    32   |
|          |        sub_ln709_fu_621       |    0    |    0    |    32   |
|          |       sub_ln709_1_fu_650      |    0    |    0    |    31   |
|          |        sub_ln728_fu_687       |    0    |    0    |    48   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln46_fu_499       |    0    |    0    |    20   |
|          |        icmp_ln50_fu_510       |    0    |    0    |    20   |
|   icmp   |        icmp_ln55_fu_547       |    0    |    0    |    20   |
|          |        icmp_ln62_fu_577       |    0    |    0    |    20   |
|          |        icmp_ln74_fu_709       |    0    |    0    |    20   |
|          |       icmp_ln97_fu_1017       |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln46_fu_475      |    0    |    0    |    22   |
|  select  |      select_ln46_1_fu_483     |    0    |    0    |    22   |
|          |       select_ln50_fu_520      |    0    |    0    |    32   |
|          |      select_ln709_fu_659      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |     size_read_read_fu_164     |    0    |    0    |    0    |
|          |    out_r_V_read_read_fu_170   |    0    |    0    |    0    |
|   read   |     in2_V_read_read_fu_176    |    0    |    0    |    0    |
|          |     in1_V_read_read_fu_182    |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_194  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_205 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_188      |    0    |    0    |    0    |
|          |       grp_readreq_fu_199      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_210     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln100_write_fu_216   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        out_r_V5_fu_379        |    0    |    0    |    0    |
|          |         in2_V3_fu_393         |    0    |    0    |    0    |
|          |         in1_V1_fu_407         |    0    |    0    |    0    |
|          |         p_lshr_fu_449         |    0    |    0    |    0    |
|          |         tmp_59_fu_465         |    0    |    0    |    0    |
|          |         hls_p_V_fu_603        |    0    |    0    |    0    |
|          |      lshr_ln709_1_fu_627      |    0    |    0    |    0    |
|          |      trunc_ln709_1_fu_637     |    0    |    0    |    0    |
|partselect|          xo_V_fu_745          |    0    |    0    |    0    |
|          |          x2_V_fu_764          |    0    |    0    |    0    |
|          |          x3_V_fu_788          |    0    |    0    |    0    |
|          |          x4_V_fu_798          |    0    |    0    |    0    |
|          |          x5_V_fu_840          |    0    |    0    |    0    |
|          |          x6_V_fu_850          |    0    |    0    |    0    |
|          |          x7_V_fu_860          |    0    |    0    |    0    |
|          |      exp_result_V_fu_974      |    0    |    0    |    0    |
|          |           s_V_fu_993          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_389         |    0    |    0    |    0    |
|          |        empty_40_fu_403        |    0    |    0    |    0    |
|          |        empty_41_fu_417        |    0    |    0    |    0    |
|          |        zext_ln55_fu_543       |    0    |    0    |    0    |
|          |        zext_ln58_fu_558       |    0    |    0    |    0    |
|          |        zext_ln62_fu_573       |    0    |    0    |    0    |
|   zext   |        zext_ln65_fu_588       |    0    |    0    |    0    |
|          |      zext_ln709_1_fu_647      |    0    |    0    |    0    |
|          |       zext_ln709_fu_656       |    0    |    0    |    0    |
|          |        zext_ln74_fu_705       |    0    |    0    |    0    |
|          |        zext_ln78_fu_720       |    0    |    0    |    0    |
|          |       zext_ln1192_fu_733      |    0    |    0    |    0    |
|          |       zext_ln97_fu_1013       |    0    |    0    |    0    |
|          |       zext_ln100_fu_1028      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_57_fu_421         |    0    |    0    |    0    |
| bitselect|         tmp_58_fu_435         |    0    |    0    |    0    |
|          |         tmp_61_fu_613         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_60_fu_491         |    0    |    0    |    0    |
|          |          lhs_V_fu_679         |    0    |    0    |    0    |
|bitconcatenate|         lhs_V_1_fu_693        |    0    |    0    |    0    |
|          |         r_V_26_fu_870         |    0    |    0    |    0    |
|          |         shl_ln_fu_882         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln58_fu_528       |    0    |    0    |    0    |
|          |          r_V_2_fu_593         |    0    |    0    |    0    |
|          |       sext_ln728_fu_666       |    0    |    0    |    0    |
|          |      sext_ln728_1_fu_669      |    0    |    0    |    0    |
|          |        sext_ln74_fu_701       |    0    |    0    |    0    |
|          |           r_V_fu_725          |    0    |    0    |    0    |
|          |       sext_ln1116_fu_755      |    0    |    0    |    0    |
|          |      sext_ln1116_1_fu_774     |    0    |    0    |    0    |
|          |       sext_ln1118_fu_808      |    0    |    0    |    0    |
|   sext   |      sext_ln1118_1_fu_811     |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_825     |    0    |    0    |    0    |
|          |       sext_ln700_fu_890       |    0    |    0    |    0    |
|          |      sext_ln700_1_fu_900      |    0    |    0    |    0    |
|          |      sext_ln1116_2_fu_915     |    0    |    0    |    0    |
|          |      sext_ln1116_3_fu_924     |    0    |    0    |    0    |
|          |      sext_ln1116_4_fu_933     |    0    |    0    |    0    |
|          |      sext_ln700_2_fu_947      |    0    |    0    |    0    |
|          |      sext_ln700_3_fu_957      |    0    |    0    |    0    |
|          |       sext_ln1192_fu_965      |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_984     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    64   |   4894  |   7392  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| v1_buffer_V |    2   |    0   |    0   |    0   |
| v2_buffer_V |    2   |    0   |    0   |    0   |
|vout_buffer_V|    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    6   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln700_2_reg_1312    |   48   |
|     add_ln700_4_reg_1332    |   48   |
|      empty_40_reg_1044      |   64   |
|      empty_41_reg_1049      |   64   |
|        empty_reg_1039       |   64   |
|  gmem_addr_1_read_reg_1139  |   32   |
|     gmem_addr_1_reg_1124    |   32   |
|     gmem_addr_2_reg_1357    |   32   |
|   gmem_addr_read_reg_1119   |   32   |
|      gmem_addr_reg_1104     |   32   |
|      hls_sq_V_reg_1220      |   24   |
|         i_0_reg_311         |   32   |
|          i_reg_1082         |   32   |
|      icmp_ln55_reg_1110     |    1   |
|      icmp_ln62_reg_1130     |    1   |
|      icmp_ln74_reg_1191     |    1   |
|      icmp_ln97_reg_1363     |    1   |
|         j3_0_reg_334        |   31   |
|         j4_0_reg_346        |   31   |
|         j5_0_reg_358        |   31   |
|         j_0_reg_322         |   31   |
|         j_1_reg_1134        |   31   |
|         j_2_reg_1195        |   31   |
|         j_3_reg_1367        |   31   |
|          j_reg_1114         |   31   |
|       lhs_V_1_reg_1181      |   64   |
|    lshr_ln709_1_reg_1156    |   31   |
|     mul_ln1192_reg_1235     |   64   |
|        r_V_2_reg_1144       |   64   |
|       r_V_30_reg_1337       |   40   |
|       r_V_31_reg_1342       |   37   |
|        r_V_4_reg_1225       |   64   |
|         r_V_reg_1215        |   64   |
|           reg_374           |   32   |
|         s_V_reg_1352        |   32   |
|     select_ln50_reg_1087    |   32   |
|    select_ln709_reg_1166    |   32   |
|    sext_ln1116_1_reg_1259   |   48   |
|    sext_ln1116_2_reg_1317   |   43   |
|    sext_ln1116_3_reg_1322   |   40   |
|    sext_ln1116_4_reg_1327   |   37   |
|     sext_ln1116_reg_1246    |   48   |
|    sext_ln1118_1_reg_1283   |   48   |
|    sext_ln1118_2_reg_1291   |   48   |
|    sext_ln1118_3_reg_1347   |   48   |
|     sext_ln1118_reg_1278    |   47   |
|      sext_ln58_reg_1098     |   64   |
|    sext_ln728_1_reg_1176    |   48   |
|     sext_ln728_reg_1171     |   48   |
|      sext_ln74_reg_1186     |   48   |
|      size_read_reg_1033     |   32   |
|       tmp_60_reg_1074       |   32   |
|       tmp_61_reg_1151       |    1   |
|    trunc_ln709_1_reg_1161   |   31   |
| v1_buffer_V_addr_1_reg_1205 |   10   |
| v2_buffer_V_addr_1_reg_1059 |   10   |
| v2_buffer_V_addr_2_reg_1064 |   10   |
| v2_buffer_V_addr_3_reg_1069 |   10   |
|  v2_buffer_V_addr_reg_1054  |   10   |
|vout_buffer_V_addr_1_reg_1372|   10   |
| vout_buffer_V_load_reg_1377 |   32   |
|        x2_V_reg_1253        |   32   |
|        x3_V_reg_1267        |   32   |
|        x4_V_reg_1273        |   32   |
|        x5_V_reg_1297        |   32   |
|        x6_V_reg_1302        |   32   |
|        x7_V_reg_1307        |   32   |
|         x_V_reg_1210        |   32   |
|        xo_V_reg_1240        |   32   |
|     zext_ln1192_reg_1230    |   64   |
|      zext_ln78_reg_1200     |   64   |
+-----------------------------+--------+
|            Total            |  2531  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_210 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_263  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_275  |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_298  |  p0  |   3  |  10  |   30   ||    15   |
|      j_0_reg_322     |  p0  |   2  |  31  |   62   ||    9    |
|     j3_0_reg_334     |  p0  |   2  |  31  |   62   ||    9    |
|     j4_0_reg_346     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_597      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_597      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_673      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_673      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_728      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_736      |  p1  |   2  |  24  |   48   ||    9    |
|      grp_fu_758      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_758      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_777      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_782      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_782      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_814      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_819      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_819      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_828      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_828      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_834      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_918      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_927      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_936      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_988      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1616  ||  16.941 ||   267   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   64   |    -   |  4894  |  7392  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   267  |    -   |
|  Register |    -   |    -   |    -   |  2531  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   64   |   16   |  7425  |  7659  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
