Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4a430885d51e456f84427c791a23a9a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TxTestBench_behav xil_defaultlib.TxTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'serialIn' [C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/Tx.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'increment' [C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/SlowerClock.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShiftRegister
Compiling module xil_defaultlib.ModNCounter(N=833,WIDTH=16)
Compiling module xil_defaultlib.SlowerClock
Compiling module xil_defaultlib.ModNCounter
Compiling module xil_defaultlib.EdgeDetector
Compiling module xil_defaultlib.TxController
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.TxTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TxTestBench_behav
