$date
	Wed Nov 28 01:22:47 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & d $end
$var wire 1 ' en $end
$var wire 1 " qbar $end
$var wire 1 ( reset $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
1)
1!
1#
1&
0%
0(
0$
0'
#10
1"
0)
0!
0#
0&
1$
1'
#15
0"
1)
1!
1#
1&
#20
1"
0)
0!
0#
0&
#25
0"
1)
1!
1#
1&
#30
1"
0)
0!
0#
0&
#35
