Command: ./simv -l simv2.log
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jul 21 01:46 2019
*Verdi3* Loading libsscore_vcs201403.so
*Verdi3* : Enable Parallel Dumping.
----------------------------------------------------------------
UVM-1.1d.VCS
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

VCD+ Writer I-2014.03 Copyright (c) 1991-2014 by Synopsys Inc.
FSDB Dumper for VCS, Release Verdi3_I-2014.03-SP1, Linux, 05/28/2014
(C) 1996 - 2014 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The FSDB dumper support is still in beta stage for the simulator   *
*  version that you are running. For any abnormal behavior, please    *
*  contact Synopsys support for assistance.                           *
***********************************************************************
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'novas.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
UVM_INFO @ 0: reporter [RNTST] Running test reg_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
-------------------------------------------------------------------
Name                       Type                         Size  Value
-------------------------------------------------------------------
uvm_test_top               reg_test                     -     @461 
  env_inst                 env                          -     @469 
    agent_inst             agent                        -     @522 
      an_port              uvm_analysis_port            -     @534 
      drv_inst             drv                          -     @543 
        rsp_port           uvm_analysis_port            -     @560 
        seq_item_port      uvm_seq_item_pull_port       -     @551 
      mon_inst             mon                          -     @692 
        an_port            uvm_analysis_port            -     @701 
      sqr_inst             uvm_sequencer                -     @569 
        rsp_export         uvm_analysis_export          -     @577 
        seq_item_export    uvm_seq_item_pull_imp        -     @683 
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    predict                uvm_reg_predictor #(packet)  -     @491 
      bus_in               uvm_analysis_imp             -     @503 
      reg_ap               uvm_analysis_port            -     @512 
-------------------------------------------------------------------

UVM_ERROR packet_reg_sequence.sv(58) @ 0: uvm_test_top.env_inst.agent_inst.sqr_inst@@reg_seq [ERROR] ral block is not setted
                   0============================= process 1 =============================
                  10============================= write value = 00000037 =============================
                  10============================= des_val = 00000037 =============================
                  10============================= mirror_val = 00000037 =============================
                  30============================= read_val = 00000037 =============================
                  30============================= process 2 =============================
                  30============================= set value = 00000056 =============================
                  30============================= get val = 00000056 =============================
                  30============================= mirror_val = 00000037 =============================
                  50============================= update the dut =============================
                  70============================= read_val = 00000056 =============================
                  70============================= process 3 =============================
                  70============================= predict value = 000000a7 =============================
                  70============================= get the predict val = 000000a7 =============================
                  70============================= mirror_val = 000000a7 =============================
                  70============================= update the dut =============================
                  90============================= read_val = 000000a7 =============================
                  90============================= process 4 =============================
                  90============================= thorough back door = 000000ff =============================
                  90============================= get val = 000000a7 =============================
                  90============================= mirror_val = 000000a7 =============================
                 110============================= update the ral through mirror method=============================
                 130============================= read_val = 000000ff =============================
                 130=============================after mirror method get val = 000000ff =============================
                 130============================= after mirror method mirror_val = 000000ff =============================
UVM_INFO /usr/synopsys/I-2014.03/etc/uvm/src/base/uvm_objection.svh(1268) @ 2300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    3
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[ERROR]     1
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
$finish called from file "/usr/synopsys/I-2014.03/etc/uvm/src/base/uvm_root.svh", line 438.
$finish at simulation time                 2300
           V C S   S i m u l a t i o n   R e p o r t 
Time: 230000 ps
CPU Time:      0.800 seconds;       Data structure size:   0.3Mb
Sun Jul 21 01:46:09 2019
