// Seed: 1225714294
module module_0 (
    output wor id_0,
    output uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    output tri1 id_7,
    output wor id_8,
    output uwire id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    output wire id_16,
    input wire id_17,
    output uwire id_18,
    input supply0 id_19,
    input tri1 id_20,
    output tri1 id_21,
    input wor id_22,
    input supply1 id_23
);
  wire id_25, id_26;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd35
) (
    input supply0 id_0,
    output tri1 id_1,
    output tri id_2,
    output wor id_3,
    input supply0 _id_4,
    output supply1 id_5,
    output uwire id_6,
    input supply0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    input wor id_12
);
  wire [id_4 : -1] id_14;
  assign id_11 = 1;
  wire id_15;
  assign id_11#(
      .id_8 (1 == -1),
      .id_10(1)
  ) = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_12,
      id_7,
      id_8,
      id_8,
      id_6,
      id_5,
      id_3,
      id_2,
      id_10,
      id_0,
      id_3,
      id_12,
      id_0,
      id_12,
      id_6,
      id_0,
      id_3,
      id_12,
      id_0,
      id_6,
      id_10,
      id_8
  );
endmodule
