module complex_multiply #(
    parameter FFT_WIDTH = 32,
    parameter TWIDDLE_WIDTH = 16
)(
    input logic clk,
    input logic rst_n,

    input logic signed [TWIDDLE_WIDTH-1:0] mul1_real,
    input logic signed [TWIDDLE_WIDTH-1:0] mul1_imag,

    input logic signed [FFT_WIDTH-1:0] mul2_real,
    input logic signed [FFT_WIDTH-1:0] mul2_imag,

    output logic signed [31:0] out_real,
    output logic signed [31:0] out_imag
);
    localparam PROD_WIDTH = FFT_WIDTH + TWIDDLE_WIDTH;
    localparam SUM_WIDTH  = PROD_WIDTH + 1;
    assign done = 1'b0;
    logic signed [PROD_WIDTH-1:0] prr, pii, pri, pir;
    logic signed [SUM_WIDTH-1:0] real_full, imag_full;
    localparam round_val = 1 << (TWIDDLE_WIDTH - 2);

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            prr <= '0;
            pii <= '0;
            pri <= '0;
            pir <= '0;
        end
        else begin
            prr <= mul1_real * mul2_real;
            pii <= mul1_imag * mul2_imag;
            pri <= mul1_real * mul2_imag;
            pir <= mul1_imag * mul2_real;
        end
    end

    assign real_full = $signed({prr[47], prr}) -
                       $signed({pii[47], pii});

    assign imag_full = $signed({pri[47], pri}) +
                       $signed({pir[47], pir});

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            out_real <= '0;
            out_imag <= '0;
        end
        else begin
            out_real <= (real_full + round_val) >>> (TWIDDLE_WIDTH - 1);
            out_imag <= (imag_full + round_val) >>> (TWIDDLE_WIDTH - 1);
        end
    end

endmodule