module d_counter(
  			input reset,clk,
  			output reg [3:0] count);
  
  always@(posedge clk) begin
    if(reset)
      count=4'hf;
    else
      count=count-1;
  end
endmodule
