/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _00_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 10'h000;
    else _00_ <= { in_data[44:43], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign out_data[9:0] = _00_;
  assign celloutsig_0_0z = in_data[26:23] >= in_data[29:26];
  assign celloutsig_1_0z = in_data[157:155] >= in_data[158:156];
  assign celloutsig_1_1z = { in_data[157:153], celloutsig_1_0z } >= { in_data[175:171], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[137:121], celloutsig_1_1z } >= in_data[143:126];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } >= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[144:140], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } >= { in_data[148:145], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } >= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[117:114], celloutsig_1_1z } >= in_data[154:150];
  assign celloutsig_1_8z = { in_data[160:157], celloutsig_1_4z } >= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[20:14] >= in_data[82:76];
  assign celloutsig_1_9z = { in_data[187:184], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z } >= { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_7z[7:1], celloutsig_1_9z } >= { celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[4:2], celloutsig_1_10z[2], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_15z = { in_data[108], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[7], celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[4:2], celloutsig_1_10z[2], celloutsig_1_10z[0], celloutsig_1_11z, celloutsig_1_4z } >= { celloutsig_1_12z[5:1], celloutsig_1_7z[10:1], celloutsig_1_7z[1] };
  assign celloutsig_1_18z = in_data[148:142] >= { celloutsig_1_7z[5:1], celloutsig_1_7z[1], celloutsig_1_15z };
  assign celloutsig_1_19z = in_data[165:157] >= { in_data[132:127], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[85:78], celloutsig_0_0z } >= { in_data[19:14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_1_7z[1], celloutsig_1_7z[10:2] } = ~ { celloutsig_1_3z, in_data[178:170] };
  assign { celloutsig_1_10z[0], celloutsig_1_10z[7], celloutsig_1_10z[2], celloutsig_1_10z[3], celloutsig_1_10z[4], celloutsig_1_10z[10] } = ~ { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_1_12z[1], celloutsig_1_12z[5:4], celloutsig_1_12z[2], celloutsig_1_12z[3] } = ~ { celloutsig_1_9z, celloutsig_1_7z[8], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_10z[9:8], celloutsig_1_10z[6:5], celloutsig_1_10z[1] } = { celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[10], celloutsig_1_10z[2] };
  assign celloutsig_1_12z[0] = celloutsig_1_12z[1];
  assign celloutsig_1_7z[0] = celloutsig_1_7z[1];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
