// Seed: 1992830081
module module_0;
  id_1 :
  assert property (@(1) 1) id_1 <= "";
  tri0 id_2;
  assign id_2 = 1'b0 <= id_1;
  always id_2 = id_2 ? 1 : id_2 + 1'b0;
  reg id_3, id_4;
  assign id_3 = id_1;
  assign id_1 = id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  function id_8;
    input id_9;
    id_3 <= 1;
  endfunction
  module_0();
  tri id_10 = 1;
endmodule
