Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Feb 21 19:15:39 2019
| Host             : Junhuai running 64-bit major release  (build 9200)
| Command          : report_power -file MipsCPU_Top_power_routed.rpt -pb MipsCPU_Top_power_summary_routed.pb -rpx MipsCPU_Top_power_routed.rpx
| Design           : MipsCPU_Top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 710.999 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 710.203                           |
| Device Static (W)        | 0.797                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |   276.502 |    69283 |       --- |             --- |
|   LUT as Logic           |   267.732 |    23826 |     63400 |           37.58 |
|   CARRY4                 |     5.681 |      943 |     15850 |            5.95 |
|   F7/F8 Muxes            |     2.601 |     6532 |     63400 |           10.30 |
|   LUT as Distributed RAM |     0.407 |       48 |     19000 |            0.25 |
|   Register               |     0.072 |    33106 |    126800 |           26.11 |
|   BUFG                   |     0.009 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       28 |       --- |             --- |
| Signals                  |   429.613 |    52405 |       --- |             --- |
| DSPs                     |     2.607 |        3 |       240 |            1.25 |
| I/O                      |     1.477 |       24 |       210 |           11.43 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |   710.997 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   709.308 |     708.745 |      0.563 |
| Vccaux    |       1.800 |     0.146 |       0.053 |      0.093 |
| Vcco33    |       3.300 |     0.416 |       0.412 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| MipsCPU_Top                    |   710.200 |
|   clock_divider                |     0.202 |
|   cmp_syscall                  |    <0.001 |
|   contorller                   |   435.726 |
|   data_ram                     |    70.490 |
|   enable_pc                    |     0.016 |
|     pc_enable_reg              |     0.016 |
|   led_display                  |    53.734 |
|     display_divider            |     0.183 |
|   leddata                      |    27.262 |
|     a0_reg                     |    <0.001 |
|     branch_counter             |    <0.001 |
|     cycle_counter              |    27.245 |
|     jmp_counter                |     0.018 |
|   lh_data                      |     0.302 |
|   mips_alu                     |    31.091 |
|   mips_regfile                 |    58.822 |
|     RegGroup_reg_r1_0_31_0_5   |     0.239 |
|     RegGroup_reg_r1_0_31_12_17 |     0.245 |
|     RegGroup_reg_r1_0_31_18_23 |     0.246 |
|     RegGroup_reg_r1_0_31_24_29 |     0.233 |
|     RegGroup_reg_r1_0_31_30_31 |     0.080 |
|     RegGroup_reg_r1_0_31_6_11  |     0.250 |
|     RegGroup_reg_r2_0_31_0_5   |     0.271 |
|     RegGroup_reg_r2_0_31_12_17 |     0.284 |
|     RegGroup_reg_r2_0_31_18_23 |     0.275 |
|     RegGroup_reg_r2_0_31_24_29 |     0.261 |
|     RegGroup_reg_r2_0_31_30_31 |     0.072 |
|     RegGroup_reg_r2_0_31_6_11  |     0.294 |
|   pc_path                      |    13.582 |
|     pc_reg                     |    13.582 |
|   s_divider                    |     0.165 |
|   sel_alu_y                    |     5.920 |
|   sel_r1                       |     0.015 |
|   sel_r2                       |     0.063 |
|   sel_regwrite                 |     0.226 |
|   sel_regwrite_data            |     0.551 |
|   sel_shamt                    |     0.557 |
|   sel_wireback_data            |     0.400 |
+--------------------------------+-----------+


