INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/info_ram_addr_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module info_ram_addr_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/tx_top.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/info_block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module info_block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_filter/tx_filter.srcs/sources_1/new/tx_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/tx_top.srcs/sources_1/new/splitter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/fcsg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/tx_top.srcs/sources_1/new/tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/tx_top.srcs/sim_1/new/tb_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_top/tx_top.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
