In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_gcc_-O2:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
       0:	stp	x29, x30, [sp, #-160]!
       4:	mov	w6, #0x1                   	// #1
       8:	mov	x5, #0x1                   	// #1
       c:	mov	x29, sp
      10:	stp	x19, x20, [sp, #16]
      14:	mov	x19, x8
      18:	stp	x21, x22, [sp, #32]
      1c:	add	x21, x8, #0x38
      20:	mov	x0, x21
      24:	stp	x23, x24, [sp, #48]
      28:	ldr	x1, [x8, #24]
      2c:	str	wzr, [x8, #4]
      30:	ldrh	w3, [x8]
      34:	ldrb	w2, [x8, #8]
      38:	and	x1, x1, #0xff800000
      3c:	ldrb	w4, [x8, #16]
      40:	and	w3, w3, #0xfffffe00
      44:	and	w2, w2, #0xfffffff8
      48:	orr	w3, w3, #0x10
      4c:	orr	w2, w2, w6
      50:	orr	x1, x1, #0x8
      54:	and	w4, w4, #0xfffffffc
      58:	strh	w3, [x8]
      5c:	strb	w2, [x8, #8]
      60:	str	w6, [x8, #12]
      64:	strb	w4, [x8, #16]
      68:	str	wzr, [x8, #20]
      6c:	stp	x1, x5, [x8, #24]
      70:	stp	x5, xzr, [x8, #40]
      74:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
      78:	adrp	x2, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
      7c:	add	x1, x2, #0x0
      80:	ldrb	w0, [x19]
      84:	ldr	w3, [x1, #136]
      88:	str	w3, [x19, #32]
      8c:	ldrb	w3, [x1, #744]
      90:	bfi	w0, w3, #1, #1
      94:	strb	w0, [x19]
      98:	ldrb	w3, [x1, #944]
      9c:	bfi	w0, w3, #2, #1
      a0:	strb	w0, [x19]
      a4:	ldrb	w3, [x1, #1144]
      a8:	bfi	w0, w3, #3, #1
      ac:	strb	w0, [x19]
      b0:	ldrb	w3, [x1, #1344]
      b4:	bfi	w0, w3, #5, #1
      b8:	strb	w0, [x19]
      bc:	ldrb	w3, [x1, #1544]
      c0:	bfi	w0, w3, #4, #1
      c4:	strb	w0, [x19]
      c8:	ldr	w3, [x1, #1744]
      cc:	str	w3, [x19, #48]
      d0:	ldrb	w3, [x1, #2352]
      d4:	bfi	w0, w3, #6, #1
      d8:	strb	w0, [x19]
      dc:	ldr	w0, [x1, #2552]
      e0:	cbz	w0, e8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0xe8>
      e4:	str	w0, [x19, #28]
      e8:	add	x2, x2, #0x0
      ec:	ldrb	w6, [x19]
      f0:	ldrb	w5, [x19, #1]
      f4:	add	x7, x2, #0xfb8
      f8:	ldrb	w4, [x19, #8]
      fc:	adrp	x23, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     100:	ldrb	w8, [x2, #3160]
     104:	add	x20, x23, #0x0
     108:	ldrb	w3, [x19, #16]
     10c:	add	x22, sp, #0x40
     110:	ldrb	w1, [x19, #24]
     114:	mov	x0, x22
     118:	bfi	w6, w8, #7, #1
     11c:	strb	w6, [x19]
     120:	ldrb	w6, [x2, #3360]
     124:	bfxil	w5, w6, #0, #1
     128:	strb	w5, [x19, #1]
     12c:	ldr	w5, [x2, #3560]
     130:	str	w5, [x19, #4]
     134:	ldrb	w5, [x2, #3760]
     138:	bfxil	w4, w5, #0, #1
     13c:	strb	w4, [x19, #8]
     140:	ldrb	w2, [x2, #3960]
     144:	eor	w2, w2, #0x1
     148:	bfxil	w3, w2, #0, #1
     14c:	strb	w3, [x19, #16]
     150:	ldrb	w2, [x7, #136]
     154:	bfxil	w1, w2, #0, #1
     158:	strb	w1, [x19, #24]
     15c:	ldrb	w2, [x20, #8]
     160:	bfi	w1, w2, #2, #1
     164:	strb	w1, [x19, #24]
     168:	ldrb	w2, [x20, #208]
     16c:	bfi	w1, w2, #1, #1
     170:	strb	w1, [x19, #24]
     174:	ldrb	w2, [x20, #408]
     178:	bfi	w1, w2, #3, #1
     17c:	strb	w1, [x19, #24]
     180:	ldr	w2, [x20, #608]
     184:	ldrh	w1, [x19, #24]
     188:	bfi	w1, w2, #6, #8
     18c:	strh	w1, [x19, #24]
     190:	ldrh	w1, [x20, #680]
     194:	ldrb	w3, [x20, #808]
     198:	cmp	w1, #0x0
     19c:	ldrb	w2, [x19, #25]
     1a0:	cset	w1, ne  // ne = any
     1a4:	ubfiz	w3, w3, #6, #2
     1a8:	and	w2, w2, #0x3f
     1ac:	orr	w1, w3, w1, lsl #7
     1b0:	orr	w1, w1, w2
     1b4:	strb	w1, [x19, #25]
     1b8:	ldr	w1, [x20, #1008]
     1bc:	str	w1, [x19, #52]
     1c0:	ldrb	w2, [x20, #1616]
     1c4:	ldrb	w1, [x19, #26]
     1c8:	bfi	w1, w2, #1, #1
     1cc:	strb	w1, [x19, #26]
     1d0:	ldrb	w2, [x20, #1816]
     1d4:	bfi	w1, w2, #4, #1
     1d8:	strb	w1, [x19, #26]
     1dc:	ldrb	w2, [x20, #2016]
     1e0:	bfi	w1, w2, #5, #1
     1e4:	strb	w1, [x19, #26]
     1e8:	ldrb	w2, [x20, #2216]
     1ec:	bfi	w1, w2, #6, #1
     1f0:	strb	w1, [x19, #26]
     1f4:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     1f8:	ldrb	w4, [x20, #2416]
     1fc:	mov	w5, #0x281                 	// #641
     200:	ldrb	w2, [x20, #2616]
     204:	mov	w6, #0xfffffd7e            	// #-642
     208:	ldrb	w0, [x20, #3016]
     20c:	add	x1, x20, #0xc90
     210:	ldrh	w3, [sp, #64]
     214:	orr	w2, w4, w2, lsl #7
     218:	ldr	w4, [x20, #2816]
     21c:	ubfiz	w0, w0, #9, #7
     220:	and	w3, w3, w6
     224:	orr	w2, w2, w0
     228:	add	x0, x22, #0x8
     22c:	and	w2, w2, w5
     230:	str	w4, [sp, #68]
     234:	orr	w2, w2, w3
     238:	strh	w2, [sp, #64]
     23c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     240:	ldrb	w7, [x20, #3472]
     244:	add	x8, x22, #0x18
     248:	ldrb	w2, [sp, #64]
     24c:	ldrb	w6, [x20, #3672]
     250:	ldrb	w0, [x20, #3872]
     254:	bfi	w2, w7, #2, #1
     258:	ldrb	w3, [sp, #65]
     25c:	ldrh	w9, [x19, #56]
     260:	bfi	w2, w6, #3, #1
     264:	and	x13, x3, #0x1
     268:	ubfx	x12, x3, #1, #1
     26c:	ubfx	x11, x3, #2, #1
     270:	bfi	w2, w0, #4, #1
     274:	ubfiz	w13, w13, #8, #8
     278:	and	x16, x2, #0x1
     27c:	ubfiz	w12, w12, #9, #7
     280:	ubfx	x5, x2, #1, #1
     284:	ubfx	x1, x2, #5, #1
     288:	ubfx	x14, x2, #6, #1
     28c:	ubfx	x4, x2, #7, #1
     290:	ubfiz	w5, w5, #1, #15
     294:	ubfiz	w15, w1, #5, #11
     298:	orr	w5, w5, w16
     29c:	and	w4, w4, #0xff
     2a0:	orr	w1, w5, w7, lsl #2
     2a4:	ubfiz	w5, w14, #6, #10
     2a8:	orr	w1, w1, w6, lsl #3
     2ac:	ubfiz	w4, w4, #7, #9
     2b0:	orr	w1, w1, w0, lsl #4
     2b4:	ubfx	x3, x3, #3, #1
     2b8:	orr	w1, w1, w15
     2bc:	ubfiz	w11, w11, #10, #6
     2c0:	orr	w0, w1, w5
     2c4:	ubfiz	w3, w3, #11, #5
     2c8:	orr	w0, w0, w4
     2cc:	ldr	w10, [sp, #68]
     2d0:	orr	w0, w0, w13
     2d4:	strb	w2, [sp, #64]
     2d8:	orr	w0, w0, w12
     2dc:	orr	w0, w0, w11
     2e0:	orr	w0, w0, w3
     2e4:	ldr	x1, [sp, #72]
     2e8:	bfxil	w9, w0, #0, #12
     2ec:	strh	w9, [x19, #56]
     2f0:	str	w10, [x21, #4]
     2f4:	cmp	x1, x8
     2f8:	ldr	x0, [x19, #64]
     2fc:	b.eq	4d0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4d0>  // b.none
     300:	add	x2, x19, #0x50
     304:	add	x4, x19, #0x40
     308:	cmp	x0, x2
     30c:	ldp	x3, x2, [sp, #80]
     310:	b.eq	474 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x474>  // b.none
     314:	ldr	x4, [x4, #16]
     318:	stp	x1, x3, [x19, #64]
     31c:	str	x2, [x19, #80]
     320:	cbz	x0, 47c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x47c>
     324:	str	x0, [sp, #72]
     328:	str	x4, [sp, #88]
     32c:	str	xzr, [sp, #80]
     330:	add	x2, x22, #0x38
     334:	strb	wzr, [x0]
     338:	ldr	x1, [sp, #104]
     33c:	ldr	x3, [x19, #96]
     340:	cmp	x1, x2
     344:	b.eq	4a0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4a0>  // b.none
     348:	add	x0, x19, #0x70
     34c:	add	x4, x19, #0x60
     350:	cmp	x3, x0
     354:	ldp	x2, x0, [sp, #112]
     358:	b.eq	4fc <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4fc>  // b.none
     35c:	ldr	x4, [x4, #16]
     360:	stp	x1, x2, [x19, #96]
     364:	str	x0, [x19, #112]
     368:	cbz	x3, 504 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x504>
     36c:	str	x3, [sp, #104]
     370:	str	x4, [sp, #120]
     374:	str	xzr, [sp, #112]
     378:	strb	wzr, [x3]
     37c:	ldp	x21, x24, [x19, #128]
     380:	ldp	x3, x2, [sp, #136]
     384:	stp	x3, x2, [x19, #128]
     388:	ldr	x1, [sp, #152]
     38c:	stp	xzr, xzr, [sp, #136]
     390:	cmp	x21, x24
     394:	str	x1, [x19, #144]
     398:	mov	x20, x21
     39c:	str	xzr, [sp, #152]
     3a0:	b.eq	3c8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3c8>  // b.none
     3a4:	nop
     3a8:	mov	x1, x20
     3ac:	add	x20, x20, #0x20
     3b0:	ldr	x0, [x1], #16
     3b4:	cmp	x0, x1
     3b8:	b.eq	3c0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3c0>  // b.none
     3bc:	bl	0 <_ZdlPv>
     3c0:	cmp	x24, x20
     3c4:	b.ne	3a8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3a8>  // b.any
     3c8:	cbz	x21, 3d4 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3d4>
     3cc:	mov	x0, x21
     3d0:	bl	0 <_ZdlPv>
     3d4:	ldp	x20, x21, [sp, #136]
     3d8:	cmp	x20, x21
     3dc:	b.eq	404 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x404>  // b.none
     3e0:	mov	x1, x20
     3e4:	add	x20, x20, #0x20
     3e8:	ldr	x0, [x1], #16
     3ec:	cmp	x0, x1
     3f0:	b.eq	3f8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3f8>  // b.none
     3f4:	bl	0 <_ZdlPv>
     3f8:	cmp	x21, x20
     3fc:	b.ne	3e0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3e0>  // b.any
     400:	ldr	x21, [sp, #136]
     404:	cbz	x21, 410 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x410>
     408:	mov	x0, x21
     40c:	bl	0 <_ZdlPv>
     410:	ldr	x0, [sp, #104]
     414:	add	x1, x22, #0x38
     418:	cmp	x0, x1
     41c:	b.eq	424 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x424>  // b.none
     420:	bl	0 <_ZdlPv>
     424:	ldr	x0, [sp, #72]
     428:	add	x22, x22, #0x18
     42c:	cmp	x0, x22
     430:	b.eq	438 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x438>  // b.none
     434:	bl	0 <_ZdlPv>
     438:	add	x23, x23, #0x0
     43c:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     440:	add	x1, x1, #0x0
     444:	mov	x0, x19
     448:	ldr	w2, [x23, #4072]
     44c:	str	w2, [x19, #36]
     450:	ldr	w2, [x1, #328]
     454:	str	w2, [x19, #40]
     458:	ldr	w1, [x1, #936]
     45c:	str	w1, [x19, #44]
     460:	ldp	x19, x20, [sp, #16]
     464:	ldp	x21, x22, [sp, #32]
     468:	ldp	x23, x24, [sp, #48]
     46c:	ldp	x29, x30, [sp], #160
     470:	ret
     474:	stp	x1, x3, [x19, #64]
     478:	str	x2, [x19, #80]
     47c:	add	x0, x22, #0x18
     480:	str	x0, [sp, #72]
     484:	str	xzr, [sp, #80]
     488:	add	x2, x22, #0x38
     48c:	strb	wzr, [x0]
     490:	ldr	x1, [sp, #104]
     494:	ldr	x3, [x19, #96]
     498:	cmp	x1, x2
     49c:	b.ne	348 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x348>  // b.any
     4a0:	ldr	x2, [sp, #112]
     4a4:	cbz	x2, 4c0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4c0>
     4a8:	cmp	x2, #0x1
     4ac:	b.eq	510 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x510>  // b.none
     4b0:	mov	x0, x3
     4b4:	bl	0 <memcpy>
     4b8:	ldr	x3, [x19, #96]
     4bc:	ldr	x2, [sp, #112]
     4c0:	str	x2, [x19, #104]
     4c4:	strb	wzr, [x3, x2]
     4c8:	ldr	x3, [sp, #104]
     4cc:	b	374 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x374>
     4d0:	ldr	x2, [sp, #80]
     4d4:	cbz	x2, 4ec <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4ec>
     4d8:	cmp	x2, #0x1
     4dc:	b.eq	524 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x524>  // b.none
     4e0:	bl	0 <memcpy>
     4e4:	ldr	x0, [x19, #64]
     4e8:	ldr	x2, [sp, #80]
     4ec:	str	x2, [x19, #72]
     4f0:	strb	wzr, [x0, x2]
     4f4:	ldr	x0, [sp, #72]
     4f8:	b	32c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x32c>
     4fc:	stp	x1, x2, [x19, #96]
     500:	str	x0, [x19, #112]
     504:	add	x3, x22, #0x38
     508:	str	x3, [sp, #104]
     50c:	b	374 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x374>
     510:	ldrb	w0, [sp, #120]
     514:	strb	w0, [x3]
     518:	ldr	x3, [x19, #96]
     51c:	ldr	x2, [sp, #112]
     520:	b	4c0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4c0>
     524:	ldrb	w1, [sp, #88]
     528:	strb	w1, [x0]
     52c:	ldr	x0, [x19, #64]
     530:	ldr	x2, [sp, #80]
     534:	b	4ec <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4ec>

0000000000000538 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
     538:	stp	x29, x30, [sp, #-32]!
     53c:	mov	x29, sp
     540:	str	x19, [sp, #16]
     544:	mov	x19, x0
     548:	bl	0 <_ZN4llvm4errsEv>
     54c:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     550:	add	x1, x1, #0x0
     554:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     558:	ldp	x1, x2, [x19]
     55c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     560:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     564:	add	x1, x1, #0x0
     568:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     56c:	mov	w0, #0x1                   	// #1
     570:	bl	0 <exit>
     574:	nop

0000000000000578 <_ZL14getFeaturesStrv>:
     578:	stp	x29, x30, [sp, #-128]!
     57c:	mov	x2, #0x0                   	// #0
     580:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     584:	mov	x29, sp
     588:	stp	x21, x22, [sp, #32]
     58c:	add	x21, sp, #0x48
     590:	mov	x0, x21
     594:	add	x1, x1, #0x0
     598:	stp	x19, x20, [sp, #16]
     59c:	mov	x20, x8
     5a0:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     5a4:	adrp	x19, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     5a8:	add	x0, x19, #0x0
     5ac:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     5b0:	add	x0, x0, #0x608
     5b4:	add	x1, x1, #0x0
     5b8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     5bc:	cbz	w0, 67c <_ZL14getFeaturesStrv+0x104>
     5c0:	add	x19, x19, #0x0
     5c4:	mov	w22, #0x0                   	// #0
     5c8:	mov	x1, #0x0                   	// #0
     5cc:	ldr	x2, [x19, #1800]
     5d0:	ldr	x0, [x19, #1808]
     5d4:	cmp	x2, x0
     5d8:	b.eq	61c <_ZL14getFeaturesStrv+0xa4>  // b.none
     5dc:	nop
     5e0:	lsl	x1, x1, #5
     5e4:	mov	x0, x21
     5e8:	add	x4, x2, x1
     5ec:	mov	w3, #0x1                   	// #1
     5f0:	add	w22, w22, #0x1
     5f4:	ldr	x1, [x2, x1]
     5f8:	ldr	x2, [x4, #8]
     5fc:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     600:	ldr	x2, [x19, #1800]
     604:	mov	w1, w22
     608:	ldr	x0, [x19, #1808]
     60c:	sub	x0, x0, x2
     610:	asr	x0, x0, #5
     614:	cmp	x0, w22, uxtw
     618:	b.ne	5e0 <_ZL14getFeaturesStrv+0x68>  // b.any
     61c:	mov	x0, x21
     620:	mov	x8, x20
     624:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
     628:	ldp	x19, x21, [sp, #72]
     62c:	cmp	x19, x21
     630:	b.eq	65c <_ZL14getFeaturesStrv+0xe4>  // b.none
     634:	nop
     638:	mov	x1, x19
     63c:	add	x19, x19, #0x20
     640:	ldr	x0, [x1], #16
     644:	cmp	x0, x1
     648:	b.eq	650 <_ZL14getFeaturesStrv+0xd8>  // b.none
     64c:	bl	0 <_ZdlPv>
     650:	cmp	x21, x19
     654:	b.ne	638 <_ZL14getFeaturesStrv+0xc0>  // b.any
     658:	ldr	x21, [sp, #72]
     65c:	cbz	x21, 668 <_ZL14getFeaturesStrv+0xf0>
     660:	mov	x0, x21
     664:	bl	0 <_ZdlPv>
     668:	mov	x0, x20
     66c:	ldp	x19, x20, [sp, #16]
     670:	ldp	x21, x22, [sp, #32]
     674:	ldp	x29, x30, [sp], #128
     678:	ret
     67c:	mov	x1, #0x1000000000          	// #68719476736
     680:	add	x0, sp, #0x60
     684:	stp	xzr, xzr, [sp, #96]
     688:	str	x1, [sp, #112]
     68c:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     690:	tst	w0, #0xff
     694:	b.ne	6f4 <_ZL14getFeaturesStrv+0x17c>  // b.any
     698:	ldr	w0, [sp, #108]
     69c:	ldr	x2, [sp, #96]
     6a0:	cbz	w0, 6e8 <_ZL14getFeaturesStrv+0x170>
     6a4:	ldr	w1, [sp, #104]
     6a8:	cbz	w1, 6e8 <_ZL14getFeaturesStrv+0x170>
     6ac:	stp	x23, x24, [sp, #48]
     6b0:	sub	w23, w1, #0x1
     6b4:	add	x23, x23, #0x1
     6b8:	mov	x22, #0x0                   	// #0
     6bc:	lsl	x23, x23, #3
     6c0:	ldr	x0, [x2, x22]
     6c4:	add	x22, x22, #0x8
     6c8:	cmp	x0, #0x0
     6cc:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     6d0:	b.eq	6dc <_ZL14getFeaturesStrv+0x164>  // b.none
     6d4:	bl	0 <free>
     6d8:	ldr	x2, [sp, #96]
     6dc:	cmp	x23, x22
     6e0:	b.ne	6c0 <_ZL14getFeaturesStrv+0x148>  // b.any
     6e4:	ldp	x23, x24, [sp, #48]
     6e8:	mov	x0, x2
     6ec:	bl	0 <free>
     6f0:	b	5c0 <_ZL14getFeaturesStrv+0x48>
     6f4:	ldr	w0, [sp, #104]
     6f8:	add	x22, sp, #0x40
     6fc:	ldr	x1, [sp, #96]
     700:	cmp	w0, #0x0
     704:	cset	w2, eq  // eq = none
     708:	mov	x0, x22
     70c:	stp	x23, x24, [sp, #48]
     710:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     714:	ldr	w3, [sp, #104]
     718:	mov	x0, x22
     71c:	ldr	x1, [sp, #96]
     720:	mov	w2, #0x1                   	// #1
     724:	ldr	x22, [sp, #64]
     728:	add	x1, x1, x3, lsl #3
     72c:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     730:	ldr	x24, [sp, #64]
     734:	cmp	x24, x22
     738:	b.eq	78c <_ZL14getFeaturesStrv+0x214>  // b.none
     73c:	nop
     740:	mov	x23, x22
     744:	mov	x0, x21
     748:	ldr	x1, [x23], #8
     74c:	ldrb	w3, [x1, #8]
     750:	ldr	x2, [x1], #16
     754:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     758:	ldr	x1, [x22, #8]
     75c:	add	x0, x22, #0x10
     760:	mov	x22, x23
     764:	cmp	x1, #0x0
     768:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     76c:	b.ne	734 <_ZL14getFeaturesStrv+0x1bc>  // b.any
     770:	mov	x22, x0
     774:	ldr	x1, [x0], #8
     778:	cmp	x1, #0x0
     77c:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     780:	b.eq	770 <_ZL14getFeaturesStrv+0x1f8>  // b.none
     784:	cmp	x24, x22
     788:	b.ne	740 <_ZL14getFeaturesStrv+0x1c8>  // b.any
     78c:	ldp	x23, x24, [sp, #48]
     790:	b	698 <_ZL14getFeaturesStrv+0x120>
     794:	nop

0000000000000798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>:
     798:	stp	x29, x30, [sp, #-32]!
     79c:	mov	x2, #0xffffffffffffffff    	// #-1
     7a0:	mov	x29, sp
     7a4:	stp	x19, x20, [sp, #16]
     7a8:	mov	x20, x0
     7ac:	add	x0, x0, #0x10
     7b0:	mov	x19, x1
     7b4:	str	x0, [x20]
     7b8:	cbz	x1, 7c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0+0x30>
     7bc:	mov	x0, x1
     7c0:	bl	0 <strlen>
     7c4:	add	x2, x19, x0
     7c8:	mov	x1, x19
     7cc:	mov	x0, x20
     7d0:	ldp	x19, x20, [sp, #16]
     7d4:	mov	w3, #0x0                   	// #0
     7d8:	ldp	x29, x30, [sp], #32
     7dc:	b	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>

00000000000007e0 <_ZL9getCPUStrv>:
     7e0:	stp	x29, x30, [sp, #-48]!
     7e4:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     7e8:	add	x0, x0, #0x0
     7ec:	mov	x29, sp
     7f0:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     7f4:	add	x1, x1, #0x0
     7f8:	stp	x19, x20, [sp, #16]
     7fc:	add	x20, x0, #0x580
     800:	mov	x19, x8
     804:	add	x0, x0, #0x608
     808:	str	x21, [sp, #32]
     80c:	add	x21, x8, #0x10
     810:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     814:	cbnz	w0, 84c <_ZL9getCPUStrv+0x6c>
     818:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     81c:	str	x21, [x19]
     820:	cbz	x0, 878 <_ZL9getCPUStrv+0x98>
     824:	add	x2, x0, x1
     828:	mov	w3, #0x0                   	// #0
     82c:	mov	x1, x0
     830:	mov	x0, x19
     834:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     838:	mov	x0, x19
     83c:	ldp	x19, x20, [sp, #16]
     840:	ldr	x21, [sp, #32]
     844:	ldp	x29, x30, [sp], #48
     848:	ret
     84c:	str	x21, [x19]
     850:	mov	x0, x19
     854:	mov	w3, #0x0                   	// #0
     858:	ldp	x1, x2, [x20, #136]
     85c:	add	x2, x1, x2
     860:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     864:	mov	x0, x19
     868:	ldp	x19, x20, [sp, #16]
     86c:	ldr	x21, [sp, #32]
     870:	ldp	x29, x30, [sp], #48
     874:	ret
     878:	str	xzr, [x19, #8]
     87c:	mov	x0, x19
     880:	strb	wzr, [x19, #16]
     884:	ldp	x19, x20, [sp, #16]
     888:	ldr	x21, [sp, #32]
     88c:	ldp	x29, x30, [sp], #48
     890:	ret
     894:	nop

0000000000000898 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     898:	sub	sp, sp, #0x4b0
     89c:	stp	x29, x30, [sp]
     8a0:	mov	x29, sp
     8a4:	stp	x19, x20, [sp, #16]
     8a8:	add	x20, sp, #0x188
     8ac:	add	x4, x20, #0x50
     8b0:	stp	x4, xzr, [sp, #456]
     8b4:	add	x4, sp, #0x208
     8b8:	add	x5, x20, #0x20
     8bc:	add	x3, x20, #0x70
     8c0:	add	x2, x20, #0xa8
     8c4:	stp	x21, x22, [sp, #32]
     8c8:	mov	x19, x0
     8cc:	add	x22, sp, #0x2f0
     8d0:	stp	x23, x24, [sp, #48]
     8d4:	add	x24, sp, #0xa0
     8d8:	mov	x0, x24
     8dc:	stp	x25, x26, [sp, #64]
     8e0:	stp	x27, x28, [sp, #80]
     8e4:	adrp	x28, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     8e8:	stp	xzr, xzr, [x4]
     8ec:	stp	xzr, x2, [x4, #16]
     8f0:	str	w1, [sp, #108]
     8f4:	mov	x1, #0x400000000           	// #17179869184
     8f8:	stp	xzr, xzr, [sp, #392]
     8fc:	stp	x5, xzr, [sp, #408]
     900:	strb	wzr, [sp, #424]
     904:	str	xzr, [sp, #440]
     908:	str	wzr, [sp, #448]
     90c:	strb	wzr, [sp, #472]
     910:	stp	x3, xzr, [sp, #488]
     914:	strb	wzr, [sp, #504]
     918:	str	x1, [sp, #552]
     91c:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     920:	add	x6, sp, #0x2f0
     924:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     928:	add	x0, x0, #0x0
     92c:	mov	x3, #0x2                   	// #2
     930:	ldp	x2, x1, [x19]
     934:	stp	x0, x3, [x6, #16]
     938:	add	x0, sp, #0x220
     93c:	stp	x2, x1, [x6]
     940:	add	x4, x28, #0x0
     944:	add	x8, sp, #0xa8
     948:	ldp	x10, x11, [x0, #208]
     94c:	mov	x2, x24
     950:	ldp	x6, x7, [x0, #224]
     954:	mov	x1, x20
     958:	add	x0, sp, #0x80
     95c:	mov	x5, #0x0                   	// #0
     960:	mov	w3, #0x1                   	// #1
     964:	stp	x10, x11, [sp, #128]
     968:	stp	x6, x7, [sp, #144]
     96c:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     970:	ldr	x0, [sp, #168]
     974:	cbz	x0, 1124 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x88c>
     978:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     97c:	mov	x2, #0x3                   	// #3
     980:	add	x1, x1, #0x0
     984:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     988:	mov	x27, x0
     98c:	cbz	x0, 113c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8a4>
     990:	add	x23, sp, #0xd0
     994:	add	x21, sp, #0xf0
     998:	ldr	x2, [sp, #168]
     99c:	add	x3, x23, #0x10
     9a0:	mov	x1, x21
     9a4:	mov	x0, x22
     9a8:	str	xzr, [sp, #168]
     9ac:	stp	x3, xzr, [sp, #208]
     9b0:	strb	wzr, [sp, #224]
     9b4:	str	x2, [sp, #240]
     9b8:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     9bc:	ldr	x19, [sp, #240]
     9c0:	cbz	x19, 9d8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x140>
     9c4:	mov	x0, x19
     9c8:	bl	0 <_ZN4llvm6ModuleD1Ev>
     9cc:	mov	x0, x19
     9d0:	mov	x1, #0x2c8                 	// #712
     9d4:	bl	0 <_ZdlPvm>
     9d8:	adrp	x19, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     9dc:	add	x4, x19, #0x0
     9e0:	add	x4, x4, #0x7f0
     9e4:	mov	x1, #0x0                   	// #0
     9e8:	ldr	x2, [sp, #992]
     9ec:	add	x0, x22, #0xe8
     9f0:	ldr	x3, [x4, #136]
     9f4:	ldr	x4, [x4, #144]
     9f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     9fc:	mov	x8, x21
     a00:	bl	7e0 <_ZL9getCPUStrv>
     a04:	ldp	x3, x4, [sp, #240]
     a08:	mov	x1, #0x0                   	// #0
     a0c:	ldr	x2, [sp, #1024]
     a10:	add	x0, x22, #0x108
     a14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     a18:	ldr	x0, [sp, #240]
     a1c:	add	x1, x21, #0x10
     a20:	cmp	x0, x1
     a24:	b.eq	a2c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x194>  // b.none
     a28:	bl	0 <_ZdlPv>
     a2c:	add	x26, sp, #0xb8
     a30:	add	x1, x28, #0x0
     a34:	mov	x0, x26
     a38:	mov	x2, #0x0                   	// #0
     a3c:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     a40:	add	x0, x19, #0x0
     a44:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     a48:	add	x0, x0, #0x608
     a4c:	add	x1, x1, #0x0
     a50:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     a54:	cbz	w0, f90 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6f8>
     a58:	add	x19, x19, #0x0
     a5c:	mov	x1, #0x0                   	// #0
     a60:	mov	w28, #0x0                   	// #0
     a64:	ldr	x2, [x19, #1800]
     a68:	ldr	x0, [x19, #1808]
     a6c:	cmp	x2, x0
     a70:	b.eq	ab4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x21c>  // b.none
     a74:	nop
     a78:	lsl	x1, x1, #5
     a7c:	mov	x0, x26
     a80:	add	x4, x2, x1
     a84:	mov	w3, #0x1                   	// #1
     a88:	add	w28, w28, #0x1
     a8c:	ldr	x1, [x2, x1]
     a90:	ldr	x2, [x4, #8]
     a94:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     a98:	ldr	x2, [x19, #1800]
     a9c:	mov	w1, w28
     aa0:	ldr	x0, [x19, #1808]
     aa4:	sub	x0, x0, x2
     aa8:	asr	x0, x0, #5
     aac:	cmp	x0, w28, uxtw
     ab0:	b.ne	a78 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1e0>  // b.any
     ab4:	ldp	x19, x25, [sp, #184]
     ab8:	mov	x26, #0x0                   	// #0
     abc:	sub	x0, x25, x19
     ac0:	cmp	xzr, x0, asr #5
     ac4:	asr	x1, x0, #5
     ac8:	b.eq	ae4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x24c>  // b.none
     acc:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
     ad0:	cmp	x1, x2
     ad4:	b.hi	1154 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8bc>  // b.pmore
     ad8:	bl	0 <_Znwm>
     adc:	mov	x26, x0
     ae0:	ldp	x19, x25, [sp, #184]
     ae4:	cmp	x19, x25
     ae8:	b.eq	1048 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7b0>  // b.none
     aec:	mov	x5, x19
     af0:	mov	x28, x26
     af4:	nop
     af8:	add	x0, x28, #0x10
     afc:	str	x0, [x28]
     b00:	mov	w3, #0x0                   	// #0
     b04:	mov	x0, x28
     b08:	ldp	x1, x2, [x5]
     b0c:	add	x5, x5, #0x20
     b10:	stp	x5, x5, [sp, #112]
     b14:	add	x28, x28, #0x20
     b18:	add	x2, x1, x2
     b1c:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     b20:	ldr	x5, [sp, #112]
     b24:	cmp	x25, x5
     b28:	b.ne	af8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x260>  // b.any
     b2c:	sub	x19, x25, x19
     b30:	ldp	x1, x25, [sp, #184]
     b34:	add	x28, x26, x19
     b38:	asr	x19, x19, #5
     b3c:	cmp	x1, x25
     b40:	b.eq	b74 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2dc>  // b.none
     b44:	nop
     b48:	mov	x2, x1
     b4c:	ldr	x0, [x2], #16
     b50:	cmp	x0, x2
     b54:	b.eq	b64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2cc>  // b.none
     b58:	str	x1, [sp, #112]
     b5c:	bl	0 <_ZdlPv>
     b60:	ldr	x1, [sp, #112]
     b64:	add	x1, x1, #0x20
     b68:	cmp	x1, x25
     b6c:	b.ne	b48 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2b0>  // b.any
     b70:	ldr	x25, [sp, #184]
     b74:	cbz	x25, b80 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2e8>
     b78:	mov	x0, x25
     b7c:	bl	0 <_ZdlPv>
     b80:	ldr	x3, [sp, #1048]
     b84:	ldr	w1, [sp, #1056]
     b88:	add	x25, x3, x1, lsl #5
     b8c:	cmp	x3, x25
     b90:	b.eq	bbc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x324>  // b.none
     b94:	sub	x25, x25, #0x20
     b98:	mov	x2, x25
     b9c:	ldr	x0, [x2], #16
     ba0:	cmp	x0, x2
     ba4:	b.eq	b8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2f4>  // b.none
     ba8:	str	x3, [sp, #112]
     bac:	bl	0 <_ZdlPv>
     bb0:	ldr	x3, [sp, #112]
     bb4:	cmp	x3, x25
     bb8:	b.ne	b94 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2fc>  // b.any
     bbc:	ldr	w0, [sp, #1060]
     bc0:	str	wzr, [sp, #1056]
     bc4:	cmp	x0, x19
     bc8:	b.cc	1000 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x768>  // b.lo, b.ul, b.last
     bcc:	ldr	x4, [sp, #1048]
     bd0:	mov	x0, #0x0                   	// #0
     bd4:	cmp	x26, x28
     bd8:	mov	x1, #0x0                   	// #0
     bdc:	add	x4, x4, x0
     be0:	b.eq	1024 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x78c>  // b.none
     be4:	mov	x25, x26
     be8:	add	x0, x4, #0x10
     bec:	str	x0, [x4]
     bf0:	mov	x0, x4
     bf4:	add	x4, x4, #0x20
     bf8:	ldp	x1, x2, [x25]
     bfc:	mov	w3, #0x0                   	// #0
     c00:	add	x25, x25, #0x20
     c04:	stp	x4, x4, [sp, #112]
     c08:	add	x2, x1, x2
     c0c:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     c10:	cmp	x28, x25
     c14:	ldr	x4, [sp, #112]
     c18:	b.ne	be8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x350>  // b.any
     c1c:	ldr	w0, [sp, #1056]
     c20:	ldr	w1, [sp, #1060]
     c24:	add	x0, x0, x19
     c28:	cmp	x0, x1
     c2c:	b.hi	1104 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x86c>  // b.pmore
     c30:	mov	x19, x26
     c34:	str	w0, [sp, #1056]
     c38:	mov	x1, x19
     c3c:	ldr	x0, [x1], #16
     c40:	cmp	x0, x1
     c44:	b.eq	c4c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3b4>  // b.none
     c48:	bl	0 <_ZdlPv>
     c4c:	add	x19, x19, #0x20
     c50:	cmp	x19, x28
     c54:	b.ne	c38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a0>  // b.any
     c58:	cbz	x26, c64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3cc>
     c5c:	mov	x0, x26
     c60:	bl	0 <_ZdlPv>
     c64:	mov	w1, #0x1                   	// #1
     c68:	mov	x0, #0x1010                	// #4112
     c6c:	str	w1, [sp, #760]
     c70:	str	x23, [sp, #768]
     c74:	bl	0 <_Znwm>
     c78:	mov	x1, #0x0                   	// #0
     c7c:	mov	x19, x0
     c80:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
     c84:	str	x19, [sp, #240]
     c88:	mov	x1, x21
     c8c:	mov	x0, x22
     c90:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
     c94:	ldr	x0, [sp, #240]
     c98:	cbz	x0, ca8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x410>
     c9c:	ldr	x1, [x0]
     ca0:	ldr	x1, [x1, #8]
     ca4:	blr	x1
     ca8:	ldr	w0, [sp, #108]
     cac:	mov	x8, x21
     cb0:	str	w0, [sp, #776]
     cb4:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     cb8:	ldrb	w4, [sp, #832]
     cbc:	add	x1, x21, #0x40
     cc0:	ldrb	w8, [sp, #256]
     cc4:	add	x0, x22, #0x80
     cc8:	ldr	x2, [sp, #840]
     ccc:	bfxil	w4, w8, #0, #2
     cd0:	ldrh	w7, [sp, #296]
     cd4:	ldp	x3, x8, [sp, #264]
     cd8:	and	x2, x2, #0xff800000
     cdc:	ldrh	w6, [sp, #816]
     ce0:	ldrb	w5, [sp, #824]
     ce4:	ldrh	w10, [sp, #240]
     ce8:	ldrb	w9, [sp, #248]
     cec:	and	x3, x3, #0xffffffff007fffff
     cf0:	ldr	w11, [sp, #244]
     cf4:	orr	x2, x2, x3
     cf8:	ldrh	w3, [sp, #872]
     cfc:	bfxil	w6, w10, #0, #9
     d00:	bfxil	w5, w9, #0, #3
     d04:	ldr	w10, [sp, #252]
     d08:	bfxil	w3, w7, #0, #12
     d0c:	strh	w3, [sp, #872]
     d10:	add	x3, sp, #0x348
     d14:	ldr	w9, [sp, #260]
     d18:	strh	w6, [sp, #816]
     d1c:	strb	w5, [sp, #824]
     d20:	ldr	w5, [sp, #300]
     d24:	ldr	x7, [sp, #280]
     d28:	str	w11, [sp, #820]
     d2c:	ldr	x6, [sp, #288]
     d30:	str	w10, [sp, #828]
     d34:	strb	w4, [sp, #832]
     d38:	str	w9, [sp, #836]
     d3c:	stp	x2, x8, [x3]
     d40:	stp	x7, x6, [x3, #16]
     d44:	str	w5, [sp, #876]
     d48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     d4c:	add	x1, x21, #0x60
     d50:	add	x0, x22, #0xa0
     d54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     d58:	add	x1, x21, #0x80
     d5c:	add	x0, x22, #0xc0
     d60:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     d64:	ldp	x19, x26, [sp, #368]
     d68:	cmp	x19, x26
     d6c:	b.eq	d94 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4fc>  // b.none
     d70:	mov	x1, x19
     d74:	ldr	x0, [x1], #16
     d78:	cmp	x0, x1
     d7c:	b.eq	d84 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4ec>  // b.none
     d80:	bl	0 <_ZdlPv>
     d84:	add	x19, x19, #0x20
     d88:	cmp	x26, x19
     d8c:	b.ne	d70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4d8>  // b.any
     d90:	ldr	x26, [sp, #368]
     d94:	cbz	x26, da0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x508>
     d98:	mov	x0, x26
     d9c:	bl	0 <_ZdlPv>
     da0:	ldr	x0, [sp, #336]
     da4:	add	x1, x21, #0x70
     da8:	cmp	x0, x1
     dac:	b.eq	db4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x51c>  // b.none
     db0:	bl	0 <_ZdlPv>
     db4:	ldr	x0, [sp, #304]
     db8:	add	x1, x21, #0x50
     dbc:	cmp	x0, x1
     dc0:	b.eq	dc8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x530>  // b.none
     dc4:	bl	0 <_ZdlPv>
     dc8:	mov	x0, x22
     dcc:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
     dd0:	mov	x1, x0
     dd4:	mov	x0, x22
     dd8:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
     ddc:	mov	x19, x0
     de0:	cbz	x0, 10ec <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x854>
     de4:	ldr	x2, [x0]
     de8:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     dec:	add	x1, x1, #0x0
     df0:	ldr	x3, [x2, #112]
     df4:	cmp	x3, x1
     df8:	b.ne	103c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7a4>  // b.any
     dfc:	ldr	x2, [x2, #120]
     e00:	mov	x0, x19
     e04:	mov	w1, #0x0                   	// #0
     e08:	adrp	x21, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     e0c:	add	x21, x21, #0x0
     e10:	mov	x26, #0x3e00                	// #15872
     e14:	blr	x2
     e18:	ldr	x2, [x19]
     e1c:	mov	x1, x27
     e20:	mov	x0, x19
     e24:	ldr	x2, [x2, #128]
     e28:	blr	x2
     e2c:	mov	x25, x0
     e30:	ldr	w1, [sp, #108]
     e34:	cmp	w1, #0x0
     e38:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     e3c:	add	x1, x1, #0x0
     e40:	csel	x21, x21, x1, eq  // eq = none
     e44:	mov	x1, #0x1f00                	// #7936
     e48:	add	x27, x21, x1
     e4c:	mov	x28, x1
     e50:	add	x2, x21, x26
     e54:	add	x1, x21, x28
     e58:	mov	x0, x21
     e5c:	mov	w3, #0x40                  	// #64
     e60:	add	x21, x21, #0x100
     e64:	blr	x25
     e68:	cmp	x27, x21
     e6c:	b.ne	e50 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5b8>  // b.any
     e70:	ldr	x2, [x19]
     e74:	mov	x0, x19
     e78:	mov	w1, #0x1                   	// #1
     e7c:	add	x23, x23, #0x10
     e80:	ldr	x2, [x2, #120]
     e84:	blr	x2
     e88:	ldr	x1, [x19]
     e8c:	mov	x0, x19
     e90:	ldr	x1, [x1, #16]
     e94:	blr	x1
     e98:	mov	x0, x22
     e9c:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
     ea0:	ldr	x0, [sp, #208]
     ea4:	cmp	x0, x23
     ea8:	b.eq	eb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x618>  // b.none
     eac:	bl	0 <_ZdlPv>
     eb0:	ldr	x19, [sp, #168]
     eb4:	cbz	x19, ecc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x634>
     eb8:	mov	x0, x19
     ebc:	bl	0 <_ZN4llvm6ModuleD1Ev>
     ec0:	mov	x0, x19
     ec4:	mov	x1, #0x2c8                 	// #712
     ec8:	bl	0 <_ZdlPvm>
     ecc:	mov	x0, x24
     ed0:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
     ed4:	ldr	w19, [sp, #552]
     ed8:	mov	w0, #0x30                  	// #48
     edc:	ldr	x21, [sp, #544]
     ee0:	umaddl	x19, w19, w0, x21
     ee4:	cmp	x21, x19
     ee8:	b.eq	f14 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x67c>  // b.none
     eec:	nop
     ef0:	ldur	x0, [x19, #-32]
     ef4:	sub	x19, x19, #0x30
     ef8:	add	x1, x19, #0x20
     efc:	cmp	x0, x1
     f00:	b.eq	f08 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x670>  // b.none
     f04:	bl	0 <_ZdlPv>
     f08:	cmp	x21, x19
     f0c:	b.ne	ef0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x658>  // b.any
     f10:	ldr	x19, [sp, #544]
     f14:	add	x0, x20, #0xa8
     f18:	cmp	x19, x0
     f1c:	b.eq	f28 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x690>  // b.none
     f20:	mov	x0, x19
     f24:	bl	0 <free>
     f28:	ldr	x0, [sp, #520]
     f2c:	cbz	x0, f34 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x69c>
     f30:	bl	0 <_ZdlPv>
     f34:	ldr	x0, [sp, #488]
     f38:	add	x1, x20, #0x70
     f3c:	cmp	x0, x1
     f40:	b.eq	f48 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6b0>  // b.none
     f44:	bl	0 <_ZdlPv>
     f48:	ldr	x0, [sp, #456]
     f4c:	add	x1, x20, #0x50
     f50:	cmp	x0, x1
     f54:	b.eq	f5c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c4>  // b.none
     f58:	bl	0 <_ZdlPv>
     f5c:	ldr	x0, [sp, #408]
     f60:	add	x20, x20, #0x20
     f64:	cmp	x0, x20
     f68:	b.eq	f70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6d8>  // b.none
     f6c:	bl	0 <_ZdlPv>
     f70:	ldp	x29, x30, [sp]
     f74:	ldp	x19, x20, [sp, #16]
     f78:	ldp	x21, x22, [sp, #32]
     f7c:	ldp	x23, x24, [sp, #48]
     f80:	ldp	x25, x26, [sp, #64]
     f84:	ldp	x27, x28, [sp, #80]
     f88:	add	sp, sp, #0x4b0
     f8c:	ret
     f90:	mov	x1, #0x1000000000          	// #68719476736
     f94:	mov	x0, x21
     f98:	stp	xzr, xzr, [sp, #240]
     f9c:	str	x1, [sp, #256]
     fa0:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     fa4:	tst	w0, #0xff
     fa8:	b.ne	1054 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7bc>  // b.any
     fac:	ldr	w0, [sp, #252]
     fb0:	ldr	x2, [sp, #240]
     fb4:	cbz	w0, ff4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x75c>
     fb8:	ldr	w1, [sp, #248]
     fbc:	cbz	w1, ff4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x75c>
     fc0:	sub	w1, w1, #0x1
     fc4:	mov	x28, #0x0                   	// #0
     fc8:	add	x1, x1, #0x1
     fcc:	lsl	x25, x1, #3
     fd0:	ldr	x0, [x2, x28]
     fd4:	cmp	x0, #0x0
     fd8:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     fdc:	b.eq	fe8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x750>  // b.none
     fe0:	bl	0 <free>
     fe4:	ldr	x2, [sp, #240]
     fe8:	add	x28, x28, #0x8
     fec:	cmp	x25, x28
     ff0:	b.ne	fd0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x738>  // b.any
     ff4:	mov	x0, x2
     ff8:	bl	0 <free>
     ffc:	b	a58 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c0>
    1000:	mov	x1, x19
    1004:	add	x0, x22, #0x128
    1008:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    100c:	ldr	w1, [sp, #1056]
    1010:	cmp	x26, x28
    1014:	ldr	x4, [sp, #1048]
    1018:	lsl	x0, x1, #5
    101c:	add	x4, x4, x0
    1020:	b.ne	be4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x34c>  // b.any
    1024:	ldr	w0, [sp, #1060]
    1028:	add	x19, x19, x1
    102c:	cmp	x19, x0
    1030:	b.hi	1104 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x86c>  // b.pmore
    1034:	str	w19, [sp, #1056]
    1038:	b	c58 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3c0>
    103c:	blr	x3
    1040:	ldr	x2, [x19]
    1044:	b	dfc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x564>
    1048:	mov	x28, x26
    104c:	mov	x19, #0x0                   	// #0
    1050:	b	b74 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2dc>
    1054:	ldr	w0, [sp, #248]
    1058:	add	x28, sp, #0xb0
    105c:	ldr	x1, [sp, #240]
    1060:	cmp	w0, #0x0
    1064:	cset	w2, eq  // eq = none
    1068:	mov	x0, x28
    106c:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1070:	ldr	w3, [sp, #248]
    1074:	mov	x0, x28
    1078:	ldr	x1, [sp, #240]
    107c:	mov	w2, #0x1                   	// #1
    1080:	ldr	x25, [sp, #176]
    1084:	add	x1, x1, x3, lsl #3
    1088:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    108c:	ldr	x0, [sp, #176]
    1090:	str	x0, [sp, #112]
    1094:	cmp	x25, x0
    1098:	b.eq	fac <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x714>  // b.none
    109c:	nop
    10a0:	mov	x28, x25
    10a4:	mov	x0, x26
    10a8:	ldr	x1, [x28], #8
    10ac:	ldrb	w3, [x1, #8]
    10b0:	ldr	x2, [x1], #16
    10b4:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    10b8:	ldr	x0, [x25, #8]
    10bc:	cmp	x0, #0x0
    10c0:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    10c4:	b.ne	10d8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x840>  // b.any
    10c8:	ldr	x0, [x28, #8]!
    10cc:	cmp	x0, #0x0
    10d0:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    10d4:	b.eq	10c8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x830>  // b.none
    10d8:	ldr	x0, [sp, #112]
    10dc:	cmp	x0, x28
    10e0:	b.eq	fac <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x714>  // b.none
    10e4:	mov	x25, x28
    10e8:	b	10a0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x808>
    10ec:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    10f0:	add	x1, x1, #0x0
    10f4:	mov	x0, x21
    10f8:	bl	798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    10fc:	mov	x0, x21
    1100:	bl	538 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1104:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1108:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    110c:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1110:	add	x3, x3, #0x0
    1114:	add	x1, x1, #0x0
    1118:	add	x0, x0, #0x0
    111c:	mov	w2, #0x43                  	// #67
    1120:	bl	0 <__assert_fail>
    1124:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1128:	add	x1, x1, #0x0
    112c:	mov	x0, x22
    1130:	bl	798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1134:	mov	x0, x22
    1138:	bl	538 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    113c:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1140:	add	x1, x1, #0x0
    1144:	mov	x0, x22
    1148:	bl	798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    114c:	mov	x0, x22
    1150:	bl	538 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1154:	bl	0 <_ZSt17__throw_bad_allocv>

0000000000001158 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
    1158:	sub	sp, sp, #0x4c0
    115c:	add	x9, sp, #0x358
    1160:	add	x10, sp, #0x398
    1164:	add	x11, sp, #0x3d8
    1168:	stp	x29, x30, [sp, #32]
    116c:	add	x29, sp, #0x20
    1170:	stp	x19, x20, [sp, #48]
    1174:	add	x20, sp, #0x358
    1178:	add	x5, x20, #0x20
    117c:	add	x4, x20, #0x50
    1180:	add	x3, x20, #0x70
    1184:	add	x2, x20, #0xa8
    1188:	stp	x21, x22, [sp, #64]
    118c:	add	x22, sp, #0x130
    1190:	stp	x23, x24, [sp, #80]
    1194:	mov	x21, x0
    1198:	mov	x0, x22
    119c:	stp	x25, x26, [sp, #96]
    11a0:	add	x19, sp, #0x298
    11a4:	stp	x27, x28, [sp, #112]
    11a8:	str	w1, [sp, #148]
    11ac:	mov	x1, #0x400000000           	// #17179869184
    11b0:	stp	x4, xzr, [x10]
    11b4:	stp	xzr, xzr, [x9]
    11b8:	stp	xzr, xzr, [x11]
    11bc:	stp	x5, xzr, [x9, #16]
    11c0:	stp	x3, xzr, [x10, #32]
    11c4:	str	x8, [sp, #208]
    11c8:	str	x22, [sp, #232]
    11cc:	strb	wzr, [sp, #888]
    11d0:	str	xzr, [sp, #904]
    11d4:	str	wzr, [sp, #912]
    11d8:	strb	wzr, [sp, #936]
    11dc:	strb	wzr, [sp, #968]
    11e0:	stp	xzr, x2, [x11, #16]
    11e4:	str	x1, [sp, #1016]
    11e8:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
    11ec:	add	x12, sp, #0x298
    11f0:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    11f4:	add	x0, x0, #0x0
    11f8:	mov	x3, #0x2                   	// #2
    11fc:	ldp	x2, x1, [x21]
    1200:	stp	x0, x3, [x12, #16]
    1204:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1208:	add	x4, x0, #0x0
    120c:	add	x0, sp, #0x290
    1210:	stp	x2, x1, [x12]
    1214:	add	x8, sp, #0x138
    1218:	mov	x2, x22
    121c:	ldp	x10, x11, [x0, #8]
    1220:	mov	x1, x20
    1224:	ldp	x6, x7, [x0, #24]
    1228:	mov	x5, #0x0                   	// #0
    122c:	add	x0, sp, #0x110
    1230:	mov	w3, #0x1                   	// #1
    1234:	stp	x10, x11, [sp, #272]
    1238:	stp	x6, x7, [sp, #288]
    123c:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
    1240:	ldr	x21, [sp, #312]
    1244:	cbz	x21, 1b34 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9dc>
    1248:	bl	0 <_ZN4llvm4errsEv>
    124c:	mov	x1, x0
    1250:	mov	x2, #0x0                   	// #0
    1254:	mov	x0, x21
    1258:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
    125c:	tst	w0, #0xff
    1260:	b.ne	1b34 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9dc>  // b.any
    1264:	ldr	x2, [sp, #312]
    1268:	add	x22, sp, #0x1c8
    126c:	mov	x0, x22
    1270:	mov	w3, #0x104                 	// #260
    1274:	add	x2, x2, #0xf0
    1278:	mov	x1, x19
    127c:	add	x23, sp, #0x168
    1280:	add	x21, sp, #0x200
    1284:	str	x21, [sp, #136]
    1288:	add	x24, sp, #0x1a8
    128c:	str	x22, [sp, #216]
    1290:	str	x23, [sp, #240]
    1294:	str	x2, [sp, #664]
    1298:	str	xzr, [sp, #672]
    129c:	strh	w3, [sp, #680]
    12a0:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    12a4:	mov	x8, x21
    12a8:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    12ac:	add	x4, x23, #0x10
    12b0:	adrp	x21, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    12b4:	add	x3, x21, #0x0
    12b8:	mov	x2, x23
    12bc:	add	x0, x3, #0x878
    12c0:	mov	x1, x22
    12c4:	str	x3, [sp, #128]
    12c8:	add	x22, sp, #0x188
    12cc:	stp	x4, xzr, [sp, #360]
    12d0:	strb	wzr, [sp, #376]
    12d4:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
    12d8:	ldr	x1, [sp, #312]
    12dc:	mov	x23, x0
    12e0:	mov	x8, x22
    12e4:	ldp	x26, x25, [x1, #240]
    12e8:	bl	7e0 <_ZL9getCPUStrv>
    12ec:	mov	x8, x24
    12f0:	ldp	x28, x27, [sp, #392]
    12f4:	bl	578 <_ZL14getFeaturesStrv>
    12f8:	ldr	x3, [sp, #128]
    12fc:	ldp	x4, x5, [sp, #424]
    1300:	add	x3, x3, #0x8f0
    1304:	ldrh	w0, [x3, #8]
    1308:	cbnz	w0, 19d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x87c>
    130c:	add	x21, x21, #0x0
    1310:	mov	w3, #0x0                   	// #0
    1314:	mov	w1, #0x0                   	// #0
    1318:	ldrh	w0, [x21, #2904]
    131c:	cbz	w0, 19e8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x890>
    1320:	ldr	w2, [x21, #3032]
    1324:	mov	w0, #0x1                   	// #1
    1328:	stp	x26, x25, [sp, #320]
    132c:	mov	x21, #0x0                   	// #0
    1330:	mov	x25, #0x0                   	// #0
    1334:	ldr	x26, [x23, #88]
    1338:	bfxil	x21, x3, #0, #32
    133c:	bfxil	x25, x2, #0, #32
    1340:	str	x5, [sp, #128]
    1344:	bfi	x21, x1, #32, #8
    1348:	bfi	x25, x0, #32, #8
    134c:	cbz	x26, 1b0c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9b4>
    1350:	mov	w2, #0x105                 	// #261
    1354:	add	x0, sp, #0x140
    1358:	add	x1, sp, #0x150
    135c:	str	x4, [sp, #152]
    1360:	stp	x0, xzr, [sp, #336]
    1364:	mov	x0, x19
    1368:	strh	w2, [sp, #352]
    136c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    1370:	ldp	x5, x6, [sp, #128]
    1374:	str	x25, [sp]
    1378:	ldr	x4, [sp, #152]
    137c:	strb	wzr, [sp, #16]
    1380:	ldr	w0, [sp, #148]
    1384:	mov	x2, x28
    1388:	str	w0, [sp, #8]
    138c:	mov	x1, x19
    1390:	mov	x7, x21
    1394:	mov	x3, x27
    1398:	mov	x0, x23
    139c:	blr	x26
    13a0:	ldr	x2, [sp, #664]
    13a4:	str	x0, [sp, #200]
    13a8:	add	x1, x19, #0x10
    13ac:	cmp	x2, x1
    13b0:	b.eq	13bc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x264>  // b.none
    13b4:	mov	x0, x2
    13b8:	bl	0 <_ZdlPv>
    13bc:	ldr	x4, [sp, #424]
    13c0:	add	x0, x24, #0x10
    13c4:	cmp	x4, x0
    13c8:	b.eq	13d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x27c>  // b.none
    13cc:	mov	x0, x4
    13d0:	bl	0 <_ZdlPv>
    13d4:	ldr	x0, [sp, #392]
    13d8:	add	x1, x22, #0x10
    13dc:	cmp	x0, x1
    13e0:	b.eq	13e8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x290>  // b.none
    13e4:	bl	0 <_ZdlPv>
    13e8:	mov	x8, x22
    13ec:	bl	7e0 <_ZL9getCPUStrv>
    13f0:	ldr	x0, [sp, #392]
    13f4:	str	x0, [sp, #224]
    13f8:	ldr	x0, [sp, #400]
    13fc:	mov	x8, x24
    1400:	str	x0, [sp, #128]
    1404:	bl	578 <_ZL14getFeaturesStrv>
    1408:	ldr	x0, [sp, #312]
    140c:	ldp	x27, x26, [sp, #424]
    1410:	add	x1, x0, #0x18
    1414:	ldr	x21, [x0, #32]
    1418:	str	x1, [sp, #168]
    141c:	cmp	x21, x1
    1420:	b.eq	1654 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4fc>  // b.none
    1424:	adrp	x23, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1428:	add	x23, x23, #0x0
    142c:	sub	x0, x23, #0xf0
    1430:	str	x0, [sp, #176]
    1434:	add	x0, sp, #0x150
    1438:	str	x0, [sp, #184]
    143c:	str	x27, [sp, #192]
    1440:	stp	x20, x22, [sp, #248]
    1444:	str	x24, [sp, #264]
    1448:	ldr	x0, [x21]
    144c:	tst	w0, #0x4
    1450:	b.ne	1b24 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9cc>  // b.any
    1454:	sub	x0, x21, #0x38
    1458:	bl	0 <_ZNK4llvm8Function10getContextEv>
    145c:	add	x7, sp, #0x2b8
    1460:	add	x8, sp, #0x2e0
    1464:	mov	x25, x0
    1468:	add	x1, x19, #0x18
    146c:	ldr	x2, [x21, #56]
    1470:	str	xzr, [sp, #664]
    1474:	str	xzr, [sp, #672]
    1478:	str	wzr, [sp, #688]
    147c:	strh	wzr, [sp, #728]
    1480:	strh	wzr, [sp, #730]
    1484:	ldr	x0, [sp, #128]
    1488:	stp	xzr, x1, [x7]
    148c:	stp	x1, xzr, [x7, #16]
    1490:	stp	xzr, xzr, [x8]
    1494:	stp	xzr, xzr, [x8, #16]
    1498:	str	x2, [sp, #320]
    149c:	cbnz	x0, 19f4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x89c>
    14a0:	cbnz	x26, 1a30 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8d8>
    14a4:	ldr	x1, [sp, #176]
    14a8:	ldrh	w0, [x1, #8]
    14ac:	cbz	w0, 14c8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x370>
    14b0:	ldr	w0, [x1, #136]
    14b4:	cbz	w0, 1a80 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x928>
    14b8:	cmp	w0, #0x1
    14bc:	b.eq	1ac4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x96c>  // b.none
    14c0:	cmp	w0, #0x2
    14c4:	b.eq	1ae8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x990>  // b.none
    14c8:	ldrh	w1, [x23, #376]
    14cc:	cbz	w1, 14f8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a0>
    14d0:	ldrb	w0, [x23, #504]
    14d4:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    14d8:	add	x1, x1, #0x0
    14dc:	cbnz	w0, 1a70 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x918>
    14e0:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    14e4:	add	x3, x3, #0x0
    14e8:	mov	x4, #0x5                   	// #5
    14ec:	mov	x0, x19
    14f0:	mov	x2, #0x12                  	// #18
    14f4:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    14f8:	ldrb	w0, [x23, #704]
    14fc:	cbnz	w0, 1a50 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8f8>
    1500:	ldrh	w0, [x23, #776]
    1504:	cbz	w0, 1614 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4bc>
    1508:	ldr	x20, [x21, #24]
    150c:	add	x22, x21, #0x10
    1510:	cmp	x20, x22
    1514:	b.eq	1614 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4bc>  // b.none
    1518:	adrp	x7, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    151c:	add	x28, x7, #0x0
    1520:	mov	x5, x21
    1524:	mov	x6, x19
    1528:	mov	x21, x28
    152c:	str	x22, [sp, #152]
    1530:	ldr	x0, [x20]
    1534:	tst	w0, #0x4
    1538:	b.ne	1b14 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9bc>  // b.any
    153c:	ldr	x24, [x20, #24]
    1540:	add	x22, x20, #0x10
    1544:	mov	x19, x5
    1548:	mov	w28, #0x2d                  	// #45
    154c:	cmp	x24, x22
    1550:	b.ne	1564 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x40c>  // b.any
    1554:	b	15fc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a4>
    1558:	ldr	x24, [x24, #8]
    155c:	cmp	x22, x24
    1560:	b.eq	15f8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a0>  // b.none
    1564:	ldr	x0, [x24]
    1568:	tst	w0, #0x4
    156c:	b.ne	1aa4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x94c>  // b.any
    1570:	ldurb	w0, [x24, #-8]
    1574:	cmp	w0, #0x50
    1578:	b.ne	1558 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x400>  // b.any
    157c:	ldur	x0, [x24, #-48]
    1580:	cbz	x0, 1558 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x400>
    1584:	ldrb	w1, [x0, #16]
    1588:	cbnz	w1, 1558 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x400>
    158c:	ldr	w0, [x0, #36]
    1590:	cmp	w0, #0xf9
    1594:	ccmp	w0, w28, #0x4, ne  // ne = any
    1598:	b.ne	1558 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x400>  // b.any
    159c:	ldr	x3, [x23, #904]
    15a0:	mov	x2, #0xe                   	// #14
    15a4:	ldr	x4, [x23, #912]
    15a8:	mov	x1, x21
    15ac:	mov	x0, x25
    15b0:	str	x6, [sp, #160]
    15b4:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
    15b8:	mov	x27, x0
    15bc:	ldr	x1, [x24, #32]
    15c0:	sub	x0, x24, #0x18
    15c4:	str	x1, [sp, #336]
    15c8:	bl	0 <_ZNK4llvm5Value10getContextEv>
    15cc:	mov	x1, x0
    15d0:	ldr	x0, [sp, #184]
    15d4:	mov	x3, x27
    15d8:	mov	w2, #0xffffffff            	// #-1
    15dc:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
    15e0:	str	x0, [sp, #336]
    15e4:	str	x0, [x24, #32]
    15e8:	ldr	x24, [x24, #8]
    15ec:	ldr	x6, [sp, #160]
    15f0:	cmp	x22, x24
    15f4:	b.ne	1564 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x40c>  // b.any
    15f8:	mov	x5, x19
    15fc:	ldr	x20, [x20, #8]
    1600:	ldr	x0, [sp, #152]
    1604:	cmp	x0, x20
    1608:	b.ne	1530 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3d8>  // b.any
    160c:	mov	x21, x5
    1610:	mov	x19, x6
    1614:	mov	x1, x25
    1618:	mov	x3, x19
    161c:	mov	w2, #0xffffffff            	// #-1
    1620:	add	x0, sp, #0x140
    1624:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
    1628:	str	x0, [x21, #56]
    162c:	add	x0, x19, #0x10
    1630:	ldr	x1, [sp, #696]
    1634:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1638:	ldr	x21, [x21, #8]
    163c:	ldr	x0, [sp, #168]
    1640:	cmp	x0, x21
    1644:	b.ne	1448 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2f0>  // b.any
    1648:	ldp	x20, x22, [sp, #248]
    164c:	ldr	x24, [sp, #264]
    1650:	ldr	x27, [sp, #424]
    1654:	add	x0, x24, #0x10
    1658:	cmp	x27, x0
    165c:	b.eq	1668 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x510>  // b.none
    1660:	mov	x0, x27
    1664:	bl	0 <_ZdlPv>
    1668:	ldr	x0, [sp, #392]
    166c:	add	x1, x22, #0x10
    1670:	cmp	x0, x1
    1674:	b.eq	167c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x524>  // b.none
    1678:	bl	0 <_ZdlPv>
    167c:	add	x21, sp, #0x150
    1680:	mov	x0, x21
    1684:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
    1688:	mov	x0, #0x118                 	// #280
    168c:	bl	0 <_Znwm>
    1690:	ldr	x1, [sp, #216]
    1694:	mov	x23, x0
    1698:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
    169c:	mov	x1, x23
    16a0:	mov	x0, x21
    16a4:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    16a8:	ldr	x0, [sp, #200]
    16ac:	mov	x8, x19
    16b0:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
    16b4:	mov	x0, x19
    16b8:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
    16bc:	mov	x1, x0
    16c0:	mov	x0, x21
    16c4:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    16c8:	ldr	x3, [sp, #680]
    16cc:	cbz	x3, 16e0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x588>
    16d0:	mov	x1, x19
    16d4:	mov	x0, x19
    16d8:	mov	w2, #0x3                   	// #3
    16dc:	blr	x3
    16e0:	ldr	x0, [sp, #200]
    16e4:	mov	x1, x21
    16e8:	add	x23, x24, #0x10
    16ec:	ldr	x2, [x0]
    16f0:	ldr	x2, [x2, #104]
    16f4:	blr	x2
    16f8:	mov	x1, x0
    16fc:	mov	x0, x21
    1700:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1704:	mov	w0, #0x1                   	// #1
    1708:	bl	0 <_ZN4llvm18createVerifierPassEb>
    170c:	mov	x1, x0
    1710:	mov	x0, x21
    1714:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    1718:	mov	x0, x19
    171c:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
    1720:	str	wzr, [sp, #668]
    1724:	ldr	w0, [sp, #148]
    1728:	mov	w2, #0x0                   	// #0
    172c:	mov	w1, #0x0                   	// #0
    1730:	str	w0, [sp, #664]
    1734:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
    1738:	mov	x3, x0
    173c:	mov	w2, #0x1                   	// #1
    1740:	mov	x1, x21
    1744:	mov	x0, x19
    1748:	str	x3, [sp, #680]
    174c:	strb	w2, [sp, #707]
    1750:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
    1754:	mov	x0, x19
    1758:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
    175c:	adrp	x4, 0 <_ZTVN4llvm18raw_string_ostreamE>
    1760:	add	x6, x22, #0x10
    1764:	stp	x6, xzr, [sp, #392]
    1768:	add	x6, sp, #0x298
    176c:	mov	w5, #0x1                   	// #1
    1770:	ldr	x4, [x4]
    1774:	stp	xzr, xzr, [x6, #16]
    1778:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    177c:	add	x4, x4, #0x10
    1780:	stp	x4, xzr, [x6]
    1784:	add	x2, x0, #0x0
    1788:	mov	x1, x2
    178c:	mov	w3, #0x0                   	// #0
    1790:	mov	x0, x24
    1794:	strb	wzr, [sp, #408]
    1798:	str	x23, [sp, #424]
    179c:	str	w5, [sp, #696]
    17a0:	str	x22, [sp, #704]
    17a4:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    17a8:	mov	w2, #0x0                   	// #0
    17ac:	mov	x1, x24
    17b0:	mov	x0, x19
    17b4:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
    17b8:	mov	x1, x0
    17bc:	mov	x0, x21
    17c0:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    17c4:	ldr	x0, [sp, #424]
    17c8:	cmp	x0, x23
    17cc:	b.eq	17d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x67c>  // b.none
    17d0:	bl	0 <_ZdlPv>
    17d4:	ldr	x1, [sp, #312]
    17d8:	mov	x0, x21
    17dc:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
    17e0:	ldr	x0, [sp, #672]
    17e4:	ldr	x1, [sp, #688]
    17e8:	cmp	x1, x0
    17ec:	b.eq	17f8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6a0>  // b.none
    17f0:	mov	x0, x19
    17f4:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    17f8:	ldr	x1, [sp, #208]
    17fc:	mov	w3, #0x0                   	// #0
    1800:	ldr	x2, [sp, #704]
    1804:	add	x0, x1, #0x10
    1808:	str	x0, [x1]
    180c:	mov	x0, x1
    1810:	add	x22, x22, #0x10
    1814:	ldp	x1, x2, [x2]
    1818:	add	x2, x1, x2
    181c:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1820:	mov	x0, x19
    1824:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    1828:	ldr	x0, [sp, #392]
    182c:	cmp	x0, x22
    1830:	b.eq	1838 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6e0>  // b.none
    1834:	bl	0 <_ZdlPv>
    1838:	mov	x0, x21
    183c:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
    1840:	ldr	x0, [sp, #200]
    1844:	ldr	x1, [x0]
    1848:	ldr	x1, [x1, #8]
    184c:	blr	x1
    1850:	ldr	x0, [sp, #240]
    1854:	add	x1, x0, #0x10
    1858:	ldr	x0, [sp, #360]
    185c:	cmp	x0, x1
    1860:	b.eq	1868 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x710>  // b.none
    1864:	bl	0 <_ZdlPv>
    1868:	ldr	x19, [sp, #640]
    186c:	ldr	x21, [sp, #648]
    1870:	cmp	x19, x21
    1874:	b.eq	189c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x744>  // b.none
    1878:	mov	x1, x19
    187c:	ldr	x0, [x1], #16
    1880:	cmp	x0, x1
    1884:	b.eq	188c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x734>  // b.none
    1888:	bl	0 <_ZdlPv>
    188c:	add	x19, x19, #0x20
    1890:	cmp	x21, x19
    1894:	b.ne	1878 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x720>  // b.any
    1898:	ldr	x21, [sp, #640]
    189c:	cbz	x21, 18a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x750>
    18a0:	mov	x0, x21
    18a4:	bl	0 <_ZdlPv>
    18a8:	ldr	x1, [sp, #136]
    18ac:	ldr	x0, [sp, #608]
    18b0:	add	x1, x1, #0x70
    18b4:	cmp	x0, x1
    18b8:	b.eq	18c0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x768>  // b.none
    18bc:	bl	0 <_ZdlPv>
    18c0:	ldr	x1, [sp, #136]
    18c4:	ldr	x0, [sp, #576]
    18c8:	add	x1, x1, #0x50
    18cc:	cmp	x0, x1
    18d0:	b.eq	18d8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x780>  // b.none
    18d4:	bl	0 <_ZdlPv>
    18d8:	ldr	x1, [sp, #216]
    18dc:	ldr	x0, [sp, #456]
    18e0:	add	x1, x1, #0x10
    18e4:	cmp	x0, x1
    18e8:	b.eq	18f0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x798>  // b.none
    18ec:	bl	0 <_ZdlPv>
    18f0:	ldr	x19, [sp, #312]
    18f4:	cbz	x19, 190c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7b4>
    18f8:	mov	x0, x19
    18fc:	bl	0 <_ZN4llvm6ModuleD1Ev>
    1900:	mov	x0, x19
    1904:	mov	x1, #0x2c8                 	// #712
    1908:	bl	0 <_ZdlPvm>
    190c:	ldr	x0, [sp, #232]
    1910:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    1914:	ldr	w19, [sp, #1016]
    1918:	ldr	x21, [sp, #1008]
    191c:	mov	w0, #0x30                  	// #48
    1920:	umaddl	x19, w19, w0, x21
    1924:	cmp	x21, x19
    1928:	b.eq	1954 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7fc>  // b.none
    192c:	nop
    1930:	ldur	x0, [x19, #-32]
    1934:	sub	x19, x19, #0x30
    1938:	add	x1, x19, #0x20
    193c:	cmp	x0, x1
    1940:	b.eq	1948 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7f0>  // b.none
    1944:	bl	0 <_ZdlPv>
    1948:	cmp	x21, x19
    194c:	b.ne	1930 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7d8>  // b.any
    1950:	ldr	x19, [sp, #1008]
    1954:	add	x0, x20, #0xa8
    1958:	cmp	x19, x0
    195c:	b.eq	1968 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x810>  // b.none
    1960:	mov	x0, x19
    1964:	bl	0 <free>
    1968:	ldr	x0, [sp, #984]
    196c:	cbz	x0, 1974 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x81c>
    1970:	bl	0 <_ZdlPv>
    1974:	ldr	x0, [sp, #952]
    1978:	add	x1, x20, #0x70
    197c:	cmp	x0, x1
    1980:	b.eq	1988 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x830>  // b.none
    1984:	bl	0 <_ZdlPv>
    1988:	ldr	x0, [sp, #920]
    198c:	add	x1, x20, #0x50
    1990:	cmp	x0, x1
    1994:	b.eq	199c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x844>  // b.none
    1998:	bl	0 <_ZdlPv>
    199c:	ldr	x0, [sp, #872]
    19a0:	add	x20, x20, #0x20
    19a4:	cmp	x0, x20
    19a8:	b.eq	19b0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x858>  // b.none
    19ac:	bl	0 <_ZdlPv>
    19b0:	ldp	x29, x30, [sp, #32]
    19b4:	ldp	x19, x20, [sp, #48]
    19b8:	ldp	x21, x22, [sp, #64]
    19bc:	ldp	x23, x24, [sp, #80]
    19c0:	ldp	x25, x26, [sp, #96]
    19c4:	ldp	x27, x28, [sp, #112]
    19c8:	ldr	x0, [sp, #208]
    19cc:	add	sp, sp, #0x4c0
    19d0:	ret
    19d4:	add	x21, x21, #0x0
    19d8:	ldr	w3, [x3, #136]
    19dc:	mov	w1, #0x1                   	// #1
    19e0:	ldrh	w0, [x21, #2904]
    19e4:	cbnz	w0, 1320 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c8>
    19e8:	mov	w2, #0x0                   	// #0
    19ec:	mov	w0, #0x0                   	// #0
    19f0:	b	1328 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1d0>
    19f4:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    19f8:	add	x20, x1, #0x0
    19fc:	mov	x1, x20
    1a00:	add	x0, x21, #0x38
    1a04:	mov	x2, #0xa                   	// #10
    1a08:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
    1a0c:	tst	w0, #0xff
    1a10:	b.ne	14a0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x348>  // b.any
    1a14:	ldr	x4, [sp, #128]
    1a18:	mov	x1, x20
    1a1c:	ldr	x3, [sp, #224]
    1a20:	mov	x0, x19
    1a24:	mov	x2, #0xa                   	// #10
    1a28:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1a2c:	cbz	x26, 14a4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x34c>
    1a30:	ldr	x3, [sp, #192]
    1a34:	mov	x4, x26
    1a38:	mov	x0, x19
    1a3c:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1a40:	mov	x2, #0xf                   	// #15
    1a44:	add	x1, x1, #0x0
    1a48:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1a4c:	b	14a4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x34c>
    1a50:	mov	x0, x19
    1a54:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1a58:	mov	x3, #0x0                   	// #0
    1a5c:	add	x1, x1, #0x0
    1a60:	mov	x4, #0x0                   	// #0
    1a64:	mov	x2, #0xc                   	// #12
    1a68:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1a6c:	b	1500 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3a8>
    1a70:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1a74:	mov	x4, #0x4                   	// #4
    1a78:	add	x3, x3, #0x0
    1a7c:	b	14ec <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x394>
    1a80:	mov	x0, x19
    1a84:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1a88:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1a8c:	add	x1, x1, #0x0
    1a90:	add	x3, x3, #0x0
    1a94:	mov	x4, #0x3                   	// #3
    1a98:	mov	x2, #0xd                   	// #13
    1a9c:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1aa0:	b	14c8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x370>
    1aa4:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1aa8:	add	x3, x3, #0x0
    1aac:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1ab0:	adrp	x0, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1ab4:	add	x1, x1, #0x0
    1ab8:	add	x0, x0, #0x0
    1abc:	mov	w2, #0x8b                  	// #139
    1ac0:	bl	0 <__assert_fail>
    1ac4:	mov	x0, x19
    1ac8:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1acc:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1ad0:	add	x1, x1, #0x0
    1ad4:	add	x3, x3, #0x0
    1ad8:	mov	x4, #0x8                   	// #8
    1adc:	mov	x2, #0xd                   	// #13
    1ae0:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1ae4:	b	14c8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x370>
    1ae8:	mov	x0, x19
    1aec:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1af0:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1af4:	add	x1, x1, #0x0
    1af8:	add	x3, x3, #0x0
    1afc:	mov	x4, #0x4                   	// #4
    1b00:	mov	x2, #0xd                   	// #13
    1b04:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    1b08:	b	14c8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x370>
    1b0c:	str	xzr, [sp, #200]
    1b10:	b	13c0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x268>
    1b14:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b18:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b1c:	add	x3, x3, #0x0
    1b20:	b	1ab0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x958>
    1b24:	adrp	x3, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b28:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b2c:	add	x3, x3, #0x0
    1b30:	b	1ab0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x958>
    1b34:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b38:	add	x1, x1, #0x0
    1b3c:	mov	x0, x19
    1b40:	bl	798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1b44:	mov	x0, x19
    1b48:	bl	538 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1b4c:	nop

0000000000001b50 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
    1b50:	stp	x29, x30, [sp, #-128]!
    1b54:	mov	x2, #0x5d00                	// #23808
    1b58:	mov	x29, sp
    1b5c:	stp	x19, x20, [sp, #16]
    1b60:	mov	x19, x1
    1b64:	adrp	x20, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b68:	add	x20, x20, #0x0
    1b6c:	stp	x21, x22, [sp, #32]
    1b70:	mov	x1, x20
    1b74:	mov	x21, x0
    1b78:	adrp	x22, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b7c:	add	x0, x22, #0x0
    1b80:	str	x23, [sp, #48]
    1b84:	bl	0 <memcpy>
    1b88:	adrp	x23, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1b8c:	mov	x2, #0x5d00                	// #23808
    1b90:	mov	x1, x20
    1b94:	add	x0, x23, #0x0
    1b98:	bl	0 <memcpy>
    1b9c:	ldp	x2, x3, [x19]
    1ba0:	mov	w19, #0x2                   	// #2
    1ba4:	cmp	x2, x3
    1ba8:	b.ne	1bbc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6c>  // b.any
    1bac:	b	1c00 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb0>
    1bb0:	add	x2, x2, #0x8
    1bb4:	cmp	x3, x2
    1bb8:	b.eq	1c00 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb0>  // b.none
    1bbc:	ldr	x0, [x2]
    1bc0:	ldrb	w1, [x0]
    1bc4:	cmp	w1, #0x2d
    1bc8:	b.ne	1bb0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>  // b.any
    1bcc:	ldrb	w1, [x0, #1]
    1bd0:	cmp	w1, #0x4f
    1bd4:	b.ne	1bb0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>  // b.any
    1bd8:	ldrb	w1, [x0, #2]
    1bdc:	cmp	w1, #0x32
    1be0:	b.eq	1c88 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x138>  // b.none
    1be4:	b.hi	1c68 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x118>  // b.pmore
    1be8:	cmp	w1, #0x30
    1bec:	b.ne	1c78 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x128>  // b.any
    1bf0:	add	x2, x2, #0x8
    1bf4:	mov	w19, #0x0                   	// #0
    1bf8:	cmp	x3, x2
    1bfc:	b.ne	1bbc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6c>  // b.any
    1c00:	add	x20, sp, #0x40
    1c04:	mov	w1, w19
    1c08:	mov	x8, x20
    1c0c:	mov	x0, x21
    1c10:	bl	1158 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    1c14:	mov	w1, w19
    1c18:	mov	x0, x20
    1c1c:	bl	898 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    1c20:	mov	x0, x21
    1c24:	mov	w1, #0x0                   	// #0
    1c28:	bl	898 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    1c2c:	add	x1, x23, #0x0
    1c30:	add	x0, x22, #0x0
    1c34:	mov	x2, #0x5d00                	// #23808
    1c38:	bl	0 <memcmp>
    1c3c:	cbnz	w0, 1ca8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x158>
    1c40:	ldr	x0, [sp, #64]
    1c44:	add	x20, x20, #0x10
    1c48:	cmp	x0, x20
    1c4c:	b.eq	1c54 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x104>  // b.none
    1c50:	bl	0 <_ZdlPv>
    1c54:	ldp	x19, x20, [sp, #16]
    1c58:	ldp	x21, x22, [sp, #32]
    1c5c:	ldr	x23, [sp, #48]
    1c60:	ldp	x29, x30, [sp], #128
    1c64:	ret
    1c68:	cmp	w1, #0x33
    1c6c:	b.ne	1c90 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x140>  // b.any
    1c70:	mov	w19, #0x3                   	// #3
    1c74:	b	1bb0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>
    1c78:	cmp	w1, #0x31
    1c7c:	b.ne	1c90 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x140>  // b.any
    1c80:	mov	w19, #0x1                   	// #1
    1c84:	b	1bb0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>
    1c88:	mov	w19, #0x2                   	// #2
    1c8c:	b	1bb0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x60>
    1c90:	bl	0 <_ZN4llvm4errsEv>
    1c94:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1c98:	add	x1, x1, #0x0
    1c9c:	bl	0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1ca0:	mov	w0, #0x1                   	// #1
    1ca4:	bl	0 <exit>
    1ca8:	adrp	x1, 0 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1cac:	add	x1, x1, #0x0
    1cb0:	add	x19, sp, #0x60
    1cb4:	mov	x0, x19
    1cb8:	bl	798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_.isra.0>
    1cbc:	mov	x0, x19
    1cc0:	bl	538 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

Disassembly of section .text._ZN4llvm15ExecutionEngine14finalizeObjectEv:

0000000000000000 <_ZN4llvm15ExecutionEngine14finalizeObjectEv>:
   0:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w0, [x1, #8]
  18:	ldrb	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xb8
   c:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	ldr	x0, [x0, #160]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldp	x21, x22, [x19, #136]
  2c:	cmp	x21, x22
  30:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  34:	mov	x20, x21
  38:	mov	x1, x20
  3c:	add	x20, x20, #0x20
  40:	ldr	x0, [x1], #16
  44:	cmp	x0, x1
  48:	b.eq	50 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x50>  // b.none
  4c:	bl	0 <_ZdlPv>
  50:	cmp	x22, x20
  54:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  58:	str	x21, [x19, #144]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	x4, [x1, #16]
  18:	ldr	x2, [x3, #16]
  1c:	cmp	x2, x4
  20:	b.eq	28 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x28>  // b.none
  24:	ret
  28:	mov	w0, #0x0                   	// #0
  2c:	cbz	x2, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	ldr	x1, [x1, #8]
  3c:	ldr	x0, [x3, #8]
  40:	bl	0 <memcmp>
  44:	cmp	w0, #0x0
  48:	cset	w0, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x1, x0, [x0, #96]
  14:	cmp	x1, x0
  18:	b.eq	20 <_ZN4llvm2cl5aliasD1Ev+0x20>  // b.none
  1c:	bl	0 <free>
  20:	ldr	x0, [x19, #64]
  24:	add	x19, x19, #0x50
  28:	cmp	x0, x19
  2c:	b.eq	3c <_ZN4llvm2cl5aliasD1Ev+0x3c>  // b.none
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <free>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x21, x20
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x1, x19, #0x50
  a0:	cmp	x0, x1
  a4:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xac>  // b.none
  a8:	bl	0 <free>
  ac:	mov	x0, x19
  b0:	mov	x1, #0xe0                  	// #224
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x21, [sp, #32]
  bc:	ldp	x29, x30, [sp], #48
  c0:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x19, x19, #0x50
  88:	cmp	x0, x19
  8c:	b.eq	9c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x9c>  // b.none
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #32
  98:	b	0 <free>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x1]
  18:	add	x1, x19, #0x240
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x19]
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x21, x20
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x19, x19, #0x50
  a0:	cmp	x0, x19
  a4:	b.eq	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xb8>  // b.none
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldr	x21, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <free>
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x21, x0
  14:	ldr	x0, [x0, #168]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	mov	w23, w1
  18:	ldr	x0, [x0, #168]
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	stp	x21, x22, [sp, #32]
  38:	mov	x21, #0x0                   	// #0
  3c:	str	x25, [sp, #64]
  40:	ldr	x22, [sp, #104]
  44:	ldr	x20, [x19, #176]
  48:	ldr	x25, [sp, #96]
  4c:	ldr	x0, [x20, #8]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	str	x0, [x19, #24]
  54:	ldr	x21, [sp, #32]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x13, x0
   8:	mov	x12, x1
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	mov	x7, x2
  1c:	ldp	x8, x9, [x0]
  20:	stp	x8, x9, [sp, #32]
  24:	mov	x6, x3
  28:	ldp	x8, x9, [x2]
  2c:	stp	x8, x9, [sp, #112]
  30:	add	x1, x19, #0x10
  34:	ldp	x8, x9, [x4]
  38:	stp	x8, x9, [sp, #192]
  3c:	mov	x14, #0x400000000           	// #17179869184
  40:	ldp	x8, x9, [x13, #16]
  44:	stp	x8, x9, [sp, #48]
  48:	mov	x0, x19
  4c:	ldp	x8, x9, [x12, #16]
  50:	stp	x8, x9, [sp, #88]
  54:	mov	x3, #0x28                  	// #40
  58:	ldp	x8, x9, [x7, #16]
  5c:	stp	x8, x9, [sp, #128]
  60:	mov	x2, #0x6                   	// #6
  64:	ldp	x8, x9, [x6, #16]
  68:	stp	x8, x9, [sp, #168]
  6c:	add	x20, sp, #0x20
  70:	ldp	x8, x9, [x4, #16]
  74:	stp	x8, x9, [sp, #208]
  78:	ldp	x10, x11, [x12]
  7c:	stp	x10, x11, [sp, #72]
  80:	ldr	x8, [x13, #32]
  84:	str	x8, [sp, #64]
  88:	ldp	x10, x11, [x6]
  8c:	stp	x10, x11, [sp, #152]
  90:	ldr	x8, [x12, #32]
  94:	str	x8, [sp, #104]
  98:	ldr	x7, [x7, #32]
  9c:	str	x7, [sp, #144]
  a0:	ldp	x10, x11, [x5]
  a4:	ldr	x6, [x6, #32]
  a8:	str	x6, [sp, #184]
  ac:	ldp	x6, x7, [x5, #16]
  b0:	stp	x1, x14, [x19]
  b4:	ldr	x4, [x4, #32]
  b8:	str	x4, [sp, #224]
  bc:	ldr	x4, [x5, #32]
  c0:	stp	x10, x11, [sp, #232]
  c4:	stp	x6, x7, [sp, #248]
  c8:	str	x4, [sp, #264]
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w4, [x19, #8]
  d4:	mov	w0, #0x28                  	// #40
  d8:	ldr	x3, [x19]
  dc:	mov	x1, x20
  e0:	mov	x2, #0xf0                  	// #240
  e4:	umaddl	x0, w4, w0, x3
  e8:	bl	0 <memcpy>
  ec:	ldp	w0, w2, [x19, #8]
  f0:	mov	w1, w0
  f4:	add	x1, x1, #0x6
  f8:	cmp	x1, x2
  fc:	b.hi	118 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_+0x118>  // b.pmore
 100:	add	w1, w0, #0x6
 104:	str	w1, [x19, #8]
 108:	mov	x0, x19
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x29, x30, [sp], #272
 114:	ret
 118:	adrp	x3, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 120:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 124:	add	x3, x3, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x0, x0, #0x0
 130:	mov	w2, #0x43                  	// #67
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	1fc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1fc>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x0, [sp, #136]
 128:	ldp	x8, x0, [x25]
 12c:	str	x0, [x22, #8]
 130:	ldp	x6, x7, [x25, #16]
 134:	stp	x6, x7, [x22, #16]
 138:	mov	x0, x20
 13c:	ldr	x26, [sp, #160]
 140:	str	x8, [x22]
 144:	ldr	x6, [x25, #32]
 148:	mov	x27, x8
 14c:	ldr	x3, [sp, #176]
 150:	stp	x3, x6, [sp, #104]
 154:	ldr	w3, [x25, #16]
 158:	mov	x1, x8
 15c:	mov	x2, x26
 160:	str	x6, [x22, #32]
 164:	str	w3, [sp, #120]
 168:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 16c:	ldr	w6, [x28, #184]
 170:	cmp	w0, w6
 174:	b.ne	32c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.any
 178:	ldr	w1, [x28, #188]
 17c:	cmp	w0, w1
 180:	b.cs	21c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.hs, b.nlast
 184:	mov	w1, #0x30                  	// #48
 188:	ldr	x8, [x28, #176]
 18c:	umull	x1, w0, w1
 190:	add	x0, x8, x1
 194:	str	x27, [x8, x1]
 198:	ldr	x1, [x23]
 19c:	mov	w7, #0x1                   	// #1
 1a0:	ldr	x2, [sp, #104]
 1a4:	stp	x26, x2, [x0, #8]
 1a8:	add	x1, x1, #0x10
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	w2, [sp, #120]
 1b8:	str	x1, [x0, #32]
 1bc:	str	w2, [x0, #40]
 1c0:	strb	w7, [x0, #44]
 1c4:	ldp	w0, w6, [x28, #184]
 1c8:	mov	w1, w0
 1cc:	add	x1, x1, #0x1
 1d0:	cmp	x1, x6
 1d4:	b.hi	30c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 1d8:	add	w0, w0, #0x1
 1dc:	str	w0, [x28, #184]
 1e0:	mov	x1, x27
 1e4:	mov	x2, x26
 1e8:	ldr	x0, [x20, #8]
 1ec:	add	x25, x25, #0x28
 1f0:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1f4:	cmp	x21, x25
 1f8:	b.ne	128 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x128>  // b.any
 1fc:	mov	x0, x28
 200:	ldp	x19, x20, [sp, #16]
 204:	ldp	x21, x22, [sp, #32]
 208:	ldp	x23, x24, [sp, #48]
 20c:	ldp	x25, x26, [sp, #64]
 210:	ldp	x27, x28, [sp, #80]
 214:	ldp	x29, x30, [sp], #192
 218:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 21c:	mov	w1, w1
 220:	mov	x0, #0xffffffff            	// #4294967295
 224:	add	x1, x1, #0x2
 228:	orr	x1, x1, x1, lsr #1
 22c:	orr	x1, x1, x1, lsr #2
 230:	orr	x1, x1, x1, lsr #4
 234:	orr	x1, x1, x1, lsr #8
 238:	orr	x7, x1, x1, lsr #16
 23c:	orr	x1, x7, x1, lsr #32
 240:	add	x1, x1, #0x1
 244:	cmp	x1, x0
 248:	b.hi	2f4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2f4>  // b.pmore
 24c:	add	x0, x1, x1, lsl #1
 250:	str	w1, [sp, #124]
 254:	lsl	x0, x0, #4
 258:	str	w6, [sp, #128]
 25c:	str	x1, [sp, #144]
 260:	bl	0 <malloc>
 264:	ldr	w6, [sp, #128]
 268:	mov	x8, x0
 26c:	cbz	x0, 34c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x34c>
 270:	mov	w1, #0x30                  	// #48
 274:	mov	x10, x8
 278:	ldr	x0, [x28, #176]
 27c:	umull	x1, w6, w1
 280:	add	x11, x0, x1
 284:	mov	x9, x0
 288:	cmp	x0, x11
 28c:	b.eq	2c4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2c4>  // b.none
 290:	ldp	x6, x7, [x9]
 294:	stp	x6, x7, [x10]
 298:	add	x9, x9, #0x30
 29c:	ldp	x6, x7, [x9, #-32]
 2a0:	stp	x6, x7, [x10, #16]
 2a4:	add	x10, x10, #0x30
 2a8:	ldur	w6, [x9, #-8]
 2ac:	stur	w6, [x10, #-8]
 2b0:	ldurb	w6, [x9, #-4]
 2b4:	cmp	x11, x9
 2b8:	stur	x19, [x10, #-16]
 2bc:	sturb	w6, [x10, #-4]
 2c0:	b.ne	290 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x290>  // b.any
 2c4:	cmp	x24, x0
 2c8:	b.eq	2e4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2cc:	str	x8, [sp, #128]
 2d0:	bl	0 <free>
 2d4:	ldr	w1, [x28, #184]
 2d8:	mov	w0, #0x30                  	// #48
 2dc:	ldr	x8, [sp, #128]
 2e0:	umull	x1, w1, w0
 2e4:	ldr	w0, [sp, #124]
 2e8:	str	x8, [x28, #176]
 2ec:	str	w0, [x28, #188]
 2f0:	b	190 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x190>
 2f4:	mov	x1, x0
 2f8:	mov	w0, #0xffffffd0            	// #-48
 2fc:	mov	w2, #0xffffffff            	// #-1
 300:	movk	x0, #0x2f, lsl #32
 304:	str	w2, [sp, #124]
 308:	b	258 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x258>
 30c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 310:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 314:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 318:	add	x3, x3, #0x0
 31c:	add	x1, x1, #0x0
 320:	add	x0, x0, #0x0
 324:	mov	w2, #0x43                  	// #67
 328:	bl	0 <__assert_fail>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x355                 	// #853
 348:	bl	0 <__assert_fail>
 34c:	ldr	x0, [sp, #136]
 350:	mov	w1, #0x1                   	// #1
 354:	str	x8, [sp, #128]
 358:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 35c:	ldr	w6, [x28, #184]
 360:	ldr	x8, [sp, #128]
 364:	b	270 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x11, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x10, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x9, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x22, x4
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	ldr	x0, [x0]
  58:	and	x6, x6, #0x80000000
  5c:	ldr	x19, [x23]
  60:	stp	x6, xzr, [x28, #8]
  64:	adrp	x6, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  68:	ldr	x7, [x7]
  6c:	stp	xzr, xzr, [x28, #40]
  70:	add	x19, x19, #0x10
  74:	stp	xzr, x9, [x28, #56]
  78:	stp	xzr, x10, [x28, #88]
  7c:	stp	x10, x26, [x28, #104]
  80:	stp	x2, x3, [sp, #104]
  84:	add	x2, x0, #0x10
  88:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	str	wzr, [x28, #120]
  90:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  94:	stp	x11, x7, [x28, #72]
  98:	mov	x7, #0x800000000           	// #34359738368
  9c:	ldr	x6, [x6]
  a0:	str	wzr, [x28, #136]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	add	x6, x6, #0x10
  b0:	strb	w26, [x28, #156]
  b4:	str	x2, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x3, [x3]
  c4:	str	x6, [x28, #160]
  c8:	ldp	x25, x27, [sp, #104]
  cc:	stp	x24, x7, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x3, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	1fc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1fc>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x0, [sp, #136]
 128:	ldp	x8, x0, [x25]
 12c:	str	x0, [x22, #8]
 130:	ldp	x6, x7, [x25, #16]
 134:	stp	x6, x7, [x22, #16]
 138:	mov	x0, x20
 13c:	ldr	x26, [sp, #160]
 140:	str	x8, [x22]
 144:	ldr	x6, [x25, #32]
 148:	mov	x27, x8
 14c:	ldr	x3, [sp, #176]
 150:	stp	x3, x6, [sp, #104]
 154:	ldr	w3, [x25, #16]
 158:	mov	x1, x8
 15c:	mov	x2, x26
 160:	str	x6, [x22, #32]
 164:	str	w3, [sp, #120]
 168:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 16c:	ldr	w6, [x28, #184]
 170:	cmp	w0, w6
 174:	b.ne	32c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.any
 178:	ldr	w1, [x28, #188]
 17c:	cmp	w0, w1
 180:	b.cs	21c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.hs, b.nlast
 184:	mov	w1, #0x30                  	// #48
 188:	ldr	x8, [x28, #176]
 18c:	umull	x1, w0, w1
 190:	add	x0, x8, x1
 194:	str	x27, [x8, x1]
 198:	ldr	x1, [x23]
 19c:	mov	w7, #0x1                   	// #1
 1a0:	ldr	x2, [sp, #104]
 1a4:	stp	x26, x2, [x0, #8]
 1a8:	add	x1, x1, #0x10
 1ac:	ldr	x2, [sp, #112]
 1b0:	str	x2, [x0, #24]
 1b4:	ldr	w2, [sp, #120]
 1b8:	str	x1, [x0, #32]
 1bc:	str	w2, [x0, #40]
 1c0:	strb	w7, [x0, #44]
 1c4:	ldp	w0, w6, [x28, #184]
 1c8:	mov	w1, w0
 1cc:	add	x1, x1, #0x1
 1d0:	cmp	x1, x6
 1d4:	b.hi	30c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 1d8:	add	w0, w0, #0x1
 1dc:	str	w0, [x28, #184]
 1e0:	mov	x1, x27
 1e4:	mov	x2, x26
 1e8:	ldr	x0, [x20, #8]
 1ec:	add	x25, x25, #0x28
 1f0:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1f4:	cmp	x21, x25
 1f8:	b.ne	128 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x128>  // b.any
 1fc:	mov	x0, x28
 200:	ldp	x19, x20, [sp, #16]
 204:	ldp	x21, x22, [sp, #32]
 208:	ldp	x23, x24, [sp, #48]
 20c:	ldp	x25, x26, [sp, #64]
 210:	ldp	x27, x28, [sp, #80]
 214:	ldp	x29, x30, [sp], #192
 218:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 21c:	mov	w1, w1
 220:	mov	x0, #0xffffffff            	// #4294967295
 224:	add	x1, x1, #0x2
 228:	orr	x1, x1, x1, lsr #1
 22c:	orr	x1, x1, x1, lsr #2
 230:	orr	x1, x1, x1, lsr #4
 234:	orr	x1, x1, x1, lsr #8
 238:	orr	x7, x1, x1, lsr #16
 23c:	orr	x1, x7, x1, lsr #32
 240:	add	x1, x1, #0x1
 244:	cmp	x1, x0
 248:	b.hi	2f4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2f4>  // b.pmore
 24c:	add	x0, x1, x1, lsl #1
 250:	str	w1, [sp, #124]
 254:	lsl	x0, x0, #4
 258:	str	w6, [sp, #128]
 25c:	str	x1, [sp, #144]
 260:	bl	0 <malloc>
 264:	ldr	w6, [sp, #128]
 268:	mov	x8, x0
 26c:	cbz	x0, 34c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x34c>
 270:	mov	w1, #0x30                  	// #48
 274:	mov	x10, x8
 278:	ldr	x0, [x28, #176]
 27c:	umull	x1, w6, w1
 280:	add	x11, x0, x1
 284:	mov	x9, x0
 288:	cmp	x0, x11
 28c:	b.eq	2c4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2c4>  // b.none
 290:	ldp	x6, x7, [x9]
 294:	stp	x6, x7, [x10]
 298:	add	x9, x9, #0x30
 29c:	ldp	x6, x7, [x9, #-32]
 2a0:	stp	x6, x7, [x10, #16]
 2a4:	add	x10, x10, #0x30
 2a8:	ldur	w6, [x9, #-8]
 2ac:	stur	w6, [x10, #-8]
 2b0:	ldurb	w6, [x9, #-4]
 2b4:	cmp	x11, x9
 2b8:	stur	x19, [x10, #-16]
 2bc:	sturb	w6, [x10, #-4]
 2c0:	b.ne	290 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x290>  // b.any
 2c4:	cmp	x24, x0
 2c8:	b.eq	2e4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2cc:	str	x8, [sp, #128]
 2d0:	bl	0 <free>
 2d4:	ldr	w1, [x28, #184]
 2d8:	mov	w0, #0x30                  	// #48
 2dc:	ldr	x8, [sp, #128]
 2e0:	umull	x1, w1, w0
 2e4:	ldr	w0, [sp, #124]
 2e8:	str	x8, [x28, #176]
 2ec:	str	w0, [x28, #188]
 2f0:	b	190 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x190>
 2f4:	mov	x1, x0
 2f8:	mov	w0, #0xffffffd0            	// #-48
 2fc:	mov	w2, #0xffffffff            	// #-1
 300:	movk	x0, #0x2f, lsl #32
 304:	str	w2, [sp, #124]
 308:	b	258 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x258>
 30c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 310:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 314:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 318:	add	x3, x3, #0x0
 31c:	add	x1, x1, #0x0
 320:	add	x0, x0, #0x0
 324:	mov	w2, #0x43                  	// #67
 328:	bl	0 <__assert_fail>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x355                 	// #853
 348:	bl	0 <__assert_fail>
 34c:	ldr	x0, [sp, #136]
 350:	mov	w1, #0x1                   	// #1
 354:	str	x8, [sp, #128]
 358:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 35c:	ldr	w6, [x28, #184]
 360:	ldr	x8, [sp, #128]
 364:	b	270 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x7, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x8, [x8]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	str	x12, [x28, #72]
  88:	stp	xzr, x11, [x28, #88]
  8c:	stp	x11, x26, [x28, #104]
  90:	str	x3, [sp, #104]
  94:	add	x3, x0, #0x10
  98:	str	wzr, [x28, #120]
  9c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a0:	str	x8, [x28, #80]
  a4:	ldr	x6, [x6]
  a8:	str	wzr, [x28, #136]
  ac:	str	x19, [x28, #144]
  b0:	str	wzr, [x28, #152]
  b4:	add	x6, x6, #0x10
  b8:	strb	w26, [x28, #156]
  bc:	str	x3, [x20], #160
  c0:	ldr	x1, [x0]
  c4:	str	x28, [x20, #8]
  c8:	ldr	x7, [x7]
  cc:	str	x6, [x28, #160]
  d0:	stp	x24, x2, [x28, #176]
  d4:	mov	x0, x21
  d8:	str	x1, [x28, #592]
  dc:	str	x7, [x28, #600]
  e0:	ldr	x27, [sp, #104]
  e4:	str	x4, [sp, #104]
  e8:	bl	0 <strlen>
  ec:	mov	x2, x0
  f0:	mov	x1, x21
  f4:	mov	x0, x28
  f8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  fc:	ldr	w21, [x22, #8]
 100:	ldr	x1, [x25]
 104:	str	x1, [x28, #32]
 108:	ldr	x0, [x27]
 10c:	mov	w2, #0x28                  	// #40
 110:	ldr	x1, [x25, #8]
 114:	str	x1, [x28, #40]
 118:	ldr	x1, [x22]
 11c:	ldr	w3, [x0]
 120:	str	w3, [x28, #136]
 124:	strb	w26, [x28, #156]
 128:	umaddl	x21, w21, w2, x1
 12c:	ldr	w0, [x0]
 130:	cmp	x1, x21
 134:	str	w0, [x28, #152]
 138:	b.eq	224 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x224>  // b.none
 13c:	add	x22, sp, #0x98
 140:	mov	x25, x1
 144:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 148:	add	x0, x0, #0x0
 14c:	str	x0, [sp, #136]
 150:	ldp	x8, x0, [x25]
 154:	str	x0, [x22, #8]
 158:	ldp	x6, x7, [x25, #16]
 15c:	stp	x6, x7, [x22, #16]
 160:	mov	x0, x20
 164:	ldr	x26, [sp, #160]
 168:	str	x8, [x22]
 16c:	ldr	x6, [x25, #32]
 170:	mov	x27, x8
 174:	ldr	x3, [sp, #176]
 178:	stp	x3, x6, [sp, #104]
 17c:	ldr	w3, [x25, #16]
 180:	mov	x1, x8
 184:	mov	x2, x26
 188:	str	x6, [x22, #32]
 18c:	str	w3, [sp, #120]
 190:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 194:	ldr	w6, [x28, #184]
 198:	cmp	w0, w6
 19c:	b.ne	354 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x354>  // b.any
 1a0:	ldr	w1, [x28, #188]
 1a4:	cmp	w0, w1
 1a8:	b.cs	244 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x244>  // b.hs, b.nlast
 1ac:	mov	w1, #0x30                  	// #48
 1b0:	ldr	x8, [x28, #176]
 1b4:	umull	x1, w0, w1
 1b8:	add	x0, x8, x1
 1bc:	str	x27, [x8, x1]
 1c0:	ldr	x1, [x23]
 1c4:	mov	w7, #0x1                   	// #1
 1c8:	ldr	x2, [sp, #104]
 1cc:	stp	x26, x2, [x0, #8]
 1d0:	add	x1, x1, #0x10
 1d4:	ldr	x2, [sp, #112]
 1d8:	str	x2, [x0, #24]
 1dc:	ldr	w2, [sp, #120]
 1e0:	str	x1, [x0, #32]
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	ldp	w0, w6, [x28, #184]
 1f0:	mov	w1, w0
 1f4:	add	x1, x1, #0x1
 1f8:	cmp	x1, x6
 1fc:	b.hi	334 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x334>  // b.pmore
 200:	add	w0, w0, #0x1
 204:	str	w0, [x28, #184]
 208:	mov	x1, x27
 20c:	mov	x2, x26
 210:	ldr	x0, [x20, #8]
 214:	add	x25, x25, #0x28
 218:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 21c:	cmp	x21, x25
 220:	b.ne	150 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 224:	mov	x0, x28
 228:	ldp	x19, x20, [sp, #16]
 22c:	ldp	x21, x22, [sp, #32]
 230:	ldp	x23, x24, [sp, #48]
 234:	ldp	x25, x26, [sp, #64]
 238:	ldp	x27, x28, [sp, #80]
 23c:	ldp	x29, x30, [sp], #192
 240:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 244:	mov	w1, w1
 248:	mov	x0, #0xffffffff            	// #4294967295
 24c:	add	x1, x1, #0x2
 250:	orr	x1, x1, x1, lsr #1
 254:	orr	x1, x1, x1, lsr #2
 258:	orr	x1, x1, x1, lsr #4
 25c:	orr	x1, x1, x1, lsr #8
 260:	orr	x7, x1, x1, lsr #16
 264:	orr	x1, x7, x1, lsr #32
 268:	add	x1, x1, #0x1
 26c:	cmp	x1, x0
 270:	b.hi	31c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 274:	add	x0, x1, x1, lsl #1
 278:	str	w1, [sp, #124]
 27c:	lsl	x0, x0, #4
 280:	str	w6, [sp, #128]
 284:	str	x1, [sp, #144]
 288:	bl	0 <malloc>
 28c:	ldr	w6, [sp, #128]
 290:	mov	x8, x0
 294:	cbz	x0, 374 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x374>
 298:	mov	w1, #0x30                  	// #48
 29c:	mov	x10, x8
 2a0:	ldr	x0, [x28, #176]
 2a4:	umull	x1, w6, w1
 2a8:	add	x11, x0, x1
 2ac:	mov	x9, x0
 2b0:	cmp	x0, x11
 2b4:	b.eq	2ec <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2ec>  // b.none
 2b8:	ldp	x6, x7, [x9]
 2bc:	stp	x6, x7, [x10]
 2c0:	add	x9, x9, #0x30
 2c4:	ldp	x6, x7, [x9, #-32]
 2c8:	stp	x6, x7, [x10, #16]
 2cc:	add	x10, x10, #0x30
 2d0:	ldur	w6, [x9, #-8]
 2d4:	stur	w6, [x10, #-8]
 2d8:	ldurb	w6, [x9, #-4]
 2dc:	cmp	x11, x9
 2e0:	stur	x19, [x10, #-16]
 2e4:	sturb	w6, [x10, #-4]
 2e8:	b.ne	2b8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b8>  // b.any
 2ec:	cmp	x24, x0
 2f0:	b.eq	30c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f4:	str	x8, [sp, #128]
 2f8:	bl	0 <free>
 2fc:	ldr	w1, [x28, #184]
 300:	mov	w0, #0x30                  	// #48
 304:	ldr	x8, [sp, #128]
 308:	umull	x1, w1, w0
 30c:	ldr	w0, [sp, #124]
 310:	str	x8, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b8>
 31c:	mov	x1, x0
 320:	mov	w0, #0xffffffd0            	// #-48
 324:	mov	w2, #0xffffffff            	// #-1
 328:	movk	x0, #0x2f, lsl #32
 32c:	str	w2, [sp, #124]
 330:	b	280 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x280>
 334:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 338:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	add	x3, x3, #0x0
 344:	add	x1, x1, #0x0
 348:	add	x0, x0, #0x0
 34c:	mov	w2, #0x43                  	// #67
 350:	bl	0 <__assert_fail>
 354:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 358:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	add	x3, x3, #0x0
 364:	add	x1, x1, #0x0
 368:	add	x0, x0, #0x0
 36c:	mov	w2, #0x355                 	// #853
 370:	bl	0 <__assert_fail>
 374:	ldr	x0, [sp, #136]
 378:	mov	w1, #0x1                   	// #1
 37c:	str	x8, [sp, #128]
 380:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 384:	ldr	w6, [x28, #184]
 388:	ldr	x8, [sp, #128]
 38c:	b	298 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x298>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x11, x0
   8:	mov	x10, x1
   c:	mov	x29, sp
  10:	mov	x3, x2
  14:	str	x19, [sp, #16]
  18:	add	x0, x8, #0x10
  1c:	mov	x19, x8
  20:	ldp	x4, x5, [x10]
  24:	stp	x4, x5, [sp, #80]
  28:	add	x1, sp, #0x28
  2c:	ldp	x8, x9, [x11]
  30:	stp	x8, x9, [sp, #40]
  34:	mov	x2, #0x78                  	// #120
  38:	ldp	x6, x7, [x11, #16]
  3c:	stp	x6, x7, [sp, #56]
  40:	ldp	x12, x13, [x3]
  44:	str	x0, [x19]
  48:	ldp	x6, x7, [x3, #16]
  4c:	stp	x12, x13, [sp, #120]
  50:	ldp	x8, x9, [x10, #16]
  54:	stp	x8, x9, [sp, #96]
  58:	ldr	x4, [x11, #32]
  5c:	str	x4, [sp, #72]
  60:	ldr	x3, [x3, #32]
  64:	stp	x6, x7, [sp, #136]
  68:	ldr	x4, [x10, #32]
  6c:	str	x4, [sp, #112]
  70:	str	x3, [sp, #152]
  74:	bl	0 <memcpy>
  78:	mov	x1, #0x3                   	// #3
  7c:	mov	x0, x19
  80:	movk	x1, #0x4, lsl #32
  84:	str	x1, [x19, #8]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #160
  90:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x2
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x2, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x25, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x0, [x27]
  f8:	mov	w2, #0x28                  	// #40
  fc:	ldr	x1, [x22]
 100:	ldr	w3, [x0]
 104:	str	w3, [x28, #136]
 108:	mov	x27, x1
 10c:	umaddl	x21, w21, w2, x1
 110:	strb	w26, [x28, #156]
 114:	ldr	x2, [x25]
 118:	cmp	x1, x21
 11c:	ldr	w0, [x0]
 120:	ldr	x1, [x25, #8]
 124:	stp	x2, x1, [x28, #32]
 128:	str	w0, [x28, #152]
 12c:	b.eq	214 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 130:	add	x22, sp, #0x98
 134:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 138:	add	x0, x0, #0x0
 13c:	str	x0, [sp, #136]
 140:	ldp	x8, x0, [x27]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x27, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x25, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x27, #32]
 160:	mov	x26, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #104]
 16c:	ldr	w3, [x27, #16]
 170:	mov	x1, x8
 174:	mov	x2, x25
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w6, [x28, #184]
 188:	cmp	w0, w6
 18c:	b.ne	344 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x344>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w0, w1
 198:	b.cs	234 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 19c:	mov	w1, #0x30                  	// #48
 1a0:	ldr	x8, [x28, #176]
 1a4:	umull	x1, w0, w1
 1a8:	add	x0, x8, x1
 1ac:	str	x26, [x8, x1]
 1b0:	ldr	x1, [x23]
 1b4:	mov	w7, #0x1                   	// #1
 1b8:	ldr	x2, [sp, #104]
 1bc:	stp	x25, x2, [x0, #8]
 1c0:	add	x1, x1, #0x10
 1c4:	ldr	x2, [sp, #112]
 1c8:	str	x2, [x0, #24]
 1cc:	ldr	w2, [sp, #120]
 1d0:	str	x1, [x0, #32]
 1d4:	str	w2, [x0, #40]
 1d8:	strb	w7, [x0, #44]
 1dc:	ldp	w0, w6, [x28, #184]
 1e0:	mov	w1, w0
 1e4:	add	x1, x1, #0x1
 1e8:	cmp	x1, x6
 1ec:	b.hi	324 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x324>  // b.pmore
 1f0:	add	w0, w0, #0x1
 1f4:	str	w0, [x28, #184]
 1f8:	mov	x1, x26
 1fc:	mov	x2, x25
 200:	ldr	x0, [x20, #8]
 204:	add	x27, x27, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x27
 210:	b.ne	140 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	mov	w1, w1
 238:	mov	x0, #0xffffffff            	// #4294967295
 23c:	add	x1, x1, #0x2
 240:	orr	x1, x1, x1, lsr #1
 244:	orr	x1, x1, x1, lsr #2
 248:	orr	x1, x1, x1, lsr #4
 24c:	orr	x1, x1, x1, lsr #8
 250:	orr	x7, x1, x1, lsr #16
 254:	orr	x1, x7, x1, lsr #32
 258:	add	x1, x1, #0x1
 25c:	cmp	x1, x0
 260:	b.hi	30c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 264:	add	x0, x1, x1, lsl #1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w6, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w6, [sp, #128]
 280:	mov	x8, x0
 284:	cbz	x0, 364 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x364>
 288:	mov	w1, #0x30                  	// #48
 28c:	mov	x10, x8
 290:	ldr	x0, [x28, #176]
 294:	umull	x1, w6, w1
 298:	add	x11, x0, x1
 29c:	mov	x9, x0
 2a0:	cmp	x0, x11
 2a4:	b.eq	2dc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2dc>  // b.none
 2a8:	ldp	x6, x7, [x9]
 2ac:	stp	x6, x7, [x10]
 2b0:	add	x9, x9, #0x30
 2b4:	ldp	x6, x7, [x9, #-32]
 2b8:	stp	x6, x7, [x10, #16]
 2bc:	add	x10, x10, #0x30
 2c0:	ldur	w6, [x9, #-8]
 2c4:	stur	w6, [x10, #-8]
 2c8:	ldurb	w6, [x9, #-4]
 2cc:	cmp	x11, x9
 2d0:	stur	x19, [x10, #-16]
 2d4:	sturb	w6, [x10, #-4]
 2d8:	b.ne	2a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2a8>  // b.any
 2dc:	cmp	x24, x0
 2e0:	b.eq	2fc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2fc>  // b.none
 2e4:	str	x8, [sp, #128]
 2e8:	bl	0 <free>
 2ec:	ldr	w1, [x28, #184]
 2f0:	mov	w0, #0x30                  	// #48
 2f4:	ldr	x8, [sp, #128]
 2f8:	umull	x1, w1, w0
 2fc:	ldr	w0, [sp, #124]
 300:	str	x8, [x28, #176]
 304:	str	w0, [x28, #188]
 308:	b	1a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1a8>
 30c:	mov	x1, x0
 310:	mov	w0, #0xffffffd0            	// #-48
 314:	mov	w2, #0xffffffff            	// #-1
 318:	movk	x0, #0x2f, lsl #32
 31c:	str	w2, [sp, #124]
 320:	b	270 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>
 324:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 328:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 32c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	add	x3, x3, #0x0
 334:	add	x1, x1, #0x0
 338:	add	x0, x0, #0x0
 33c:	mov	w2, #0x43                  	// #67
 340:	bl	0 <__assert_fail>
 344:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 348:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 34c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 350:	add	x3, x3, #0x0
 354:	add	x1, x1, #0x0
 358:	add	x0, x0, #0x0
 35c:	mov	w2, #0x355                 	// #853
 360:	bl	0 <__assert_fail>
 364:	ldr	x0, [sp, #136]
 368:	mov	w1, #0x1                   	// #1
 36c:	str	x8, [sp, #128]
 370:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 374:	ldr	w6, [x28, #184]
 378:	ldr	x8, [sp, #128]
 37c:	b	288 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  24:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	add	x13, x19, #0x50
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	mov	x10, #0x100000001           	// #4294967297
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x7, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	x22, x3
  7c:	mov	w3, #0x100                 	// #256
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x20, x2
  88:	mov	x21, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	mov	x0, x1
  94:	stp	x10, x9, [x19, #72]
  98:	stp	xzr, x12, [x19, #88]
  9c:	stp	x12, x23, [x19, #104]
  a0:	str	wzr, [x19, #120]
  a4:	strb	wzr, [x19, #136]
  a8:	str	x5, [x19, #144]
  ac:	strh	w3, [x19, #152]
  b0:	str	x4, [x19, #160]
  b4:	stp	x8, x7, [x19, #184]
  b8:	bl	0 <strlen>
  bc:	mov	x2, x0
  c0:	mov	x1, x21
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  cc:	ldr	x2, [x20]
  d0:	str	x2, [x19, #32]
  d4:	ldr	x1, [x22]
  d8:	mov	x0, x19
  dc:	ldr	x2, [x20, #8]
  e0:	str	x2, [x19, #40]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldrb	w1, [x1]
  f4:	strb	w1, [x19, #152]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldr	x23, [sp, #48]
 104:	ldp	x29, x30, [sp], #64
 108:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x2, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x27, x3
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x22, x4
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x1, [x25]
  f8:	str	x1, [x28, #32]
  fc:	ldr	x0, [x27]
 100:	mov	w2, #0x28                  	// #40
 104:	ldr	x1, [x25, #8]
 108:	str	x1, [x28, #40]
 10c:	ldr	x1, [x22]
 110:	ldr	w3, [x0]
 114:	str	w3, [x28, #136]
 118:	strb	w26, [x28, #156]
 11c:	umaddl	x21, w21, w2, x1
 120:	ldr	w0, [x0]
 124:	cmp	x1, x21
 128:	str	w0, [x28, #152]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x1
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x0, [sp, #136]
 144:	nop
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #104]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w6, [x28, #184]
 190:	cmp	w0, w6
 194:	b.ne	34c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x34c>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w0, w1
 1a0:	b.cs	23c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a4:	mov	w1, #0x30                  	// #48
 1a8:	ldr	x8, [x28, #176]
 1ac:	umull	x1, w0, w1
 1b0:	add	x0, x8, x1
 1b4:	str	x27, [x8, x1]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #104]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #112]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	str	x1, [x0, #32]
 1dc:	str	w2, [x0, #40]
 1e0:	strb	w7, [x0, #44]
 1e4:	ldp	w0, w6, [x28, #184]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	cmp	x1, x6
 1f4:	b.hi	32c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x32c>  // b.pmore
 1f8:	add	w0, w0, #0x1
 1fc:	str	w0, [x28, #184]
 200:	mov	x1, x27
 204:	mov	x2, x26
 208:	ldr	x0, [x20, #8]
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	mov	w1, w1
 240:	mov	x0, #0xffffffff            	// #4294967295
 244:	add	x1, x1, #0x2
 248:	orr	x1, x1, x1, lsr #1
 24c:	orr	x1, x1, x1, lsr #2
 250:	orr	x1, x1, x1, lsr #4
 254:	orr	x1, x1, x1, lsr #8
 258:	orr	x7, x1, x1, lsr #16
 25c:	orr	x1, x7, x1, lsr #32
 260:	add	x1, x1, #0x1
 264:	cmp	x1, x0
 268:	b.hi	314 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.pmore
 26c:	add	x0, x1, x1, lsl #1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w6, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w6, [sp, #128]
 288:	mov	x8, x0
 28c:	cbz	x0, 36c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x36c>
 290:	mov	w1, #0x30                  	// #48
 294:	mov	x10, x8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x1, w6, w1
 2a0:	add	x11, x0, x1
 2a4:	mov	x9, x0
 2a8:	cmp	x0, x11
 2ac:	b.eq	2e4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e4>  // b.none
 2b0:	ldp	x6, x7, [x9]
 2b4:	stp	x6, x7, [x10]
 2b8:	add	x9, x9, #0x30
 2bc:	ldp	x6, x7, [x9, #-32]
 2c0:	stp	x6, x7, [x10, #16]
 2c4:	add	x10, x10, #0x30
 2c8:	ldur	w6, [x9, #-8]
 2cc:	stur	w6, [x10, #-8]
 2d0:	ldurb	w6, [x9, #-4]
 2d4:	cmp	x11, x9
 2d8:	stur	x19, [x10, #-16]
 2dc:	sturb	w6, [x10, #-4]
 2e0:	b.ne	2b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e4:	cmp	x24, x0
 2e8:	b.eq	304 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x304>  // b.none
 2ec:	str	x8, [sp, #128]
 2f0:	bl	0 <free>
 2f4:	ldr	w1, [x28, #184]
 2f8:	mov	w0, #0x30                  	// #48
 2fc:	ldr	x8, [sp, #128]
 300:	umull	x1, w1, w0
 304:	ldr	w0, [sp, #124]
 308:	str	x8, [x28, #176]
 30c:	str	w0, [x28, #188]
 310:	b	1b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 314:	mov	x1, x0
 318:	mov	w0, #0xffffffd0            	// #-48
 31c:	mov	w2, #0xffffffff            	// #-1
 320:	movk	x0, #0x2f, lsl #32
 324:	str	w2, [sp, #124]
 328:	b	278 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 32c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 334:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x43                  	// #67
 348:	bl	0 <__assert_fail>
 34c:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 354:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 358:	add	x3, x3, #0x0
 35c:	add	x1, x1, #0x0
 360:	add	x0, x0, #0x0
 364:	mov	w2, #0x355                 	// #853
 368:	bl	0 <__assert_fail>
 36c:	ldr	x0, [sp, #136]
 370:	mov	w1, #0x1                   	// #1
 374:	str	x8, [sp, #128]
 378:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 37c:	ldr	w6, [x28, #184]
 380:	ldr	x8, [sp, #128]
 384:	b	290 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	cbz	x1, 74 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x74>
   4:	stp	x29, x30, [sp, #-48]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	str	x21, [sp, #32]
  18:	mov	x21, x0
  1c:	ldr	x1, [x19, #24]
  20:	mov	x20, x19
  24:	mov	x0, x21
  28:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  2c:	ldr	x0, [x20, #64]
  30:	add	x1, x19, #0x50
  34:	ldr	x19, [x19, #16]
  38:	cmp	x0, x1
  3c:	b.eq	44 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x44>  // b.none
  40:	bl	0 <_ZdlPv>
  44:	ldr	x0, [x20, #32]
  48:	add	x1, x20, #0x30
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x58>  // b.none
  54:	bl	0 <_ZdlPv>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	cbnz	x19, 1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x1c>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret
  74:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	str	x1, [sp, #72]
  24:	b.hi	1a4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1a4>  // b.pmore
  28:	ldr	w0, [x20, #12]
  2c:	mov	x2, #0xffffffff            	// #4294967295
  30:	str	x2, [sp, #88]
  34:	add	x0, x0, #0x2
  38:	orr	x0, x0, x0, lsr #1
  3c:	orr	x0, x0, x0, lsr #2
  40:	orr	x0, x0, x0, lsr #4
  44:	orr	x0, x0, x0, lsr #8
  48:	orr	x1, x0, x0, lsr #16
  4c:	orr	x0, x1, x0, lsr #32
  50:	add	x0, x0, #0x1
  54:	cmp	x0, x19
  58:	csel	x1, x0, x19, cs  // cs = hs, nlast
  5c:	cmp	x1, x2
  60:	b.hi	174 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x174>  // b.pmore
  64:	mov	w22, w1
  68:	lsl	x0, x1, #5
  6c:	str	x1, [sp, #80]
  70:	bl	0 <malloc>
  74:	mov	x21, x0
  78:	cbz	x0, 18c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x18c>
  7c:	ldr	x1, [x20]
  80:	ldr	w19, [x20, #8]
  84:	add	x19, x1, x19, lsl #5
  88:	cmp	x1, x19
  8c:	b.eq	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>  // b.none
  90:	sub	x19, x19, x1
  94:	mov	x2, x21
  98:	add	x1, x1, #0x10
  9c:	add	x19, x21, x19
  a0:	str	x23, [sp, #48]
  a4:	b	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>
  a8:	str	x0, [x2]
  ac:	add	x2, x2, #0x20
  b0:	ldr	x0, [x1]
  b4:	stur	x0, [x2, #-16]
  b8:	ldur	x0, [x1, #-8]
  bc:	stur	x0, [x2, #-24]
  c0:	stp	x1, xzr, [x1, #-16]
  c4:	cmp	x2, x19
  c8:	strb	wzr, [x1], #32
  cc:	b.eq	108 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x108>  // b.none
  d0:	add	x0, x2, #0x10
  d4:	str	x0, [x2]
  d8:	ldur	x0, [x1, #-16]
  dc:	cmp	x0, x1
  e0:	b.ne	a8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xa8>  // b.any
  e4:	ldp	x4, x5, [x1]
  e8:	stp	x4, x5, [x2, #16]
  ec:	add	x2, x2, #0x20
  f0:	ldur	x0, [x1, #-8]
  f4:	stur	x0, [x2, #-24]
  f8:	stp	x1, xzr, [x1, #-16]
  fc:	cmp	x2, x19
 100:	strb	wzr, [x1], #32
 104:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 108:	ldr	x23, [x20]
 10c:	ldr	w19, [x20, #8]
 110:	add	x19, x23, x19, lsl #5
 114:	cmp	x23, x19
 118:	b.eq	1b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1b8>  // b.none
 11c:	nop
 120:	sub	x19, x19, #0x20
 124:	mov	x1, x19
 128:	ldr	x0, [x1], #16
 12c:	cmp	x0, x1
 130:	b.eq	138 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x138>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	cmp	x19, x23
 13c:	b.ne	120 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x120>  // b.any
 140:	ldr	x19, [x20]
 144:	ldr	x23, [sp, #48]
 148:	add	x0, x20, #0x10
 14c:	cmp	x19, x0
 150:	b.eq	15c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x15c>  // b.none
 154:	mov	x0, x19
 158:	bl	0 <free>
 15c:	str	x21, [x20]
 160:	str	w22, [x20, #12]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x29, x30, [sp], #96
 170:	ret
 174:	mov	x0, #0x1fffffffe0          	// #137438953440
 178:	mov	w22, #0xffffffff            	// #-1
 17c:	str	x2, [sp, #80]
 180:	bl	0 <malloc>
 184:	mov	x21, x0
 188:	cbnz	x0, 7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 18c:	mov	x21, #0x0                   	// #0
 190:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 194:	mov	w1, #0x1                   	// #1
 198:	add	x0, x0, #0x0
 19c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1a0:	b	7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 1a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 1a8:	mov	w1, #0x1                   	// #1
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1b4:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x28>
 1b8:	ldr	x23, [sp, #48]
 1bc:	b	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	b.eq	5c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x5c>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x20, x1
  20:	ldr	w21, [x1, #8]
  24:	ldr	w2, [x0, #8]
  28:	mov	w22, w21
  2c:	cmp	x2, w21, uxtw
  30:	b.cc	6c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x6c>  // b.lo, b.ul, b.last
  34:	cbz	x22, 54 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x54>
  38:	ldr	x0, [x0]
  3c:	lsl	x2, x22, #3
  40:	ldr	x1, [x1]
  44:	bl	0 <memmove>
  48:	ldr	w0, [x19, #12]
  4c:	cmp	x22, x0
  50:	b.hi	12c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x12c>  // b.pmore
  54:	str	w21, [x19, #8]
  58:	ldp	x21, x22, [sp, #32]
  5c:	mov	x0, x19
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret
  6c:	str	x23, [sp, #48]
  70:	ldr	w1, [x0, #12]
  74:	cmp	x22, x1
  78:	b.hi	104 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x104>  // b.pmore
  7c:	lsl	x23, x2, #3
  80:	ldr	x0, [x0]
  84:	ldr	x3, [x20]
  88:	cbnz	x2, d4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd4>
  8c:	lsl	x2, x22, #3
  90:	add	x1, x3, x23
  94:	add	x3, x3, x2
  98:	cmp	x1, x3
  9c:	b.eq	b8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb8>  // b.none
  a0:	sub	x2, x2, x23
  a4:	add	x0, x0, x23
  a8:	bl	0 <memcpy>
  ac:	ldr	w0, [x19, #12]
  b0:	cmp	x22, x0
  b4:	b.hi	130 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x130>  // b.pmore
  b8:	str	w21, [x19, #8]
  bc:	mov	x0, x19
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldr	x23, [sp, #48]
  cc:	ldp	x29, x30, [sp], #64
  d0:	ret
  d4:	mov	x1, x3
  d8:	mov	x2, x23
  dc:	bl	0 <memmove>
  e0:	ldr	w2, [x20, #8]
  e4:	ldr	x0, [x19]
  e8:	ldr	x1, [x20]
  ec:	lsl	x2, x2, #3
  f0:	add	x3, x1, x2
  f4:	add	x1, x1, x23
  f8:	cmp	x1, x3
  fc:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
 100:	b	ac <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xac>
 104:	str	wzr, [x0, #8]
 108:	add	x1, x0, #0x10
 10c:	mov	x2, x22
 110:	mov	x3, #0x8                   	// #8
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x23, #0x0                   	// #0
 11c:	ldr	w2, [x20, #8]
 120:	ldr	x0, [x19]
 124:	ldr	x1, [x20]
 128:	b	ec <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xec>
 12c:	str	x23, [sp, #48]
 130:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 134:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 138:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 13c:	add	x3, x3, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x0, x0, #0x0
 148:	mov	w2, #0x43                  	// #67
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	add	x8, x0, #0x50
   8:	add	x6, x0, #0x80
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x4, 0 <_ZTVN4llvm2cl5aliasE>
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, x0, #0x58
  24:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	stp	x23, x24, [sp, #48]
  2c:	add	x24, x0, #0x40
  30:	mov	x7, #0x1                   	// #1
  34:	ldr	x0, [x0, #8]
  38:	stp	xzr, xzr, [x19, #24]
  3c:	mov	x20, x2
  40:	and	x0, x0, #0x80000000
  44:	stp	xzr, xzr, [x19, #40]
  48:	orr	x0, x0, #0x200000
  4c:	ldr	x4, [x4]
  50:	stp	x0, xzr, [x19, #8]
  54:	mov	x2, #0x100000001           	// #4294967297
  58:	stp	xzr, x8, [x19, #56]
  5c:	add	x4, x4, #0x10
  60:	mov	x23, x3
  64:	str	xzr, [x19, #88]
  68:	mov	x22, x1
  6c:	stp	x6, x6, [x21, #8]
  70:	mov	x0, x1
  74:	ldr	x5, [x5]
  78:	str	x7, [x19, #112]
  7c:	str	wzr, [x21, #32]
  80:	str	x4, [x19]
  84:	stp	x2, x5, [x19, #72]
  88:	str	xzr, [x19, #136]
  8c:	bl	0 <strlen>
  90:	mov	x2, x0
  94:	mov	x1, x22
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  a0:	ldr	x1, [x20]
  a4:	str	x1, [x19, #32]
  a8:	ldr	x0, [x19, #136]
  ac:	ldr	x1, [x20, #8]
  b0:	str	x1, [x19, #40]
  b4:	ldr	x20, [x23]
  b8:	cbz	x0, ec <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xec>
  bc:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c0:	add	x0, x0, #0x0
  c4:	mov	w1, #0x103                 	// #259
  c8:	stp	x0, xzr, [sp, #72]
  cc:	strh	w1, [sp, #88]
  d0:	bl	0 <_ZN4llvm4errsEv>
  d4:	add	x1, sp, #0x48
  d8:	mov	x4, x0
  dc:	mov	x2, #0x0                   	// #0
  e0:	mov	x0, x19
  e4:	mov	x3, #0x0                   	// #0
  e8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  ec:	ldr	x0, [x19, #24]
  f0:	str	x20, [x19, #136]
  f4:	cbz	x0, 17c <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x17c>
  f8:	cbz	x20, 1b4 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x1b4>
  fc:	ldp	w1, w0, [x19, #116]
 100:	cmp	w1, w0
 104:	b.eq	138 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x138>  // b.none
 108:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 10c:	add	x0, x0, #0x0
 110:	mov	w1, #0x103                 	// #259
 114:	stp	x0, xzr, [sp, #72]
 118:	strh	w1, [sp, #88]
 11c:	bl	0 <_ZN4llvm4errsEv>
 120:	add	x1, sp, #0x48
 124:	mov	x4, x0
 128:	mov	x2, #0x0                   	// #0
 12c:	mov	x0, x19
 130:	mov	x3, #0x0                   	// #0
 134:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 138:	ldr	x1, [x19, #136]
 13c:	cmp	x19, x1
 140:	b.eq	154 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x154>  // b.none
 144:	add	x1, x1, #0x58
 148:	mov	x0, x21
 14c:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
 150:	ldr	x1, [x19, #136]
 154:	add	x1, x1, #0x40
 158:	mov	x0, x24
 15c:	bl	0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #96
 178:	ret
 17c:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 180:	add	x0, x0, #0x0
 184:	mov	w1, #0x103                 	// #259
 188:	stp	x0, xzr, [sp, #72]
 18c:	strh	w1, [sp, #88]
 190:	bl	0 <_ZN4llvm4errsEv>
 194:	add	x1, sp, #0x48
 198:	mov	x4, x0
 19c:	mov	x2, #0x0                   	// #0
 1a0:	mov	x0, x19
 1a4:	mov	x3, #0x0                   	// #0
 1a8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1ac:	ldr	x20, [x19, #136]
 1b0:	cbnz	x20, fc <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xfc>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 1b8:	add	x0, x0, #0x0
 1bc:	mov	w1, #0x103                 	// #259
 1c0:	stp	x0, xzr, [sp, #72]
 1c4:	strh	w1, [sp, #88]
 1c8:	bl	0 <_ZN4llvm4errsEv>
 1cc:	add	x1, sp, #0x48
 1d0:	mov	x4, x0
 1d4:	mov	x2, #0x0                   	// #0
 1d8:	mov	x0, x19
 1dc:	mov	x3, #0x0                   	// #0
 1e0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1e4:	b	fc <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xfc>

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	str	x1, [x0]
   4:	tst	w2, #0xff
   8:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
   c:	ldr	x2, [x1]
  10:	cmp	x2, #0x0
  14:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  18:	b.ne	38 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x38>  // b.any
  1c:	add	x1, x1, #0x8
  20:	mov	x3, x1
  24:	ldr	x2, [x1], #8
  28:	cmp	x2, #0x0
  2c:	ccmn	x2, #0x8, #0x4, ne  // ne = any
  30:	b.eq	20 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x20>  // b.none
  34:	str	x3, [x0]
  38:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text.startup:

0000000000000000 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
       0:	sub	sp, sp, #0xa40
       4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
       8:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
       c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      10:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      14:	stp	x29, x30, [sp]
      18:	mov	x29, sp
      1c:	ldr	x4, [x5]
      20:	stp	x25, x26, [sp, #64]
      24:	add	x26, x0, #0x0
      28:	add	x0, x26, #0x8e8
      2c:	stp	x19, x20, [sp, #16]
      30:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      34:	stp	x21, x22, [sp, #32]
      38:	add	x6, x26, #0x9b0
      3c:	add	x8, x26, #0xb40
      40:	stp	x23, x24, [sp, #48]
      44:	add	x7, x26, #0x938
      48:	mov	x20, #0x1                   	// #1
      4c:	stp	x27, x28, [sp, #80]
      50:	mov	w27, #0x1                   	// #1
      54:	add	x19, x26, #0xa78
      58:	ldr	x3, [x0, #8]
      5c:	stp	x8, x6, [sp, #136]
      60:	add	x28, x26, #0xdd0
      64:	ldr	x24, [x1]
      68:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
      6c:	ldr	x6, [x5]
      70:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      74:	ldr	x23, [x1]
      78:	and	x3, x3, #0x80000000
      7c:	ldr	x22, [x2]
      80:	stp	x3, xzr, [x0, #8]
      84:	adrp	x3, 0 <__dso_handle>
      88:	ldr	x9, [x5]
      8c:	add	x21, x3, #0x0
      90:	add	x5, x26, #0x968
      94:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      98:	stp	xzr, xzr, [x0, #24]
      9c:	add	x22, x22, #0x10
      a0:	add	x25, x3, #0x0
      a4:	stp	xzr, xzr, [x0, #40]
      a8:	add	x24, x24, #0x10
      ac:	add	x23, x23, #0x10
      b0:	stp	xzr, x7, [x0, #56]
      b4:	add	x7, x26, #0xd08
      b8:	mov	w3, #0x100                 	// #256
      bc:	stp	w20, w27, [x0, #72]
      c0:	mov	x2, #0xc                   	// #12
      c4:	stp	x4, x0, [sp, #104]
      c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      cc:	add	x1, x1, #0x0
      d0:	stp	x4, xzr, [x0, #80]
      d4:	stp	x5, x5, [x0, #96]
      d8:	str	x20, [x0, #112]
      dc:	str	wzr, [x0, #120]
      e0:	strb	wzr, [x0, #136]
      e4:	str	x24, [x0, #144]
      e8:	strh	w3, [x0, #152]
      ec:	str	x23, [x0, #160]
      f0:	stp	x9, x6, [x0, #184]
      f4:	str	x22, [x26, #2280]
      f8:	stp	x6, x9, [sp, #120]
      fc:	str	x7, [sp, #160]
     100:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     104:	ldr	x0, [sp, #112]
     108:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     10c:	add	x1, x1, #0x0
     110:	str	x1, [x0, #32]
     114:	mov	x1, #0x48                  	// #72
     118:	str	x1, [x0, #40]
     11c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     120:	ldr	x0, [sp, #112]
     124:	mov	x2, x21
     128:	mov	x1, x0
     12c:	mov	x0, x25
     130:	bl	0 <__cxa_atexit>
     134:	str	x22, [x26, #2480]
     138:	ldr	x6, [sp, #144]
     13c:	add	x10, x26, #0xa30
     140:	ldp	x3, x9, [sp, #120]
     144:	mov	w5, #0x100                 	// #256
     148:	ldr	x0, [x6, #8]
     14c:	stp	xzr, xzr, [x6, #24]
     150:	mov	x2, #0x1d                  	// #29
     154:	ldr	x4, [sp, #104]
     158:	and	x0, x0, #0x80000000
     15c:	stp	x0, xzr, [x6, #8]
     160:	add	x0, x26, #0xa00
     164:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     168:	stp	xzr, xzr, [x6, #40]
     16c:	add	x1, x1, #0x0
     170:	str	xzr, [x6, #56]
     174:	str	x0, [x6, #64]
     178:	mov	x0, x6
     17c:	stp	w27, w27, [x6, #72]
     180:	stp	x4, xzr, [x6, #80]
     184:	stp	x10, x10, [x6, #96]
     188:	str	x20, [x6, #112]
     18c:	str	wzr, [x6, #120]
     190:	strb	wzr, [x6, #136]
     194:	str	x24, [x6, #144]
     198:	strh	w5, [x6, #152]
     19c:	str	x23, [x6, #160]
     1a0:	stp	x9, x3, [x6, #184]
     1a4:	str	x6, [sp, #112]
     1a8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1ac:	ldr	x6, [sp, #112]
     1b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1b4:	add	x1, x1, #0x0
     1b8:	mov	x0, x6
     1bc:	str	x1, [x6, #32]
     1c0:	mov	x1, #0x5d                  	// #93
     1c4:	str	x1, [x6, #40]
     1c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1cc:	ldr	x6, [sp, #112]
     1d0:	mov	x2, x21
     1d4:	mov	x0, x25
     1d8:	mov	x1, x6
     1dc:	bl	0 <__cxa_atexit>
     1e0:	stp	xzr, xzr, [x19, #16]
     1e4:	adrp	x6, 0 <_ZTVN4llvm2cl6parserIiEE>
     1e8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     1ec:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1f0:	ldr	x6, [x6]
     1f4:	adrp	x10, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1f8:	ldr	x0, [x0]
     1fc:	add	x6, x6, #0x10
     200:	adrp	x11, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     204:	str	x6, [x19, #160]
     208:	ldr	x6, [x19, #8]
     20c:	add	x0, x0, #0x10
     210:	ldr	x2, [x2]
     214:	str	x0, [x26, #2680]
     218:	ldr	x11, [x11]
     21c:	and	x0, x6, #0x80000000
     220:	ldr	x10, [x10]
     224:	add	x6, x26, #0xaf8
     228:	ldr	x4, [sp, #104]
     22c:	stp	x11, x10, [x19, #184]
     230:	add	x10, x26, #0xac8
     234:	add	x2, x2, #0x10
     238:	str	x0, [x19, #8]
     23c:	stp	xzr, xzr, [x19, #32]
     240:	mov	x0, x19
     244:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     248:	stp	xzr, xzr, [x19, #48]
     24c:	add	x1, x1, #0x0
     250:	str	x10, [x19, #64]
     254:	stp	w27, w27, [x19, #72]
     258:	stp	x4, xzr, [x19, #80]
     25c:	stp	x6, x6, [x19, #96]
     260:	str	x20, [x19, #112]
     264:	str	wzr, [x19, #120]
     268:	str	wzr, [x19, #136]
     26c:	str	x2, [x19, #144]
     270:	mov	x2, #0xd                   	// #13
     274:	str	wzr, [x19, #152]
     278:	strb	w27, [x19, #156]
     27c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     280:	str	wzr, [x19, #136]
     284:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     288:	add	x1, x1, #0x0
     28c:	str	x1, [x19, #32]
     290:	mov	x1, #0xd                   	// #13
     294:	str	x1, [x19, #40]
     298:	add	x1, sp, #0x8c8
     29c:	str	wzr, [x19, #152]
     2a0:	mov	x0, x19
     2a4:	strb	w27, [x19, #156]
     2a8:	str	x1, [sp, #112]
     2ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2b0:	mov	x1, x19
     2b4:	mov	x2, x21
     2b8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2bc:	add	x0, x0, #0x0
     2c0:	bl	0 <__cxa_atexit>
     2c4:	str	x22, [x26, #2880]
     2c8:	ldp	x9, x8, [sp, #128]
     2cc:	add	x6, x26, #0xe98
     2d0:	str	x6, [sp, #144]
     2d4:	add	x3, x26, #0xbc0
     2d8:	ldr	x4, [sp, #104]
     2dc:	mov	w5, #0x100                 	// #256
     2e0:	ldr	x6, [sp, #120]
     2e4:	stp	xzr, xzr, [x8, #24]
     2e8:	mov	x2, #0xd                   	// #13
     2ec:	ldr	x0, [x8, #8]
     2f0:	stp	xzr, xzr, [x8, #40]
     2f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2f8:	and	x0, x0, #0x80000000
     2fc:	stp	x0, xzr, [x8, #8]
     300:	add	x0, x26, #0xb90
     304:	str	xzr, [x8, #56]
     308:	add	x1, x1, #0x0
     30c:	str	x0, [x8, #64]
     310:	mov	x0, x8
     314:	stp	w27, w27, [x8, #72]
     318:	add	x19, sp, #0x978
     31c:	stp	x4, xzr, [x8, #80]
     320:	stp	x3, x3, [x8, #96]
     324:	str	x20, [x8, #112]
     328:	str	wzr, [x8, #120]
     32c:	strb	wzr, [x8, #136]
     330:	str	x24, [x8, #144]
     334:	strh	w5, [x8, #152]
     338:	str	x23, [x8, #160]
     33c:	str	x9, [x8, #184]
     340:	str	x6, [x8, #192]
     344:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     348:	ldr	x8, [sp, #136]
     34c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     350:	add	x1, x1, #0x0
     354:	mov	x2, #0x39                  	// #57
     358:	mov	x0, x8
     35c:	stp	x1, x2, [x8, #32]
     360:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     364:	ldr	x8, [sp, #136]
     368:	mov	x2, x21
     36c:	mov	x0, x25
     370:	mov	x1, x8
     374:	bl	0 <__cxa_atexit>
     378:	str	x22, [x26, #3336]
     37c:	ldr	x7, [sp, #160]
     380:	add	x3, x26, #0xd88
     384:	ldp	x6, x9, [sp, #120]
     388:	mov	w5, #0x100                 	// #256
     38c:	ldr	x0, [x7, #8]
     390:	stp	xzr, xzr, [x7, #24]
     394:	mov	x2, #0xe                   	// #14
     398:	ldr	x4, [sp, #104]
     39c:	and	x0, x0, #0x80000000
     3a0:	stp	x0, xzr, [x7, #8]
     3a4:	add	x0, x26, #0xd58
     3a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3ac:	stp	xzr, xzr, [x7, #40]
     3b0:	add	x1, x1, #0x0
     3b4:	str	xzr, [x7, #56]
     3b8:	str	x0, [x7, #64]
     3bc:	mov	x0, x7
     3c0:	stp	w27, w27, [x7, #72]
     3c4:	stp	x4, xzr, [x7, #80]
     3c8:	stp	x3, x3, [x7, #96]
     3cc:	str	x20, [x7, #112]
     3d0:	str	wzr, [x7, #120]
     3d4:	strb	wzr, [x7, #136]
     3d8:	str	x24, [x7, #144]
     3dc:	strh	w5, [x7, #152]
     3e0:	str	x23, [x7, #160]
     3e4:	stp	x9, x6, [x7, #184]
     3e8:	str	x7, [sp, #136]
     3ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     3f0:	ldr	x7, [sp, #136]
     3f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3f8:	add	x1, x1, #0x0
     3fc:	mov	x2, #0x18                  	// #24
     400:	mov	x0, x7
     404:	stp	x1, x2, [x7, #32]
     408:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     40c:	ldr	x7, [sp, #136]
     410:	mov	x2, x21
     414:	mov	x0, x25
     418:	mov	x1, x7
     41c:	bl	0 <__cxa_atexit>
     420:	stp	xzr, xzr, [x28, #24]
     424:	add	x7, x26, #0xe20
     428:	ldp	x6, x9, [sp, #120]
     42c:	add	x3, x26, #0xe50
     430:	ldr	x0, [x28, #8]
     434:	mov	w5, #0x100                 	// #256
     438:	ldr	x4, [sp, #104]
     43c:	and	x0, x0, #0x80000000
     440:	stp	x0, xzr, [x28, #8]
     444:	mov	x2, #0x7                   	// #7
     448:	mov	x0, x28
     44c:	stp	xzr, xzr, [x28, #40]
     450:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     454:	add	x1, x1, #0x0
     458:	stp	xzr, x7, [x28, #56]
     45c:	stp	w27, w27, [x28, #72]
     460:	stp	x4, xzr, [x28, #80]
     464:	stp	x3, x3, [x28, #96]
     468:	str	x20, [x28, #112]
     46c:	str	wzr, [x28, #120]
     470:	strb	wzr, [x28, #136]
     474:	str	x24, [x28, #144]
     478:	strh	w5, [x28, #152]
     47c:	str	x23, [x28, #160]
     480:	stp	x9, x6, [x28, #184]
     484:	str	x22, [x26, #3536]
     488:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     48c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     490:	add	x1, x1, #0x0
     494:	mov	x2, #0x15                  	// #21
     498:	stp	x1, x2, [x28, #32]
     49c:	mov	x0, x28
     4a0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     4a4:	mov	x1, x28
     4a8:	mov	x2, x21
     4ac:	mov	x0, x25
     4b0:	bl	0 <__cxa_atexit>
     4b4:	ldr	x3, [sp, #112]
     4b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4bc:	add	x1, x1, #0x0
     4c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4c4:	add	x0, x0, #0x0
     4c8:	str	x1, [sp, #2424]
     4cc:	mov	x1, #0x13                  	// #19
     4d0:	add	x0, x0, #0x760
     4d4:	mov	x2, x19
     4d8:	str	x0, [sp, #136]
     4dc:	str	x28, [sp, #2248]
     4e0:	str	x1, [sp, #2432]
     4e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4e8:	add	x1, x1, #0x0
     4ec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4f0:	ldr	x0, [sp, #136]
     4f4:	mov	x2, x21
     4f8:	mov	x1, x0
     4fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     500:	add	x0, x0, #0x0
     504:	bl	0 <__cxa_atexit>
     508:	ldr	x6, [sp, #144]
     50c:	add	x5, x26, #0xc08
     510:	ldp	x3, x9, [sp, #120]
     514:	str	x22, [x26, #3736]
     518:	ldr	x0, [x6, #8]
     51c:	stp	xzr, xzr, [x6, #24]
     520:	mov	x2, #0x12                  	// #18
     524:	and	x0, x0, #0x80000000
     528:	stp	x0, xzr, [x6, #8]
     52c:	mov	w0, #0x100                 	// #256
     530:	strh	w0, [x6, #152]
     534:	add	x0, x26, #0xee8
     538:	ldr	x28, [sp, #104]
     53c:	stp	xzr, xzr, [x6, #40]
     540:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     544:	str	xzr, [x6, #56]
     548:	add	x1, x1, #0x0
     54c:	str	x0, [x6, #64]
     550:	add	x0, x26, #0xf18
     554:	stp	w27, w27, [x6, #72]
     558:	add	x22, x19, #0x10
     55c:	stp	x28, xzr, [x6, #80]
     560:	stp	x0, x0, [x6, #96]
     564:	mov	x0, x6
     568:	str	x20, [x6, #112]
     56c:	str	wzr, [x6, #120]
     570:	strb	wzr, [x6, #136]
     574:	str	x24, [x6, #144]
     578:	str	x23, [x6, #160]
     57c:	stp	x9, x3, [x6, #184]
     580:	str	x6, [sp, #120]
     584:	str	x5, [sp, #136]
     588:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     58c:	ldr	x6, [sp, #120]
     590:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     594:	add	x1, x1, #0x0
     598:	mov	x2, #0x20                  	// #32
     59c:	mov	x0, x6
     5a0:	stp	x1, x2, [x6, #32]
     5a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     5a8:	ldr	x6, [sp, #120]
     5ac:	mov	x2, x21
     5b0:	mov	x0, x25
     5b4:	mov	x1, x6
     5b8:	bl	0 <__cxa_atexit>
     5bc:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     5c0:	add	x8, x26, #0xc58
     5c4:	ldr	x5, [sp, #136]
     5c8:	add	x1, x26, #0xca0
     5cc:	ldr	x3, [x0]
     5d0:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5d4:	stp	xzr, xzr, [x5, #24]
     5d8:	add	x3, x3, #0x10
     5dc:	ldr	x2, [x0]
     5e0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5e4:	stp	xzr, xzr, [x5, #40]
     5e8:	add	x2, x2, #0x10
     5ec:	ldr	x6, [x0]
     5f0:	stp	xzr, x8, [x5, #56]
     5f4:	add	x8, x26, #0xcc8
     5f8:	ldr	x0, [x5, #8]
     5fc:	add	x6, x6, #0x10
     600:	stp	w27, w27, [x5, #72]
     604:	and	x0, x0, #0x80000000
     608:	stp	x0, xzr, [x5, #8]
     60c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     610:	stp	x28, xzr, [x5, #80]
     614:	ldr	x7, [x0]
     618:	add	x0, x26, #0xc88
     61c:	stp	x0, x0, [x5, #96]
     620:	mov	x0, x5
     624:	str	x20, [x5, #112]
     628:	str	wzr, [x5, #120]
     62c:	stp	x1, xzr, [x5, #136]
     630:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     634:	add	x1, x1, #0x0
     638:	strb	wzr, [x5, #152]
     63c:	str	x2, [x5, #168]
     640:	mov	x2, #0xa                   	// #10
     644:	str	x8, [x5, #176]
     648:	str	xzr, [x5, #184]
     64c:	strb	wzr, [x5, #192]
     650:	strb	wzr, [x5, #208]
     654:	str	x6, [x5, #216]
     658:	str	x7, [x5, #248]
     65c:	str	x3, [x26, #3080]
     660:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     664:	str	x5, [sp, #120]
     668:	ldr	x3, [x3]
     66c:	str	x3, [x5, #240]
     670:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     674:	str	x22, [sp, #2424]
     678:	ldr	x5, [sp, #120]
     67c:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     680:	add	x6, x6, #0x0
     684:	mov	x8, #0x34                  	// #52
     688:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     68c:	add	x2, x0, #0x0
     690:	ldrb	w7, [x5, #10]
     694:	mov	w3, #0x0                   	// #0
     698:	stp	x6, x8, [x5, #32]
     69c:	mov	x1, x2
     6a0:	mov	x0, x19
     6a4:	bfi	w7, w27, #5, #2
     6a8:	strb	w7, [x5, #10]
     6ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6b0:	mov	x1, x19
     6b4:	add	x0, x26, #0xc90
     6b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     6bc:	ldr	x5, [sp, #120]
     6c0:	add	x0, x26, #0xcb8
     6c4:	mov	x1, x19
     6c8:	strb	w27, [x5, #208]
     6cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     6d0:	ldr	x0, [sp, #2424]
     6d4:	cmp	x0, x22
     6d8:	b.eq	6e0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x6e0>  // b.none
     6dc:	bl	0 <_ZdlPv>
     6e0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6e4:	add	x22, x0, #0x0
     6e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6ec:	add	x20, x0, #0x0
     6f0:	add	x20, x20, #0xc08
     6f4:	add	x21, x22, #0x7f0
     6f8:	mov	x0, x20
     6fc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     700:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     704:	add	x5, x0, #0x0
     708:	adrp	x0, 0 <__dso_handle>
     70c:	add	x28, x0, #0x0
     710:	mov	x1, x20
     714:	mov	x0, x5
     718:	mov	x2, x28
     71c:	str	x5, [sp, #128]
     720:	bl	0 <__cxa_atexit>
     724:	mov	w26, #0x1                   	// #1
     728:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     72c:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     730:	add	x2, x22, #0x840
     734:	add	x4, x22, #0x8b0
     738:	ldr	x25, [x0]
     73c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     740:	ldr	x27, [x3]
     744:	add	x25, x25, #0x10
     748:	ldr	x24, [x0]
     74c:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     750:	stp	xzr, x2, [x21, #56]
     754:	mov	x3, #0x1                   	// #1
     758:	add	x6, x22, #0x888
     75c:	ldr	x23, [x0]
     760:	stp	x25, x4, [x21, #168]
     764:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     768:	ldr	x0, [x21, #8]
     76c:	add	x24, x24, #0x10
     770:	ldr	x2, [sp, #104]
     774:	and	x0, x0, #0x80000000
     778:	stp	x0, xzr, [x21, #8]
     77c:	add	x0, x22, #0x870
     780:	add	x23, x23, #0x10
     784:	stp	xzr, xzr, [x21, #24]
     788:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     78c:	add	x1, x1, #0x0
     790:	stp	xzr, xzr, [x21, #40]
     794:	add	x20, x22, #0x580
     798:	stp	w3, w26, [x21, #72]
     79c:	str	x2, [x21, #80]
     7a0:	mov	x2, #0x5                   	// #5
     7a4:	str	xzr, [x21, #88]
     7a8:	stp	x0, x0, [x21, #96]
     7ac:	mov	x0, x21
     7b0:	str	x3, [x21, #112]
     7b4:	str	wzr, [x21, #120]
     7b8:	stp	x6, xzr, [x21, #136]
     7bc:	strb	wzr, [x21, #152]
     7c0:	str	xzr, [x21, #184]
     7c4:	strb	wzr, [x21, #192]
     7c8:	strb	wzr, [x21, #208]
     7cc:	str	x24, [x21, #216]
     7d0:	str	x27, [x21, #248]
     7d4:	str	x23, [x22, #2032]
     7d8:	ldr	x4, [x4]
     7dc:	str	x4, [x21, #240]
     7e0:	str	x4, [sp, #120]
     7e4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     7e8:	mov	x1, #0x31                  	// #49
     7ec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7f0:	add	x0, x0, #0x0
     7f4:	stp	x0, x1, [x21, #32]
     7f8:	mov	x0, x21
     7fc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     800:	ldr	x5, [sp, #128]
     804:	mov	x1, x21
     808:	mov	x2, x28
     80c:	add	x21, x19, #0x10
     810:	mov	x0, x5
     814:	bl	0 <__cxa_atexit>
     818:	stp	xzr, xzr, [x20, #24]
     81c:	add	x7, x22, #0x618
     820:	ldr	x0, [x20, #8]
     824:	add	x6, x22, #0x640
     828:	ldr	x3, [sp, #104]
     82c:	add	x5, x22, #0x600
     830:	ldr	x4, [sp, #120]
     834:	add	x2, x22, #0x5d0
     838:	and	x0, x0, #0x80000000
     83c:	stp	x0, xzr, [x20, #8]
     840:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     844:	stp	xzr, xzr, [x20, #40]
     848:	add	x1, x1, #0x0
     84c:	mov	x0, x20
     850:	stp	xzr, x2, [x20, #56]
     854:	mov	x2, #0x4                   	// #4
     858:	stp	w26, w26, [x20, #72]
     85c:	stp	x3, xzr, [x20, #80]
     860:	mov	x3, #0x1                   	// #1
     864:	stp	x5, x5, [x20, #96]
     868:	str	x3, [x20, #112]
     86c:	str	wzr, [x20, #120]
     870:	stp	x7, xzr, [x20, #136]
     874:	strb	wzr, [x20, #152]
     878:	stp	x25, x6, [x20, #168]
     87c:	str	xzr, [x20, #184]
     880:	strb	wzr, [x20, #192]
     884:	strb	wzr, [x20, #208]
     888:	str	x24, [x20, #216]
     88c:	stp	x4, x27, [x20, #240]
     890:	str	x23, [x22, #1408]
     894:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     898:	str	x21, [sp, #2424]
     89c:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8a0:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8a4:	add	x5, x5, #0x0
     8a8:	add	x4, x4, #0x0
     8ac:	mov	x7, #0x33                  	// #51
     8b0:	mov	x6, #0x8                   	// #8
     8b4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8b8:	add	x2, x0, #0x0
     8bc:	stp	x5, x7, [x20, #32]
     8c0:	mov	w3, #0x0                   	// #0
     8c4:	mov	x1, x2
     8c8:	stp	x4, x6, [x20, #48]
     8cc:	mov	x0, x19
     8d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8d4:	mov	x1, x19
     8d8:	add	x0, x22, #0x608
     8dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     8e0:	strb	w26, [x20, #208]
     8e4:	add	x0, x22, #0x630
     8e8:	mov	x1, x19
     8ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     8f0:	ldr	x0, [sp, #2424]
     8f4:	cmp	x0, x21
     8f8:	b.eq	900 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x900>  // b.none
     8fc:	bl	0 <_ZdlPv>
     900:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     904:	add	x23, x0, #0x0
     908:	add	x20, x23, #0x680
     90c:	add	x22, x23, #0x580
     910:	adrp	x0, 0 <__dso_handle>
     914:	add	x21, x0, #0x0
     918:	mov	x0, x22
     91c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     920:	mov	x1, x22
     924:	mov	x2, x21
     928:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     92c:	add	x0, x0, #0x0
     930:	bl	0 <__cxa_atexit>
     934:	add	x24, sp, #0x120
     938:	ldr	x5, [x20, #8]
     93c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     940:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     944:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     948:	ldr	x4, [x0]
     94c:	and	x5, x5, #0x80000000
     950:	ldr	x3, [x3]
     954:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     958:	orr	x5, x5, #0x10000
     95c:	stp	x5, xzr, [x20, #8]
     960:	add	x9, x23, #0x700
     964:	ldr	x6, [x6]
     968:	mov	x8, #0x1                   	// #1
     96c:	ldr	x7, [x7]
     970:	add	x11, x23, #0x6d0
     974:	ldr	x5, [sp, #104]
     978:	mov	w10, #0x1                   	// #1
     97c:	add	x3, x3, #0x10
     980:	add	x4, x4, #0x10
     984:	add	x25, sp, #0xf0
     988:	stp	xzr, xzr, [x20, #24]
     98c:	mov	x0, x20
     990:	stp	xzr, xzr, [x20, #40]
     994:	mov	x2, #0x5                   	// #5
     998:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     99c:	stp	xzr, x11, [x20, #56]
     9a0:	add	x1, x1, #0x0
     9a4:	add	x22, sp, #0x1e0
     9a8:	stp	w8, w10, [x20, #72]
     9ac:	str	x5, [x20, #80]
     9b0:	stp	xzr, x9, [x20, #88]
     9b4:	stp	x9, x8, [x20, #104]
     9b8:	str	wzr, [x20, #120]
     9bc:	stp	x25, x24, [sp, #120]
     9c0:	stp	xzr, xzr, [x20, #136]
     9c4:	stp	xzr, xzr, [x20, #152]
     9c8:	stp	xzr, xzr, [x20, #168]
     9cc:	str	x4, [x20, #184]
     9d0:	str	x6, [x20, #208]
     9d4:	str	x7, [x20, #216]
     9d8:	str	x3, [x23, #1664]
     9dc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     9e0:	ldrb	w3, [x20, #11]
     9e4:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     9e8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     9ec:	add	x2, x2, #0x0
     9f0:	orr	w3, w3, #0x2
     9f4:	add	x1, x1, #0x0
     9f8:	mov	x5, #0x34                  	// #52
     9fc:	mov	x4, #0xe                   	// #14
     a00:	strb	w3, [x20, #11]
     a04:	mov	x0, x20
     a08:	stp	x2, x5, [x20, #32]
     a0c:	stp	x1, x4, [x20, #48]
     a10:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     a14:	mov	x1, x20
     a18:	mov	x2, x21
     a1c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a20:	add	x0, x0, #0x0
     a24:	bl	0 <__cxa_atexit>
     a28:	add	x21, sp, #0x1b0
     a2c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a30:	add	x0, x0, #0x0
     a34:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a38:	add	x1, x1, #0x0
     a3c:	str	x1, [sp, #2248]
     a40:	mov	x1, #0x17                  	// #23
     a44:	ldp	x2, x3, [x0, #56]
     a48:	stp	x2, x3, [sp, #448]
     a4c:	add	x20, sp, #0x180
     a50:	ldp	x2, x3, [x0, #96]
     a54:	stp	x2, x3, [sp, #400]
     a58:	mov	x4, x24
     a5c:	ldp	x6, x7, [x0]
     a60:	stp	x6, x7, [sp, #480]
     a64:	mov	x8, x19
     a68:	ldp	x2, x3, [x0, #136]
     a6c:	stp	x2, x3, [sp, #352]
     a70:	ldp	x2, x3, [x0, #16]
     a74:	stp	x2, x3, [sp, #496]
     a78:	ldp	x2, x3, [x0, #40]
     a7c:	stp	x2, x3, [sp, #432]
     a80:	ldr	x6, [x0, #72]
     a84:	str	x6, [sp, #464]
     a88:	ldp	x2, x3, [x0, #80]
     a8c:	stp	x2, x3, [sp, #384]
     a90:	ldr	x6, [x0, #112]
     a94:	str	x6, [sp, #416]
     a98:	ldr	x6, [x0, #32]
     a9c:	str	x6, [sp, #512]
     aa0:	ldp	x2, x3, [x0, #120]
     aa4:	stp	x2, x3, [sp, #336]
     aa8:	str	x1, [sp, #2256]
     aac:	ldr	x5, [x0, #152]
     ab0:	str	x5, [sp, #368]
     ab4:	ldp	x10, x11, [x0, #160]
     ab8:	mov	x5, x25
     abc:	ldp	x2, x3, [x0, #176]
     ac0:	ldr	x12, [x0, #192]
     ac4:	ldp	x6, x7, [x0, #216]
     ac8:	ldr	x9, [x0, #232]
     acc:	ldp	x0, x1, [x0, #200]
     ad0:	stp	x10, x11, [sp, #288]
     ad4:	stp	x0, x1, [sp, #240]
     ad8:	add	x0, sp, #0x150
     adc:	mov	x10, x0
     ae0:	mov	x1, x21
     ae4:	mov	x0, x22
     ae8:	str	x10, [sp, #136]
     aec:	stp	x6, x7, [sp, #256]
     af0:	str	x9, [sp, #272]
     af4:	stp	x2, x3, [sp, #304]
     af8:	mov	x3, x10
     afc:	mov	x2, x20
     b00:	str	x12, [sp, #320]
     b04:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b08:	ldr	x2, [sp, #112]
     b0c:	add	x0, x23, #0x8f0
     b10:	mov	x3, x19
     b14:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b18:	add	x1, x1, #0x0
     b1c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b20:	ldr	x0, [sp, #2424]
     b24:	add	x1, x19, #0x10
     b28:	cmp	x0, x1
     b2c:	b.eq	b34 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xb34>  // b.none
     b30:	bl	0 <free>
     b34:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b38:	add	x1, x0, #0x0
     b3c:	add	x1, x1, #0x8f0
     b40:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b44:	adrp	x2, 0 <__dso_handle>
     b48:	add	x0, x0, #0x0
     b4c:	add	x2, x2, #0x0
     b50:	bl	0 <__cxa_atexit>
     b54:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b58:	add	x1, x0, #0x0
     b5c:	add	x2, x1, #0x118
     b60:	add	x3, sp, #0x890
     b64:	add	x23, x19, #0x10
     b68:	add	x10, sp, #0x828
     b6c:	ldr	x5, [x1, #272]
     b70:	str	x5, [sp, #2280]
     b74:	ldp	x6, x7, [x2]
     b78:	stp	x6, x7, [x3, #96]
     b7c:	add	x11, sp, #0x850
     b80:	ldp	x8, x9, [x2, #16]
     b84:	add	x2, sp, #0x890
     b88:	stp	x8, x9, [x3, #112]
     b8c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b90:	add	x0, x0, #0x0
     b94:	ldr	x3, [x1, #312]
     b98:	str	x3, [sp, #2320]
     b9c:	stp	x6, x7, [x2, #16]
     ba0:	add	x0, x0, #0xf60
     ba4:	stp	x8, x9, [x2, #32]
     ba8:	ldp	x6, x7, [x2, #88]
     bac:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bb0:	add	x2, x2, #0x0
     bb4:	str	x2, [sp, #2128]
     bb8:	add	x2, sp, #0x890
     bbc:	str	x5, [sp, #2200]
     bc0:	ldp	x4, x5, [x1, #256]
     bc4:	stp	x11, x10, [sp, #208]
     bc8:	stp	x4, x5, [x2, #-8]
     bcc:	stp	x4, x5, [x2, #72]
     bd0:	add	x2, sp, #0xa90
     bd4:	str	wzr, [sp, #2048]
     bd8:	stp	x4, x5, [x2, #-248]
     bdc:	mov	x4, #0x16                  	// #22
     be0:	mov	x2, x11
     be4:	str	x4, [sp, #2136]
     be8:	add	x4, sp, #0x800
     bec:	str	x4, [sp, #2088]
     bf0:	add	x4, sp, #0xa90
     bf4:	str	x23, [sp, #2424]
     bf8:	str	x3, [sp, #2240]
     bfc:	mov	x3, x10
     c00:	stp	x6, x7, [x4, #-232]
     c04:	add	x4, sp, #0x890
     c08:	add	x6, sp, #0xa90
     c0c:	ldp	x4, x5, [x4, #104]
     c10:	stp	x4, x5, [x6, #-216]
     c14:	add	x4, sp, #0x890
     c18:	ldp	x4, x5, [x4, #120]
     c1c:	stp	x4, x5, [x6, #-200]
     c20:	mov	x6, #0x2                   	// #2
     c24:	ldp	x4, x5, [x1, #240]
     c28:	add	x1, sp, #0x890
     c2c:	movk	x6, #0x4, lsl #32
     c30:	stp	x4, x5, [x1, #-24]
     c34:	stp	x4, x5, [x1, #56]
     c38:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c3c:	add	x1, x1, #0x0
     c40:	str	x6, [sp, #2432]
     c44:	add	x6, sp, #0x890
     c48:	stp	x4, x5, [x6, #248]
     c4c:	mov	x4, x19
     c50:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c54:	ldr	x0, [sp, #2424]
     c58:	cmp	x0, x23
     c5c:	b.eq	c64 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xc64>  // b.none
     c60:	bl	0 <free>
     c64:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c68:	add	x1, x0, #0x0
     c6c:	add	x1, x1, #0xf60
     c70:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c74:	adrp	x2, 0 <__dso_handle>
     c78:	add	x0, x0, #0x0
     c7c:	add	x2, x2, #0x0
     c80:	bl	0 <__cxa_atexit>
     c84:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c88:	add	x0, x0, #0x0
     c8c:	add	x3, x0, #0x1b8
     c90:	add	x9, x0, #0x168
     c94:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c98:	add	x1, x1, #0x0
     c9c:	str	x1, [sp, #1488]
     ca0:	mov	x1, #0x11                  	// #17
     ca4:	ldp	x4, x5, [x3]
     ca8:	stp	x4, x5, [sp, #160]
     cac:	add	x28, sp, #0xa90
     cb0:	ldp	x4, x5, [x0, #416]
     cb4:	stp	x4, x5, [sp, #144]
     cb8:	ldp	x4, x5, [x3, #16]
     cbc:	stp	x4, x5, [sp, #176]
     cc0:	add	x5, sp, #0x890
     cc4:	str	x1, [sp, #1496]
     cc8:	add	x1, sp, #0x890
     ccc:	ldp	x26, x27, [x9]
     cd0:	stp	x26, x27, [x5, #-104]
     cd4:	ldp	x10, x11, [x9, #16]
     cd8:	stp	x10, x11, [x5, #-88]
     cdc:	ldp	x8, x9, [sp, #144]
     ce0:	stp	x8, x9, [x5, #-48]
     ce4:	ldp	x2, x3, [sp, #160]
     ce8:	stp	x2, x3, [x5, #-24]
     cec:	ldp	x2, x3, [x0, #320]
     cf0:	stp	x2, x3, [x5, #-144]
     cf4:	ldp	x12, x13, [x0, #336]
     cf8:	stp	x12, x13, [x1, #-128]
     cfc:	ldr	x25, [x0, #352]
     d00:	str	x25, [sp, #2080]
     d04:	ldr	x24, [x0, #392]
     d08:	str	x24, [sp, #2120]
     d0c:	ldp	x8, x9, [x0, #400]
     d10:	stp	x8, x9, [x5, #-64]
     d14:	ldr	x18, [x0, #432]
     d18:	str	x18, [sp, #2160]
     d1c:	ldr	x7, [sp, #112]
     d20:	ldr	x17, [x0, #472]
     d24:	add	x23, x7, #0x10
     d28:	ldp	x14, x15, [x0, #496]
     d2c:	mov	x1, x23
     d30:	ldr	x16, [x0, #512]
     d34:	ldp	x4, x5, [x0, #480]
     d38:	add	x0, sp, #0x890
     d3c:	stp	x4, x5, [x28, #-120]
     d40:	ldp	x4, x5, [sp, #176]
     d44:	stp	x4, x5, [x0, #-8]
     d48:	ldp	x4, x5, [x28, #-120]
     d4c:	stp	x4, x5, [x0, #16]
     d50:	stp	x14, x15, [x0, #32]
     d54:	stp	x2, x3, [x0, #232]
     d58:	mov	x0, #0x400000000           	// #17179869184
     d5c:	mov	x3, #0x28                  	// #40
     d60:	str	x0, [sp, #2256]
     d64:	add	x0, sp, #0x890
     d68:	stp	x8, x9, [x28, #-200]
     d6c:	mov	x2, #0x5                   	// #5
     d70:	stp	x12, x13, [x0, #248]
     d74:	mov	x0, x7
     d78:	ldp	x6, x7, [sp, #160]
     d7c:	stp	x6, x7, [x28, #-160]
     d80:	ldp	x8, x9, [sp, #144]
     d84:	stp	x26, x27, [x28, #-240]
     d88:	ldp	x6, x7, [sp, #176]
     d8c:	stp	x10, x11, [x28, #-224]
     d90:	stp	x8, x9, [x28, #-184]
     d94:	stp	x6, x7, [x28, #-144]
     d98:	stp	x14, x15, [x28, #-104]
     d9c:	str	x17, [sp, #2200]
     da0:	str	x16, [sp, #2240]
     da4:	str	x23, [sp, #2248]
     da8:	str	x25, [sp, #2456]
     dac:	str	x24, [sp, #2496]
     db0:	str	x18, [sp, #2536]
     db4:	str	x17, [sp, #2576]
     db8:	str	x16, [sp, #2616]
     dbc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     dc0:	ldr	w4, [sp, #2256]
     dc4:	mov	w0, #0x28                  	// #40
     dc8:	ldr	x3, [sp, #2248]
     dcc:	mov	x1, x19
     dd0:	mov	x2, #0xc8                  	// #200
     dd4:	umaddl	x0, w4, w0, x3
     dd8:	bl	0 <memcpy>
     ddc:	ldr	w1, [sp, #2256]
     de0:	ldr	w2, [sp, #2260]
     de4:	mov	w0, w1
     de8:	add	x0, x0, #0x5
     dec:	cmp	x0, x2
     df0:	b.hi	2508 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2508>  // b.pmore
     df4:	ldr	x3, [sp, #112]
     df8:	add	w2, w1, #0x5
     dfc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e00:	add	x0, x0, #0x0
     e04:	add	x0, x0, #0xb50
     e08:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e0c:	add	x1, x1, #0x0
     e10:	str	w2, [sp, #2256]
     e14:	add	x2, sp, #0x5d0
     e18:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e1c:	ldr	x0, [sp, #2248]
     e20:	cmp	x0, x23
     e24:	b.eq	e2c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xe2c>  // b.none
     e28:	bl	0 <free>
     e2c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e30:	add	x1, x0, #0x0
     e34:	add	x1, x1, #0xb50
     e38:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e3c:	adrp	x2, 0 <__dso_handle>
     e40:	add	x0, x0, #0x0
     e44:	add	x2, x2, #0x0
     e48:	bl	0 <__cxa_atexit>
     e4c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e50:	add	x0, x0, #0x0
     e54:	add	x15, x0, #0x230
     e58:	add	x3, x0, #0x208
     e5c:	add	x17, sp, #0x690
     e60:	add	x2, x0, #0x280
     e64:	ldr	x16, [x3, #32]
     e68:	str	x16, [sp, #272]
     e6c:	ldp	x12, x13, [x15]
     e70:	stp	x12, x13, [sp, #288]
     e74:	add	x1, x0, #0x2a8
     e78:	ldp	x10, x11, [x3]
     e7c:	stp	x10, x11, [sp, #240]
     e80:	add	x9, x0, #0x258
     e84:	ldp	x6, x7, [x3, #16]
     e88:	stp	x6, x7, [sp, #256]
     e8c:	add	x0, x0, #0x2d0
     e90:	stp	x12, x13, [x17, #-192]
     e94:	add	x12, sp, #0x890
     e98:	mov	x5, x22
     e9c:	adrp	x14, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     ea0:	add	x14, x14, #0x0
     ea4:	stp	x10, x11, [x12, #-144]
     ea8:	mov	x4, x21
     eac:	mov	x3, x20
     eb0:	stp	x6, x7, [x12, #-128]
     eb4:	add	x28, sp, #0x878
     eb8:	mov	x8, x19
     ebc:	ldp	x6, x7, [x0]
     ec0:	stp	x6, x7, [sp, #144]
     ec4:	ldp	x22, x23, [x15, #16]
     ec8:	stp	x22, x23, [x17, #-176]
     ecc:	ldp	x10, x11, [x1, #16]
     ed0:	str	x16, [sp, #2080]
     ed4:	ldr	x18, [x15, #32]
     ed8:	mov	x15, #0xf                   	// #15
     edc:	str	x18, [sp, #1520]
     ee0:	str	wzr, [sp, #2168]
     ee4:	str	x28, [sp, #2208]
     ee8:	str	x14, [sp, #2248]
     eec:	str	x15, [sp, #2256]
     ef0:	ldp	x20, x21, [x9]
     ef4:	ldp	x14, x15, [x2]
     ef8:	ldp	x24, x25, [x1]
     efc:	ldp	x16, x17, [x9, #16]
     f00:	ldp	x12, x13, [x2, #16]
     f04:	ldp	x6, x7, [x0, #16]
     f08:	ldr	x9, [x9, #32]
     f0c:	ldr	x27, [x1, #32]
     f10:	ldr	x26, [x2, #32]
     f14:	ldr	x30, [x0, #32]
     f18:	stp	x10, x11, [sp, #448]
     f1c:	ldp	x0, x1, [sp, #120]
     f20:	stp	x22, x23, [sp, #304]
     f24:	ldp	x10, x11, [sp, #144]
     f28:	str	x18, [sp, #320]
     f2c:	ldr	x2, [sp, #136]
     f30:	stp	x20, x21, [sp, #336]
     f34:	add	x21, sp, #0x8a0
     f38:	stp	x16, x17, [sp, #352]
     f3c:	str	x9, [sp, #368]
     f40:	stp	x14, x15, [sp, #384]
     f44:	stp	x12, x13, [sp, #400]
     f48:	str	x26, [sp, #416]
     f4c:	stp	x24, x25, [sp, #432]
     f50:	str	x27, [sp, #464]
     f54:	stp	x10, x11, [sp, #480]
     f58:	stp	x6, x7, [sp, #496]
     f5c:	str	x30, [sp, #512]
     f60:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f64:	ldr	x2, [sp, #112]
     f68:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f6c:	add	x0, x0, #0x0
     f70:	mov	x3, x21
     f74:	add	x0, x0, #0x368
     f78:	mov	x4, x19
     f7c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f80:	add	x1, x1, #0x0
     f84:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f88:	ldr	x0, [sp, #2424]
     f8c:	add	x1, x19, #0x10
     f90:	cmp	x0, x1
     f94:	b.eq	f9c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xf9c>  // b.none
     f98:	bl	0 <free>
     f9c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fa0:	add	x1, x0, #0x0
     fa4:	add	x1, x1, #0x368
     fa8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fac:	adrp	x2, 0 <__dso_handle>
     fb0:	add	x0, x0, #0x0
     fb4:	add	x2, x2, #0x0
     fb8:	bl	0 <__cxa_atexit>
     fbc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fc0:	add	x0, x0, #0x0
     fc4:	add	x2, x0, #0x2f8
     fc8:	add	x1, x0, #0x320
     fcc:	add	x0, x0, #0x348
     fd0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fd4:	add	x3, x3, #0x0
     fd8:	mov	x8, x19
     fdc:	ldp	x4, x5, [x2]
     fe0:	stp	x4, x5, [sp, #240]
     fe4:	ldp	x4, x5, [x2, #16]
     fe8:	stp	x4, x5, [sp, #256]
     fec:	ldp	x6, x7, [x0]
     ff0:	stp	x6, x7, [sp, #336]
     ff4:	ldp	x4, x5, [x1]
     ff8:	stp	x4, x5, [sp, #288]
     ffc:	ldp	x6, x7, [x0, #16]
    1000:	stp	x6, x7, [sp, #352]
    1004:	ldp	x4, x5, [x1, #16]
    1008:	stp	x4, x5, [sp, #304]
    100c:	ldr	x0, [x0, #32]
    1010:	str	x0, [sp, #368]
    1014:	ldr	x1, [x1, #32]
    1018:	str	x1, [sp, #320]
    101c:	ldp	x0, x1, [sp, #120]
    1020:	mov	x4, #0x40                  	// #64
    1024:	ldr	x2, [x2, #32]
    1028:	str	x2, [sp, #272]
    102c:	ldr	x2, [sp, #136]
    1030:	str	wzr, [sp, #2168]
    1034:	str	x28, [sp, #2208]
    1038:	str	x3, [sp, #2248]
    103c:	str	x4, [sp, #2256]
    1040:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1044:	ldr	x3, [sp, #112]
    1048:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    104c:	add	x0, x0, #0x0
    1050:	mov	x4, x19
    1054:	add	x0, x0, #0xdb0
    1058:	mov	x2, x21
    105c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1060:	add	x1, x1, #0x0
    1064:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1068:	ldr	x0, [sp, #2424]
    106c:	add	x1, x19, #0x10
    1070:	cmp	x0, x1
    1074:	b.eq	107c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x107c>  // b.none
    1078:	bl	0 <free>
    107c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1080:	add	x1, x0, #0x0
    1084:	add	x1, x1, #0xdb0
    1088:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    108c:	adrp	x2, 0 <__dso_handle>
    1090:	add	x0, x0, #0x0
    1094:	add	x2, x2, #0x0
    1098:	bl	0 <__cxa_atexit>
    109c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10a0:	add	x0, x0, #0x0
    10a4:	add	x2, x0, #0x370
    10a8:	add	x1, x0, #0x398
    10ac:	add	x0, x0, #0x3c0
    10b0:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10b4:	add	x3, x3, #0x0
    10b8:	mov	x6, #0x2e                  	// #46
    10bc:	ldp	x4, x5, [x2]
    10c0:	stp	x4, x5, [sp, #240]
    10c4:	mov	w7, #0x2                   	// #2
    10c8:	ldp	x4, x5, [x2, #16]
    10cc:	stp	x4, x5, [sp, #256]
    10d0:	mov	x8, x19
    10d4:	ldp	x4, x5, [x1]
    10d8:	stp	x4, x5, [sp, #288]
    10dc:	ldp	x4, x5, [x1, #16]
    10e0:	stp	x4, x5, [sp, #304]
    10e4:	ldp	x4, x5, [x0]
    10e8:	stp	x4, x5, [sp, #336]
    10ec:	ldp	x4, x5, [x0, #16]
    10f0:	stp	x4, x5, [sp, #352]
    10f4:	ldr	x0, [x0, #32]
    10f8:	str	x0, [sp, #368]
    10fc:	ldr	x1, [x1, #32]
    1100:	str	x1, [sp, #320]
    1104:	ldp	x0, x1, [sp, #120]
    1108:	str	w7, [sp, #2168]
    110c:	ldr	x2, [x2, #32]
    1110:	str	x2, [sp, #272]
    1114:	ldr	x2, [sp, #136]
    1118:	str	x28, [sp, #2208]
    111c:	str	x3, [sp, #2248]
    1120:	str	x6, [sp, #2256]
    1124:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1128:	ldr	x2, [sp, #112]
    112c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1130:	add	x0, x0, #0x0
    1134:	mov	x4, x19
    1138:	sub	x0, x0, #0xf0
    113c:	mov	x3, x21
    1140:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1144:	add	x1, x1, #0x0
    1148:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    114c:	ldr	x0, [sp, #2424]
    1150:	add	x1, x19, #0x10
    1154:	cmp	x0, x1
    1158:	b.eq	1160 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1160>  // b.none
    115c:	bl	0 <free>
    1160:	adrp	x0, 0 <__dso_handle>
    1164:	add	x27, x0, #0x0
    1168:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    116c:	add	x1, x0, #0x0
    1170:	mov	x2, x27
    1174:	sub	x1, x1, #0xf0
    1178:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    117c:	add	x0, x0, #0x0
    1180:	bl	0 <__cxa_atexit>
    1184:	strb	wzr, [sp, #2208]
    1188:	ldr	x25, [sp, #112]
    118c:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1190:	add	x5, x5, #0x0
    1194:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1198:	mov	x3, x25
    119c:	mov	x6, #0x33                  	// #51
    11a0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11a4:	add	x22, x0, #0x0
    11a8:	add	x23, x22, #0x260
    11ac:	add	x24, x4, #0x0
    11b0:	mov	x0, x23
    11b4:	mov	x2, x19
    11b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11bc:	add	x1, x1, #0x0
    11c0:	str	x21, [sp, #2248]
    11c4:	add	x20, x22, #0x328
    11c8:	str	x5, [sp, #2424]
    11cc:	add	x26, x22, #0x4b8
    11d0:	str	x6, [sp, #2432]
    11d4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11d8:	mov	x1, x23
    11dc:	mov	x2, x27
    11e0:	mov	x0, x24
    11e4:	bl	0 <__cxa_atexit>
    11e8:	add	x6, x22, #0x3f0
    11ec:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11f0:	add	x5, x5, #0x0
    11f4:	mov	x3, x25
    11f8:	mov	x7, #0x32                  	// #50
    11fc:	mov	x0, x20
    1200:	mov	x2, x19
    1204:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1208:	add	x1, x1, #0x0
    120c:	str	x6, [sp, #144]
    1210:	strb	wzr, [sp, #2208]
    1214:	mov	x23, x25
    1218:	str	x21, [sp, #2248]
    121c:	mov	x25, #0x1                   	// #1
    1220:	str	x5, [sp, #2424]
    1224:	str	x7, [sp, #2432]
    1228:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    122c:	mov	x1, x20
    1230:	mov	x2, x27
    1234:	mov	x0, x24
    1238:	bl	0 <__cxa_atexit>
    123c:	ldr	x6, [sp, #144]
    1240:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1244:	add	x5, x5, #0x0
    1248:	mov	x7, #0x30                  	// #48
    124c:	mov	x3, x23
    1250:	mov	x0, x6
    1254:	mov	x2, x19
    1258:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    125c:	add	x1, x1, #0x0
    1260:	str	x23, [sp, #112]
    1264:	strb	wzr, [sp, #2208]
    1268:	mov	w20, #0x100                 	// #256
    126c:	str	x21, [sp, #2248]
    1270:	add	x23, x22, #0x580
    1274:	str	x5, [sp, #2424]
    1278:	str	x7, [sp, #2432]
    127c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1280:	ldr	x6, [sp, #144]
    1284:	mov	x2, x27
    1288:	mov	x0, x24
    128c:	mov	x1, x6
    1290:	bl	0 <__cxa_atexit>
    1294:	stp	xzr, xzr, [x26, #24]
    1298:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    129c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12a0:	add	x11, x22, #0x508
    12a4:	ldr	x6, [x0]
    12a8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    12ac:	ldr	x7, [x4]
    12b0:	add	x6, x6, #0x10
    12b4:	ldr	x5, [x0]
    12b8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    12bc:	ldr	x4, [sp, #104]
    12c0:	add	x5, x5, #0x10
    12c4:	ldr	x3, [x0]
    12c8:	mov	w10, #0x1                   	// #1
    12cc:	ldr	x0, [x26, #8]
    12d0:	add	x3, x3, #0x10
    12d4:	stp	xzr, xzr, [x26, #40]
    12d8:	mov	x2, #0x1e                  	// #30
    12dc:	and	x0, x0, #0x80000000
    12e0:	stp	x0, xzr, [x26, #8]
    12e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12e8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12ec:	ldr	x8, [x0]
    12f0:	stp	xzr, x11, [x26, #56]
    12f4:	add	x11, x22, #0x538
    12f8:	stp	w25, w10, [x26, #72]
    12fc:	add	x1, x1, #0x0
    1300:	stp	x4, xzr, [x26, #80]
    1304:	mov	x0, x26
    1308:	stp	x11, x11, [x26, #96]
    130c:	str	x25, [x26, #112]
    1310:	str	wzr, [x26, #120]
    1314:	strb	wzr, [x26, #136]
    1318:	str	x6, [x26, #144]
    131c:	strh	w20, [x26, #152]
    1320:	str	x5, [x26, #160]
    1324:	str	x8, [sp, #176]
    1328:	str	x8, [x26, #184]
    132c:	str	x7, [x26, #192]
    1330:	stp	x5, x6, [sp, #192]
    1334:	str	x7, [sp, #160]
    1338:	str	x3, [x22, #1208]
    133c:	str	x3, [sp, #144]
    1340:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1344:	strb	wzr, [x26, #136]
    1348:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    134c:	add	x1, x1, #0x0
    1350:	str	x1, [x26, #32]
    1354:	mov	x1, #0x47                  	// #71
    1358:	str	x1, [x26, #40]
    135c:	mov	x0, x26
    1360:	strh	w20, [x26, #152]
    1364:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1368:	mov	x2, x27
    136c:	mov	x1, x26
    1370:	mov	x0, x24
    1374:	bl	0 <__cxa_atexit>
    1378:	ldr	x0, [x23, #8]
    137c:	add	x11, x22, #0x600
    1380:	ldp	x5, x6, [sp, #192]
    1384:	and	x0, x0, #0x80000000
    1388:	ldr	x4, [sp, #104]
    138c:	mov	w10, #0x1                   	// #1
    1390:	ldr	x3, [sp, #144]
    1394:	stp	x0, xzr, [x23, #8]
    1398:	add	x0, x22, #0x5d0
    139c:	ldr	x7, [sp, #160]
    13a0:	stp	xzr, xzr, [x23, #24]
    13a4:	mov	x2, #0x1a                  	// #26
    13a8:	ldr	x8, [sp, #176]
    13ac:	stp	xzr, xzr, [x23, #40]
    13b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13b4:	str	xzr, [x23, #56]
    13b8:	add	x1, x1, #0x0
    13bc:	str	x0, [x23, #64]
    13c0:	mov	x0, x23
    13c4:	stp	w10, w10, [x23, #72]
    13c8:	stp	x4, xzr, [x23, #80]
    13cc:	stp	x11, x11, [x23, #96]
    13d0:	str	x25, [x23, #112]
    13d4:	str	wzr, [x23, #120]
    13d8:	strb	wzr, [x23, #136]
    13dc:	str	x6, [x23, #144]
    13e0:	strh	w20, [x23, #152]
    13e4:	str	x5, [x23, #160]
    13e8:	stp	x8, x7, [x23, #184]
    13ec:	str	x3, [x22, #1408]
    13f0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    13f4:	strb	wzr, [x23, #136]
    13f8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13fc:	add	x1, x1, #0x0
    1400:	mov	x2, #0x46                  	// #70
    1404:	stp	x1, x2, [x23, #32]
    1408:	mov	x0, x23
    140c:	strh	w20, [x23, #152]
    1410:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1414:	mov	x2, x27
    1418:	mov	x1, x23
    141c:	mov	x0, x24
    1420:	bl	0 <__cxa_atexit>
    1424:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1428:	add	x3, x0, #0x0
    142c:	add	x14, x3, #0x3e8
    1430:	add	x12, x3, #0x410
    1434:	add	x3, x3, #0x438
    1438:	adrp	x9, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    143c:	ldp	x0, x1, [sp, #120]
    1440:	add	x9, x9, #0x0
    1444:	ldp	x6, x7, [x14]
    1448:	stp	x6, x7, [sp, #240]
    144c:	mov	x13, #0x3e                  	// #62
    1450:	ldp	x6, x7, [x14, #16]
    1454:	stp	x6, x7, [sp, #256]
    1458:	mov	x8, x19
    145c:	ldp	x4, x5, [x12]
    1460:	stp	x4, x5, [sp, #288]
    1464:	ldr	x6, [x14, #32]
    1468:	str	x6, [sp, #272]
    146c:	ldp	x10, x11, [x3]
    1470:	stp	x10, x11, [sp, #336]
    1474:	ldp	x4, x5, [x3, #16]
    1478:	stp	x4, x5, [sp, #352]
    147c:	ldp	x6, x7, [x12, #16]
    1480:	stp	x6, x7, [sp, #304]
    1484:	ldr	x3, [x3, #32]
    1488:	str	x3, [sp, #368]
    148c:	ldr	x6, [x12, #32]
    1490:	str	x6, [sp, #320]
    1494:	ldr	x2, [sp, #136]
    1498:	str	wzr, [sp, #2168]
    149c:	str	x28, [sp, #2208]
    14a0:	str	x9, [sp, #2248]
    14a4:	str	x13, [sp, #2256]
    14a8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14ac:	ldr	x2, [sp, #112]
    14b0:	add	x0, x22, #0x648
    14b4:	mov	x4, x19
    14b8:	mov	x3, x21
    14bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c0:	add	x1, x1, #0x0
    14c4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c8:	ldr	x0, [sp, #2424]
    14cc:	add	x1, x19, #0x10
    14d0:	cmp	x0, x1
    14d4:	b.eq	14dc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x14dc>  // b.none
    14d8:	bl	0 <free>
    14dc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14e0:	add	x22, x0, #0x0
    14e4:	adrp	x0, 0 <__dso_handle>
    14e8:	add	x23, x0, #0x0
    14ec:	add	x1, x22, #0x648
    14f0:	mov	x2, x23
    14f4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14f8:	add	x0, x0, #0x0
    14fc:	bl	0 <__cxa_atexit>
    1500:	add	x20, x22, #0x8a8
    1504:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1508:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    150c:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
    1510:	add	x5, x22, #0x8f8
    1514:	ldr	x3, [x3]
    1518:	str	x3, [x20, #192]
    151c:	ldr	x2, [x0]
    1520:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1524:	ldr	x4, [x20, #8]
    1528:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    152c:	ldr	x0, [x0]
    1530:	and	x4, x4, #0x80000000
    1534:	ldr	x1, [x1]
    1538:	stp	xzr, x5, [x20, #56]
    153c:	add	x2, x2, #0x10
    1540:	ldr	x3, [x3]
    1544:	stp	x4, xzr, [x20, #8]
    1548:	add	x4, x22, #0x928
    154c:	ldr	x5, [sp, #104]
    1550:	add	x0, x0, #0x10
    1554:	add	x1, x1, #0x10
    1558:	mov	w27, #0x1                   	// #1
    155c:	mov	w26, #0x100                 	// #256
    1560:	stp	xzr, xzr, [x20, #24]
    1564:	stp	xzr, xzr, [x20, #40]
    1568:	str	w27, [x20, #76]
    156c:	str	x5, [x20, #80]
    1570:	str	xzr, [x20, #88]
    1574:	stp	x4, x4, [x20, #96]
    1578:	mov	x4, #0x1                   	// #1
    157c:	str	w4, [x20, #72]
    1580:	str	x4, [x20, #112]
    1584:	str	wzr, [x20, #120]
    1588:	strb	wzr, [x20, #136]
    158c:	str	x0, [x20, #144]
    1590:	mov	x0, x20
    1594:	strh	w26, [x20, #152]
    1598:	str	x1, [x20, #160]
    159c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15a0:	str	x3, [x20, #184]
    15a4:	add	x1, x1, #0x0
    15a8:	str	x2, [x22, #2216]
    15ac:	mov	x2, #0x26                  	// #38
    15b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    15b4:	strb	wzr, [x20, #136]
    15b8:	ldrb	w1, [x20, #10]
    15bc:	mov	x2, #0x3c                  	// #60
    15c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15c4:	add	x0, x0, #0x0
    15c8:	stp	x0, x2, [x20, #32]
    15cc:	mov	x0, x20
    15d0:	bfi	w1, w27, #5, #2
    15d4:	strb	w1, [x20, #10]
    15d8:	strh	w26, [x20, #152]
    15dc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    15e0:	mov	x2, x23
    15e4:	mov	x1, x20
    15e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15ec:	add	x0, x0, #0x0
    15f0:	bl	0 <__cxa_atexit>
    15f4:	str	wzr, [sp, #2168]
    15f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15fc:	add	x3, x0, #0x0
    1600:	add	x1, x3, #0x460
    1604:	add	x0, x3, #0x488
    1608:	add	x3, x3, #0x4b0
    160c:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1610:	ldr	x2, [sp, #136]
    1614:	add	x6, x6, #0x0
    1618:	ldp	x4, x5, [x1]
    161c:	stp	x4, x5, [sp, #240]
    1620:	mov	x7, #0x15                  	// #21
    1624:	ldp	x4, x5, [x1, #16]
    1628:	stp	x4, x5, [sp, #256]
    162c:	mov	x8, x19
    1630:	ldp	x4, x5, [x0]
    1634:	stp	x4, x5, [sp, #288]
    1638:	ldp	x4, x5, [x0, #16]
    163c:	stp	x4, x5, [sp, #304]
    1640:	ldp	x4, x5, [x3]
    1644:	stp	x4, x5, [sp, #336]
    1648:	ldr	x0, [x0, #32]
    164c:	str	x0, [sp, #320]
    1650:	ldr	x1, [x1, #32]
    1654:	str	x1, [sp, #272]
    1658:	ldp	x4, x5, [x3, #16]
    165c:	stp	x4, x5, [sp, #352]
    1660:	ldp	x0, x1, [sp, #120]
    1664:	str	x28, [sp, #2208]
    1668:	ldr	x3, [x3, #32]
    166c:	str	x3, [sp, #368]
    1670:	str	x6, [sp, #2248]
    1674:	str	x7, [sp, #2256]
    1678:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    167c:	ldr	x2, [sp, #112]
    1680:	add	x0, x22, #0x970
    1684:	mov	x4, x19
    1688:	mov	x3, x21
    168c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1690:	add	x1, x1, #0x0
    1694:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1698:	ldr	x0, [sp, #2424]
    169c:	add	x1, x19, #0x10
    16a0:	cmp	x0, x1
    16a4:	b.eq	16ac <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x16ac>  // b.none
    16a8:	bl	0 <free>
    16ac:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16b0:	add	x20, x0, #0x0
    16b4:	add	x1, x20, #0x970
    16b8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16bc:	adrp	x2, 0 <__dso_handle>
    16c0:	add	x0, x0, #0x0
    16c4:	add	x2, x2, #0x0
    16c8:	bl	0 <__cxa_atexit>
    16cc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16d0:	add	x0, x0, #0x0
    16d4:	add	x1, x0, #0x4d8
    16d8:	add	x2, x0, #0x500
    16dc:	add	x0, x0, #0x528
    16e0:	mov	x8, x19
    16e4:	str	x28, [sp, #2208]
    16e8:	ldp	x4, x5, [x1]
    16ec:	stp	x4, x5, [sp, #240]
    16f0:	ldp	x4, x5, [x1, #16]
    16f4:	stp	x4, x5, [sp, #256]
    16f8:	ldp	x4, x5, [x2]
    16fc:	stp	x4, x5, [sp, #288]
    1700:	ldp	x4, x5, [x2, #16]
    1704:	stp	x4, x5, [sp, #304]
    1708:	ldr	x2, [x2, #32]
    170c:	str	x2, [sp, #320]
    1710:	ldp	x2, x3, [x0]
    1714:	stp	x2, x3, [sp, #336]
    1718:	ldp	x2, x3, [x0, #16]
    171c:	stp	x2, x3, [sp, #352]
    1720:	ldr	x1, [x1, #32]
    1724:	str	x1, [sp, #272]
    1728:	ldr	x0, [x0, #32]
    172c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1730:	add	x1, x1, #0x0
    1734:	str	x0, [sp, #368]
    1738:	mov	w0, #0x1                   	// #1
    173c:	str	w0, [sp, #2168]
    1740:	str	x1, [sp, #2248]
    1744:	mov	x3, #0x2b                  	// #43
    1748:	ldr	x0, [sp, #120]
    174c:	str	x3, [sp, #2256]
    1750:	ldr	x1, [sp, #128]
    1754:	ldr	x2, [sp, #136]
    1758:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    175c:	ldr	x2, [sp, #112]
    1760:	mov	x0, x20
    1764:	mov	x4, x19
    1768:	mov	x3, x21
    176c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1770:	add	x1, x1, #0x0
    1774:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1778:	ldr	x0, [sp, #2424]
    177c:	add	x1, x19, #0x10
    1780:	cmp	x0, x1
    1784:	b.eq	178c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x178c>  // b.none
    1788:	bl	0 <free>
    178c:	adrp	x0, 0 <__dso_handle>
    1790:	add	x5, x0, #0x0
    1794:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1798:	add	x28, x0, #0x0
    179c:	mov	x24, x5
    17a0:	mov	x2, x5
    17a4:	mov	x1, x28
    17a8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17ac:	add	x0, x0, #0x0
    17b0:	bl	0 <__cxa_atexit>
    17b4:	ldr	x3, [sp, #112]
    17b8:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17bc:	add	x4, x4, #0x0
    17c0:	mov	x6, #0x35                  	// #53
    17c4:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17c8:	add	x26, x28, #0xbd0
    17cc:	mov	x0, x26
    17d0:	add	x25, x5, #0x0
    17d4:	mov	x2, x19
    17d8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17dc:	add	x1, x1, #0x0
    17e0:	strb	wzr, [sp, #2208]
    17e4:	str	x21, [sp, #2248]
    17e8:	add	x27, x28, #0xc98
    17ec:	str	x4, [sp, #2424]
    17f0:	mov	w20, #0x1                   	// #1
    17f4:	str	x6, [sp, #2432]
    17f8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17fc:	mov	x1, x26
    1800:	mov	x2, x24
    1804:	mov	x0, x25
    1808:	bl	0 <__cxa_atexit>
    180c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1810:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1814:	add	x9, x28, #0xd18
    1818:	mov	x7, #0x1                   	// #1
    181c:	ldr	x8, [x0]
    1820:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1824:	ldr	x10, [x4]
    1828:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    182c:	ldr	x6, [x0]
    1830:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1834:	ldr	x11, [x4]
    1838:	add	x4, x28, #0xce8
    183c:	ldr	x3, [x0]
    1840:	stp	xzr, x4, [x27, #56]
    1844:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1848:	ldr	x0, [x27, #8]
    184c:	add	x4, x4, #0x0
    1850:	ldr	x5, [sp, #104]
    1854:	add	x8, x8, #0x10
    1858:	add	x3, x3, #0x10
    185c:	add	x6, x6, #0x10
    1860:	stp	xzr, x9, [x27, #88]
    1864:	and	x0, x0, #0x80000000
    1868:	mov	x22, x4
    186c:	stp	x9, x7, [x27, #104]
    1870:	add	x9, x4, #0x170
    1874:	mov	x2, #0xb                   	// #11
    1878:	stp	x0, xzr, [x27, #8]
    187c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1880:	mov	x0, x27
    1884:	stp	xzr, xzr, [x27, #24]
    1888:	add	x1, x1, #0x0
    188c:	add	x23, x28, #0xe28
    1890:	stp	xzr, xzr, [x27, #40]
    1894:	add	x26, x28, #0xd60
    1898:	stp	w20, w20, [x27, #72]
    189c:	str	x5, [x27, #80]
    18a0:	str	wzr, [x27, #120]
    18a4:	strb	wzr, [x27, #136]
    18a8:	str	x6, [x27, #144]
    18ac:	mov	w6, #0x100                 	// #256
    18b0:	strh	w6, [x27, #152]
    18b4:	str	x3, [x27, #160]
    18b8:	str	x11, [x27, #184]
    18bc:	str	x10, [x27, #192]
    18c0:	str	x8, [x28, #3224]
    18c4:	str	x9, [sp, #144]
    18c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    18cc:	strb	wzr, [x27, #136]
    18d0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18d4:	add	x1, x1, #0x0
    18d8:	mov	x2, #0x40                  	// #64
    18dc:	stp	x1, x2, [x27, #32]
    18e0:	mov	w1, #0x100                 	// #256
    18e4:	strh	w1, [x27, #152]
    18e8:	mov	x0, x27
    18ec:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18f0:	mov	x1, x27
    18f4:	mov	x2, x24
    18f8:	mov	x0, x25
    18fc:	bl	0 <__cxa_atexit>
    1900:	ldr	x9, [sp, #144]
    1904:	mov	x2, #0x15                  	// #21
    1908:	ldr	x27, [sp, #112]
    190c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1910:	add	x1, x1, #0x0
    1914:	mov	x0, x9
    1918:	mov	x3, x27
    191c:	str	x9, [sp, #112]
    1920:	strb	wzr, [sp, #2208]
    1924:	str	x21, [sp, #2248]
    1928:	str	x1, [sp, #2424]
    192c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1930:	add	x1, x1, #0x0
    1934:	str	x2, [sp, #2432]
    1938:	mov	x2, x19
    193c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1940:	ldr	x9, [sp, #112]
    1944:	mov	x2, x24
    1948:	mov	x0, x25
    194c:	mov	x1, x9
    1950:	bl	0 <__cxa_atexit>
    1954:	str	x27, [sp, #112]
    1958:	mov	x3, x27
    195c:	mov	x8, #0x1a                  	// #26
    1960:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1964:	add	x2, x2, #0x0
    1968:	mov	x0, x23
    196c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1970:	add	x1, x1, #0x0
    1974:	strb	w20, [sp, #2208]
    1978:	str	x21, [sp, #2248]
    197c:	add	x27, x22, #0x238
    1980:	str	x2, [sp, #2424]
    1984:	mov	x2, x19
    1988:	str	x8, [sp, #2432]
    198c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1990:	mov	x1, x23
    1994:	mov	x2, x24
    1998:	mov	x0, x25
    199c:	bl	0 <__cxa_atexit>
    19a0:	adrp	x2, 0 <_ZTVN4llvm2cl6parserIjEE>
    19a4:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    19a8:	ldr	x8, [x26, #8]
    19ac:	mov	x7, #0x1                   	// #1
    19b0:	ldr	x6, [x2]
    19b4:	and	x8, x8, #0x80000000
    19b8:	ldr	x3, [x0]
    19bc:	add	x6, x6, #0x10
    19c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19c4:	str	x6, [x26, #160]
    19c8:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19cc:	add	x3, x3, #0x10
    19d0:	ldr	x0, [x0]
    19d4:	str	x3, [x28, #3424]
    19d8:	ldr	x3, [x6]
    19dc:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19e0:	add	x0, x0, #0x10
    19e4:	str	x3, [x26, #192]
    19e8:	ldr	x3, [x6]
    19ec:	str	x0, [x26, #144]
    19f0:	ldr	x5, [sp, #104]
    19f4:	add	x0, x28, #0xdb0
    19f8:	stp	x8, xzr, [x26, #8]
    19fc:	mov	x2, #0xf                   	// #15
    1a00:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a04:	stp	xzr, xzr, [x26, #24]
    1a08:	add	x1, x1, #0x0
    1a0c:	add	x23, x22, #0x300
    1a10:	stp	xzr, xzr, [x26, #40]
    1a14:	str	xzr, [x26, #56]
    1a18:	str	x0, [x26, #64]
    1a1c:	add	x0, x28, #0xde0
    1a20:	stp	w20, w20, [x26, #72]
    1a24:	stp	x5, xzr, [x26, #80]
    1a28:	stp	x0, x0, [x26, #96]
    1a2c:	mov	x0, x26
    1a30:	str	x7, [x26, #112]
    1a34:	str	wzr, [x26, #120]
    1a38:	str	wzr, [x26, #136]
    1a3c:	str	wzr, [x26, #152]
    1a40:	strb	w20, [x26, #156]
    1a44:	str	x3, [x26, #184]
    1a48:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a4c:	str	wzr, [x26, #136]
    1a50:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a54:	add	x1, x1, #0x0
    1a58:	mov	x2, #0x20                  	// #32
    1a5c:	stp	x1, x2, [x26, #32]
    1a60:	mov	x0, x26
    1a64:	str	wzr, [x26, #152]
    1a68:	strb	w20, [x26, #156]
    1a6c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a70:	mov	x1, x26
    1a74:	mov	x2, x24
    1a78:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a7c:	add	x0, x0, #0x0
    1a80:	bl	0 <__cxa_atexit>
    1a84:	strb	wzr, [sp, #2208]
    1a88:	ldr	x3, [sp, #112]
    1a8c:	mov	x2, #0x2e                  	// #46
    1a90:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a94:	add	x1, x1, #0x0
    1a98:	mov	x0, x27
    1a9c:	str	x21, [sp, #2248]
    1aa0:	str	x1, [sp, #2424]
    1aa4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1aa8:	add	x1, x1, #0x0
    1aac:	str	x2, [sp, #2432]
    1ab0:	mov	x2, x19
    1ab4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ab8:	mov	x2, x24
    1abc:	mov	x1, x27
    1ac0:	mov	x0, x25
    1ac4:	bl	0 <__cxa_atexit>
    1ac8:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1acc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ad0:	ldr	x4, [sp, #104]
    1ad4:	add	x11, x22, #0x350
    1ad8:	ldr	x6, [x0]
    1adc:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1ae0:	ldr	x7, [x1]
    1ae4:	add	x10, x22, #0x398
    1ae8:	ldr	x5, [x0]
    1aec:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1af0:	add	x9, x22, #0x3c0
    1af4:	add	x8, x22, #0x380
    1af8:	ldr	x3, [x0]
    1afc:	add	x6, x6, #0x10
    1b00:	ldr	x0, [x23, #8]
    1b04:	add	x3, x3, #0x10
    1b08:	str	x3, [x23, #216]
    1b0c:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b10:	and	x0, x0, #0x80000000
    1b14:	stp	x0, xzr, [x23, #8]
    1b18:	add	x5, x5, #0x10
    1b1c:	stp	xzr, xzr, [x23, #24]
    1b20:	mov	x0, x23
    1b24:	mov	x2, #0x9                   	// #9
    1b28:	stp	xzr, xzr, [x23, #40]
    1b2c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b30:	add	x1, x1, #0x0
    1b34:	stp	xzr, x11, [x23, #56]
    1b38:	add	x26, x19, #0x10
    1b3c:	stp	w20, w20, [x23, #72]
    1b40:	stp	x4, xzr, [x23, #80]
    1b44:	mov	x4, #0x1                   	// #1
    1b48:	stp	x8, x8, [x23, #96]
    1b4c:	str	x4, [x23, #112]
    1b50:	str	wzr, [x23, #120]
    1b54:	stp	x10, xzr, [x23, #136]
    1b58:	strb	wzr, [x23, #152]
    1b5c:	stp	x6, x9, [x23, #168]
    1b60:	str	xzr, [x23, #184]
    1b64:	strb	wzr, [x23, #192]
    1b68:	strb	wzr, [x23, #208]
    1b6c:	str	x7, [x23, #248]
    1b70:	str	x5, [x22, #768]
    1b74:	ldr	x3, [x3]
    1b78:	str	x3, [x23, #240]
    1b7c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1b80:	str	x26, [sp, #2424]
    1b84:	ldrb	w6, [x23, #10]
    1b88:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b8c:	add	x5, x5, #0x0
    1b90:	mov	x7, #0x3b                  	// #59
    1b94:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b98:	add	x2, x0, #0x0
    1b9c:	bfi	w6, w20, #5, #2
    1ba0:	strb	w6, [x23, #10]
    1ba4:	stp	x5, x7, [x23, #32]
    1ba8:	mov	w3, #0x0                   	// #0
    1bac:	mov	x1, x2
    1bb0:	mov	x0, x19
    1bb4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bb8:	mov	x1, x19
    1bbc:	add	x0, x22, #0x388
    1bc0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1bc4:	strb	w20, [x23, #208]
    1bc8:	add	x0, x22, #0x3b0
    1bcc:	mov	x1, x19
    1bd0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1bd4:	ldr	x0, [sp, #2424]
    1bd8:	cmp	x0, x26
    1bdc:	b.eq	1be4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1be4>  // b.none
    1be0:	bl	0 <_ZdlPv>
    1be4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1be8:	adrp	x1, 0 <__dso_handle>
    1bec:	add	x26, x0, #0x0
    1bf0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bf4:	add	x25, x0, #0x0
    1bf8:	add	x27, x1, #0x0
    1bfc:	add	x25, x25, #0x300
    1c00:	add	x20, x26, #0xef0
    1c04:	mov	x0, x25
    1c08:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c0c:	mov	x1, x25
    1c10:	mov	x2, x27
    1c14:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c18:	add	x0, x0, #0x0
    1c1c:	bl	0 <__cxa_atexit>
    1c20:	mov	w22, #0x1                   	// #1
    1c24:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c28:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c2c:	add	x7, x26, #0xf40
    1c30:	stp	xzr, x7, [x20, #56]
    1c34:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c38:	ldr	x23, [x0]
    1c3c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1c40:	ldr	x5, [x4]
    1c44:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c48:	ldr	x28, [x0]
    1c4c:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1c50:	ldr	x6, [x4]
    1c54:	add	x8, x23, #0x10
    1c58:	ldr	x3, [x0]
    1c5c:	add	x25, x7, #0x0
    1c60:	ldr	x0, [x20, #8]
    1c64:	add	x10, x3, #0x10
    1c68:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c6c:	add	x23, x3, #0x0
    1c70:	ldr	x3, [sp, #104]
    1c74:	add	x4, x26, #0xf70
    1c78:	add	x9, x28, #0x10
    1c7c:	mov	w24, #0x100                 	// #256
    1c80:	mov	x7, #0x1                   	// #1
    1c84:	and	x0, x0, #0x80000000
    1c88:	stp	x0, xzr, [x20, #8]
    1c8c:	mov	x2, #0x9                   	// #9
    1c90:	mov	x0, x20
    1c94:	stp	xzr, xzr, [x20, #24]
    1c98:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c9c:	add	x1, x1, #0x0
    1ca0:	stp	xzr, xzr, [x20, #40]
    1ca4:	add	x26, x26, #0xfb8
    1ca8:	sub	x28, x25, #0x80
    1cac:	stp	w22, w22, [x20, #72]
    1cb0:	str	x3, [x20, #80]
    1cb4:	stp	xzr, x4, [x20, #88]
    1cb8:	str	x4, [x20, #104]
    1cbc:	str	x7, [x20, #112]
    1cc0:	str	wzr, [x20, #120]
    1cc4:	strb	wzr, [x20, #136]
    1cc8:	str	x8, [x20, #144]
    1ccc:	str	x8, [sp, #144]
    1cd0:	strh	w24, [x20, #152]
    1cd4:	str	x9, [x20, #160]
    1cd8:	str	x9, [sp, #176]
    1cdc:	str	x6, [x20, #184]
    1ce0:	stp	x5, x6, [sp, #192]
    1ce4:	str	x5, [x20, #192]
    1ce8:	stur	x10, [x26, #-200]
    1cec:	str	x10, [sp, #160]
    1cf0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1cf4:	strb	wzr, [x20, #136]
    1cf8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1cfc:	add	x1, x1, #0x0
    1d00:	str	x1, [x20, #32]
    1d04:	mov	x1, #0x22                  	// #34
    1d08:	str	x1, [x20, #40]
    1d0c:	mov	x0, x20
    1d10:	strh	w24, [x20, #152]
    1d14:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d18:	mov	x1, x20
    1d1c:	mov	x2, x27
    1d20:	mov	x0, x23
    1d24:	bl	0 <__cxa_atexit>
    1d28:	ldr	x3, [sp, #112]
    1d2c:	mov	x2, #0x3e                  	// #62
    1d30:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d34:	add	x1, x1, #0x0
    1d38:	mov	x0, x26
    1d3c:	strb	wzr, [sp, #2208]
    1d40:	str	x21, [sp, #2248]
    1d44:	add	x20, x25, #0x48
    1d48:	str	x1, [sp, #2424]
    1d4c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d50:	add	x1, x1, #0x0
    1d54:	str	x2, [sp, #2432]
    1d58:	mov	x2, x19
    1d5c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d60:	mov	x1, x26
    1d64:	mov	x2, x27
    1d68:	mov	x0, x23
    1d6c:	bl	0 <__cxa_atexit>
    1d70:	ldur	x0, [x25, #-120]
    1d74:	mov	x7, #0x1                   	// #1
    1d78:	ldp	x5, x6, [sp, #192]
    1d7c:	and	x0, x0, #0x80000000
    1d80:	ldr	x4, [sp, #104]
    1d84:	stp	xzr, xzr, [x25, #-112]
    1d88:	mov	x2, #0xd                   	// #13
    1d8c:	ldr	x8, [sp, #144]
    1d90:	stp	xzr, xzr, [x25, #-96]
    1d94:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d98:	ldr	x10, [sp, #160]
    1d9c:	stp	x10, x0, [x25, #-128]
    1da0:	add	x0, x28, #0x50
    1da4:	ldr	x9, [sp, #176]
    1da8:	stp	xzr, xzr, [x25, #-80]
    1dac:	add	x1, x1, #0x0
    1db0:	stur	x0, [x25, #-64]
    1db4:	mov	x0, x28
    1db8:	stp	w22, w22, [x25, #-56]
    1dbc:	add	x26, x25, #0x1d8
    1dc0:	stp	x4, xzr, [x25, #-48]
    1dc4:	stp	x25, x25, [x25, #-32]
    1dc8:	stur	x7, [x25, #-16]
    1dcc:	stur	wzr, [x25, #-8]
    1dd0:	strb	wzr, [x25, #8]
    1dd4:	str	x8, [x25, #16]
    1dd8:	strh	w24, [x25, #24]
    1ddc:	str	x9, [x25, #32]
    1de0:	stp	x6, x5, [x25, #56]
    1de4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1de8:	strb	wzr, [x25, #8]
    1dec:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1df0:	add	x1, x1, #0x0
    1df4:	stur	x1, [x25, #-96]
    1df8:	mov	x1, #0x20                  	// #32
    1dfc:	stur	x1, [x25, #-88]
    1e00:	mov	x0, x28
    1e04:	strh	w24, [x25, #24]
    1e08:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e0c:	mov	x1, x28
    1e10:	mov	x2, x27
    1e14:	mov	x0, x23
    1e18:	bl	0 <__cxa_atexit>
    1e1c:	ldr	x0, [x20, #8]
    1e20:	add	x5, x25, #0xc8
    1e24:	stp	x5, x5, [x20, #96]
    1e28:	mov	x7, #0x1                   	// #1
    1e2c:	and	x0, x0, #0x80000000
    1e30:	ldr	x4, [sp, #104]
    1e34:	stp	x0, xzr, [x20, #8]
    1e38:	add	x0, x25, #0x98
    1e3c:	ldr	x8, [sp, #144]
    1e40:	stp	xzr, xzr, [x20, #24]
    1e44:	mov	x2, #0x11                  	// #17
    1e48:	ldr	x10, [sp, #160]
    1e4c:	stp	xzr, xzr, [x20, #40]
    1e50:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e54:	ldr	x9, [sp, #176]
    1e58:	str	xzr, [x20, #56]
    1e5c:	ldr	x5, [sp, #192]
    1e60:	str	x0, [x20, #64]
    1e64:	ldr	x6, [sp, #200]
    1e68:	str	x10, [x25, #72]
    1e6c:	stp	w22, w22, [x20, #72]
    1e70:	mov	x0, x20
    1e74:	stp	x4, xzr, [x20, #80]
    1e78:	add	x1, x1, #0x0
    1e7c:	add	x28, x25, #0x110
    1e80:	str	x7, [x20, #112]
    1e84:	str	wzr, [x20, #120]
    1e88:	strb	wzr, [x20, #136]
    1e8c:	str	x8, [x20, #144]
    1e90:	strh	w24, [x20, #152]
    1e94:	str	x9, [x20, #160]
    1e98:	str	x6, [x20, #184]
    1e9c:	str	x5, [x20, #192]
    1ea0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ea4:	strb	wzr, [x20, #136]
    1ea8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1eac:	add	x1, x1, #0x0
    1eb0:	str	x1, [x20, #32]
    1eb4:	mov	x1, #0x25                  	// #37
    1eb8:	str	x1, [x20, #40]
    1ebc:	mov	x0, x20
    1ec0:	strh	w24, [x20, #152]
    1ec4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1ec8:	mov	x1, x20
    1ecc:	mov	x2, x27
    1ed0:	mov	x0, x23
    1ed4:	bl	0 <__cxa_atexit>
    1ed8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1edc:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ee0:	ldr	x4, [sp, #104]
    1ee4:	add	x18, x19, #0x10
    1ee8:	ldr	x8, [x0]
    1eec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ef0:	ldr	x12, [x7]
    1ef4:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ef8:	ldr	x10, [x0]
    1efc:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    1f00:	ldr	x11, [x7]
    1f04:	mov	x7, #0x1                   	// #1
    1f08:	ldr	x9, [x0]
    1f0c:	add	x10, x10, #0x10
    1f10:	ldr	x0, [x26, #8]
    1f14:	add	x8, x8, #0x10
    1f18:	add	x9, x9, #0x10
    1f1c:	str	x7, [x26, #112]
    1f20:	and	x0, x0, #0x80000000
    1f24:	add	x7, sp, #0x228
    1f28:	stp	x0, xzr, [x26, #8]
    1f2c:	add	x0, x25, #0x228
    1f30:	mov	x2, #0x8                   	// #8
    1f34:	stp	xzr, xzr, [x26, #24]
    1f38:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f3c:	add	x1, x1, #0x0
    1f40:	stp	xzr, xzr, [x26, #40]
    1f44:	add	x20, x25, #0x2a0
    1f48:	str	xzr, [x26, #56]
    1f4c:	str	x0, [x26, #64]
    1f50:	add	x0, x25, #0x258
    1f54:	stp	w22, w22, [x26, #72]
    1f58:	stp	x4, xzr, [x26, #80]
    1f5c:	stp	x0, x0, [x26, #96]
    1f60:	mov	x0, x26
    1f64:	str	wzr, [x26, #120]
    1f68:	str	wzr, [x26, #136]
    1f6c:	str	x10, [x26, #144]
    1f70:	str	wzr, [x26, #152]
    1f74:	strb	w22, [x26, #156]
    1f78:	str	x9, [x26, #160]
    1f7c:	stp	x11, x12, [x26, #184]
    1f80:	stp	x7, x18, [sp, #224]
    1f84:	str	x8, [x25, #472]
    1f88:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f8c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f90:	add	x1, x1, #0x0
    1f94:	mov	x2, #0x21                  	// #33
    1f98:	stp	x1, x2, [x26, #32]
    1f9c:	mov	x0, x26
    1fa0:	str	wzr, [x26, #136]
    1fa4:	str	wzr, [x26, #152]
    1fa8:	strb	w22, [x26, #156]
    1fac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1fb0:	mov	x1, x26
    1fb4:	mov	x2, x27
    1fb8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fbc:	add	x0, x0, #0x0
    1fc0:	bl	0 <__cxa_atexit>
    1fc4:	strb	wzr, [sp, #2208]
    1fc8:	ldr	x26, [sp, #112]
    1fcc:	adrp	x8, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fd0:	add	x8, x8, #0x0
    1fd4:	mov	x9, #0x16                  	// #22
    1fd8:	mov	x3, x26
    1fdc:	mov	x0, x20
    1fe0:	mov	x2, x19
    1fe4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fe8:	add	x1, x1, #0x0
    1fec:	str	x21, [sp, #2248]
    1ff0:	str	x8, [sp, #2424]
    1ff4:	str	x9, [sp, #2432]
    1ff8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ffc:	mov	x2, x27
    2000:	mov	x1, x20
    2004:	mov	x0, x23
    2008:	bl	0 <__cxa_atexit>
    200c:	ldr	x3, [x28, #8]
    2010:	add	x9, x25, #0x160
    2014:	ldp	x5, x6, [sp, #192]
    2018:	add	x8, x25, #0x190
    201c:	stp	xzr, x9, [x28, #56]
    2020:	and	x3, x3, #0x80000000
    2024:	mov	x0, x28
    2028:	stp	x8, x8, [x28, #96]
    202c:	mov	x2, #0x14                  	// #20
    2030:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2034:	ldr	x4, [sp, #104]
    2038:	stp	x3, xzr, [x28, #8]
    203c:	mov	x3, #0x1                   	// #1
    2040:	ldr	x8, [sp, #144]
    2044:	stp	xzr, xzr, [x28, #24]
    2048:	add	x1, x1, #0x0
    204c:	ldr	x10, [sp, #160]
    2050:	stp	xzr, xzr, [x28, #40]
    2054:	ldr	x9, [sp, #176]
    2058:	stp	w22, w22, [x28, #72]
    205c:	stp	x4, xzr, [x28, #80]
    2060:	str	x3, [x28, #112]
    2064:	str	wzr, [x28, #120]
    2068:	strb	wzr, [x28, #136]
    206c:	str	x8, [x28, #144]
    2070:	strh	w24, [x28, #152]
    2074:	str	x9, [x28, #160]
    2078:	stp	x6, x5, [x28, #184]
    207c:	str	x10, [x25, #272]
    2080:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2084:	strb	w22, [x28, #136]
    2088:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    208c:	add	x1, x1, #0x0
    2090:	mov	w2, #0x101                 	// #257
    2094:	str	x1, [x28, #32]
    2098:	mov	x1, #0x22                  	// #34
    209c:	str	x1, [x28, #40]
    20a0:	strh	w2, [x28, #152]
    20a4:	mov	x0, x28
    20a8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    20ac:	mov	x2, x27
    20b0:	mov	x1, x28
    20b4:	mov	x0, x23
    20b8:	bl	0 <__cxa_atexit>
    20bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20c0:	add	x3, x0, #0x0
    20c4:	add	x25, x3, #0x550
    20c8:	add	x24, x3, #0x578
    20cc:	add	x21, x3, #0x5a0
    20d0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20d4:	add	x3, x3, #0x5c8
    20d8:	add	x0, x0, #0x0
    20dc:	add	x18, sp, #0x890
    20e0:	str	x0, [sp, #552]
    20e4:	add	x0, sp, #0x890
    20e8:	str	w22, [sp, #540]
    20ec:	ldp	x16, x17, [x25]
    20f0:	add	x1, sp, #0x21c
    20f4:	ldp	x12, x13, [x24]
    20f8:	mov	x2, #0x2a                  	// #42
    20fc:	ldp	x6, x7, [x3]
    2100:	stp	x16, x17, [x0, #-104]
    2104:	ldp	x22, x23, [x21]
    2108:	stp	x12, x13, [x0, #-64]
    210c:	ldp	x4, x5, [x3, #16]
    2110:	stp	x22, x23, [x18, #-24]
    2114:	ldp	x14, x15, [x25, #16]
    2118:	stp	x14, x15, [x0, #-88]
    211c:	add	x0, sp, #0x988
    2120:	ldp	x8, x9, [x21, #16]
    2124:	stp	x8, x9, [x18, #-8]
    2128:	ldp	x10, x11, [x24, #16]
    212c:	stp	x10, x11, [x18, #-48]
    2130:	ldr	x3, [x3, #32]
    2134:	stp	x6, x7, [x18, #16]
    2138:	ldr	x21, [x21, #32]
    213c:	stp	x4, x5, [x18, #32]
    2140:	ldr	x24, [x24, #32]
    2144:	stp	x16, x17, [x18, #56]
    2148:	ldr	x25, [x25, #32]
    214c:	stp	x14, x15, [x18, #72]
    2150:	stp	x12, x13, [x18, #96]
    2154:	str	x1, [sp, #544]
    2158:	mov	x1, x26
    215c:	str	x2, [sp, #560]
    2160:	mov	x2, #0xa0                  	// #160
    2164:	str	x25, [sp, #2120]
    2168:	str	x24, [sp, #2160]
    216c:	str	x21, [sp, #2200]
    2170:	str	x3, [sp, #2240]
    2174:	str	x25, [sp, #2280]
    2178:	stp	x10, x11, [x18, #112]
    217c:	stp	x22, x23, [x18, #136]
    2180:	stp	x8, x9, [x18, #152]
    2184:	stp	x6, x7, [x18, #176]
    2188:	stp	x4, x5, [x18, #192]
    218c:	ldr	x18, [sp, #232]
    2190:	str	x24, [sp, #2320]
    2194:	str	x21, [sp, #2360]
    2198:	mov	x21, x18
    219c:	str	x3, [sp, #2400]
    21a0:	str	x18, [sp, #2424]
    21a4:	bl	0 <memcpy>
    21a8:	ldr	x2, [sp, #224]
    21ac:	mov	x5, #0x400000004           	// #17179869188
    21b0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21b4:	add	x0, x0, #0x0
    21b8:	add	x0, x0, #0xc0
    21bc:	mov	x4, x19
    21c0:	add	x3, sp, #0x220
    21c4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21c8:	add	x1, x1, #0x0
    21cc:	str	x5, [sp, #2432]
    21d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21d4:	ldr	x0, [sp, #2424]
    21d8:	cmp	x0, x21
    21dc:	b.eq	21e4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x21e4>  // b.none
    21e0:	bl	0 <free>
    21e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21e8:	add	x21, x0, #0x0
    21ec:	add	x1, x21, #0xc0
    21f0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21f4:	adrp	x2, 0 <__dso_handle>
    21f8:	add	x0, x0, #0x0
    21fc:	add	x2, x2, #0x0
    2200:	bl	0 <__cxa_atexit>
    2204:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2208:	add	x3, x0, #0x0
    220c:	add	x5, x3, #0x5f0
    2210:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2214:	add	x6, x6, #0x0
    2218:	str	x6, [sp, #2128]
    221c:	add	x6, sp, #0x890
    2220:	add	x9, sp, #0x890
    2224:	ldp	x10, x11, [x5]
    2228:	stp	x10, x11, [sp, #240]
    222c:	add	x4, x3, #0x618
    2230:	ldr	x7, [sp, #224]
    2234:	stp	x10, x11, [x6, #56]
    2238:	add	x3, x3, #0x640
    223c:	str	x7, [sp, #2088]
    2240:	mov	x8, x19
    2244:	ldp	x6, x7, [x5, #16]
    2248:	stp	x6, x7, [sp, #256]
    224c:	ldur	x5, [x3, #-48]
    2250:	str	x5, [sp, #272]
    2254:	stp	x6, x7, [x9, #72]
    2258:	mov	x6, #0x29                  	// #41
    225c:	str	x6, [sp, #2136]
    2260:	ldp	x6, x7, [x4]
    2264:	stp	x6, x7, [sp, #288]
    2268:	stp	x6, x7, [x9, #16]
    226c:	ldp	x6, x7, [x4, #16]
    2270:	stp	x6, x7, [sp, #304]
    2274:	ldur	x4, [x3, #-8]
    2278:	str	x4, [sp, #320]
    227c:	stp	x6, x7, [x9, #32]
    2280:	ldr	x6, [x3, #32]
    2284:	str	x6, [sp, #368]
    2288:	str	x6, [sp, #2200]
    228c:	ldp	x6, x7, [x3]
    2290:	stp	x6, x7, [sp, #336]
    2294:	stp	x6, x7, [x9, #-24]
    2298:	ldp	x6, x7, [x3, #16]
    229c:	stp	x6, x7, [sp, #352]
    22a0:	ldp	x0, x1, [sp, #120]
    22a4:	str	wzr, [sp, #552]
    22a8:	ldr	x2, [sp, #136]
    22ac:	stp	x6, x7, [x9, #-8]
    22b0:	str	x4, [sp, #2240]
    22b4:	str	x5, [sp, #2280]
    22b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22bc:	ldp	x2, x3, [sp, #208]
    22c0:	add	x0, x21, #0x320
    22c4:	mov	x4, x19
    22c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22cc:	add	x1, x1, #0x0
    22d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22d4:	ldr	x0, [sp, #2424]
    22d8:	add	x1, x19, #0x10
    22dc:	cmp	x0, x1
    22e0:	b.eq	22e8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x22e8>  // b.none
    22e4:	bl	0 <free>
    22e8:	adrp	x0, 0 <__dso_handle>
    22ec:	add	x24, x0, #0x0
    22f0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22f4:	add	x1, x0, #0x0
    22f8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22fc:	add	x1, x1, #0x320
    2300:	add	x23, x0, #0x0
    2304:	mov	x2, x24
    2308:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    230c:	add	x0, x0, #0x0
    2310:	bl	0 <__cxa_atexit>
    2314:	add	x26, x23, #0x5c8
    2318:	ldp	x3, x28, [sp, #208]
    231c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2320:	add	x4, x4, #0x0
    2324:	mov	x5, #0x2d                  	// #45
    2328:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    232c:	mov	x2, x19
    2330:	add	x25, x0, #0x0
    2334:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2338:	mov	x0, x26
    233c:	add	x1, x1, #0x0
    2340:	strb	wzr, [sp, #2088]
    2344:	add	x22, x23, #0x690
    2348:	str	x28, [sp, #2128]
    234c:	mov	w21, #0x100                 	// #256
    2350:	str	x4, [sp, #2424]
    2354:	mov	x20, #0x22                  	// #34
    2358:	str	x5, [sp, #2432]
    235c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2360:	mov	x1, x26
    2364:	mov	x2, x24
    2368:	mov	x0, x25
    236c:	bl	0 <__cxa_atexit>
    2370:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2374:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2378:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    237c:	mov	w10, #0x1                   	// #1
    2380:	ldr	x3, [x0]
    2384:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2388:	mov	x8, #0x1                   	// #1
    238c:	stp	w8, w10, [x22, #72]
    2390:	ldr	x5, [x0]
    2394:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    2398:	ldr	x6, [x6]
    239c:	add	x9, x23, #0x710
    23a0:	ldr	x4, [x0]
    23a4:	add	x11, x23, #0x6e0
    23a8:	ldr	x0, [x22, #8]
    23ac:	add	x3, x3, #0x10
    23b0:	ldr	x7, [x7]
    23b4:	add	x5, x5, #0x10
    23b8:	ldr	x10, [sp, #104]
    23bc:	add	x4, x4, #0x10
    23c0:	and	x0, x0, #0x80000000
    23c4:	stp	x0, xzr, [x22, #8]
    23c8:	mov	x2, #0x7                   	// #7
    23cc:	stp	xzr, xzr, [x22, #24]
    23d0:	mov	x0, x22
    23d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23d8:	stp	xzr, xzr, [x22, #40]
    23dc:	add	x1, x1, #0x0
    23e0:	add	x27, x23, #0x758
    23e4:	stp	xzr, x11, [x22, #56]
    23e8:	add	x26, x23, #0x820
    23ec:	str	x10, [x22, #80]
    23f0:	stp	xzr, x9, [x22, #88]
    23f4:	stp	x9, x8, [x22, #104]
    23f8:	str	wzr, [x22, #120]
    23fc:	strb	wzr, [x22, #136]
    2400:	str	x5, [x22, #144]
    2404:	strh	w21, [x22, #152]
    2408:	str	x4, [x22, #160]
    240c:	stp	x7, x6, [x22, #184]
    2410:	str	x3, [x23, #1680]
    2414:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2418:	strb	wzr, [x22, #136]
    241c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2420:	add	x1, x1, #0x0
    2424:	stp	x1, x20, [x22, #32]
    2428:	mov	x0, x22
    242c:	strh	w21, [x22, #152]
    2430:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2434:	mov	x2, x24
    2438:	mov	x1, x22
    243c:	mov	x0, x25
    2440:	bl	0 <__cxa_atexit>
    2444:	ldr	x21, [sp, #208]
    2448:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    244c:	add	x4, x4, #0x0
    2450:	mov	x5, #0x2e                  	// #46
    2454:	mov	x3, x21
    2458:	mov	x0, x27
    245c:	mov	x2, x19
    2460:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2464:	add	x1, x1, #0x0
    2468:	strb	wzr, [sp, #2088]
    246c:	str	x28, [sp, #2128]
    2470:	str	x4, [sp, #2424]
    2474:	str	x5, [sp, #2432]
    2478:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    247c:	mov	x2, x24
    2480:	mov	x1, x27
    2484:	mov	x0, x25
    2488:	bl	0 <__cxa_atexit>
    248c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2490:	add	x4, x4, #0x0
    2494:	mov	x3, x21
    2498:	mov	x2, x19
    249c:	mov	x0, x26
    24a0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24a4:	add	x1, x1, #0x0
    24a8:	strb	wzr, [sp, #2088]
    24ac:	str	x28, [sp, #2128]
    24b0:	str	x4, [sp, #2424]
    24b4:	str	x20, [sp, #2432]
    24b8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24bc:	mov	x2, x24
    24c0:	mov	x1, x26
    24c4:	mov	x0, x25
    24c8:	bl	0 <__cxa_atexit>
    24cc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24d0:	add	x0, x0, #0x0
    24d4:	bl	0 <getenv>
    24d8:	cmn	x0, #0x1
    24dc:	b.eq	2500 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2500>  // b.none
    24e0:	ldp	x29, x30, [sp]
    24e4:	ldp	x19, x20, [sp, #16]
    24e8:	ldp	x21, x22, [sp, #32]
    24ec:	ldp	x23, x24, [sp, #48]
    24f0:	ldp	x25, x26, [sp, #64]
    24f4:	ldp	x27, x28, [sp, #80]
    24f8:	add	sp, sp, #0xa40
    24fc:	ret
    2500:	bl	0 <LLVMLinkInMCJIT>
    2504:	b	24e0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x24e0>
    2508:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    250c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2510:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2514:	add	x3, x3, #0x0
    2518:	add	x1, x1, #0x0
    251c:	add	x0, x0, #0x0
    2520:	mov	w2, #0x43                  	// #67
    2524:	bl	0 <__assert_fail>

0000000000002528 <_GLOBAL__sub_I_handle_llvm.cpp>:
    2528:	b	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	cmp	x1, x0
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x22, x0
  14:	b.eq	e4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xe4>  // b.none
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x23, x24, [sp, #48]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	mov	x27, x1
  2c:	ldp	x19, x25, [x1]
  30:	ldr	x20, [x0]
  34:	ldr	x0, [x0, #16]
  38:	sub	x23, x25, x19
  3c:	sub	x0, x0, x20
  40:	asr	x24, x23, #5
  44:	asr	x0, x0, #5
  48:	cmp	x0, x23, asr #5
  4c:	b.cc	f4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xf4>  // b.lo, b.ul, b.last
  50:	ldr	x21, [x22, #8]
  54:	sub	x1, x21, x20
  58:	cmp	x24, x1, asr #5
  5c:	asr	x26, x1, #5
  60:	b.hi	198 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x198>  // b.pmore
  64:	cmp	x23, #0x0
  68:	b.le	a0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa0>
  6c:	mov	x21, x20
  70:	mov	x1, x19
  74:	mov	x0, x21
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  7c:	add	x19, x19, #0x20
  80:	add	x21, x21, #0x20
  84:	subs	x24, x24, #0x1
  88:	b.ne	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x70>  // b.any
  8c:	cmp	x23, #0x0
  90:	mov	x0, #0x20                  	// #32
  94:	csel	x0, x23, x0, gt
  98:	ldr	x21, [x22, #8]
  9c:	add	x20, x20, x0
  a0:	cmp	x21, x20
  a4:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xc8>  // b.none
  a8:	mov	x1, x20
  ac:	ldr	x0, [x1], #16
  b0:	cmp	x0, x1
  b4:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xbc>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	add	x20, x20, #0x20
  c0:	cmp	x21, x20
  c4:	b.ne	a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa8>  // b.any
  c8:	ldr	x20, [x22]
  cc:	add	x23, x20, x23
  d0:	str	x23, [x22, #8]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x23, x24, [sp, #48]
  dc:	ldp	x25, x26, [sp, #64]
  e0:	ldr	x27, [sp, #80]
  e4:	mov	x0, x22
  e8:	ldp	x21, x22, [sp, #32]
  ec:	ldp	x29, x30, [sp], #96
  f0:	ret
  f4:	cbz	x24, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x110>
  f8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  fc:	cmp	x24, x0
 100:	b.hi	20c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x20c>  // b.pmore
 104:	mov	x0, x23
 108:	bl	0 <_Znwm>
 10c:	mov	x24, x0
 110:	mov	x21, x24
 114:	cmp	x19, x25
 118:	b.eq	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x14c>  // b.none
 11c:	nop
 120:	add	x0, x21, #0x10
 124:	str	x0, [x21]
 128:	mov	w3, #0x0                   	// #0
 12c:	mov	x0, x21
 130:	ldp	x1, x2, [x19]
 134:	add	x19, x19, #0x20
 138:	add	x21, x21, #0x20
 13c:	add	x2, x1, x2
 140:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 144:	cmp	x25, x19
 148:	b.ne	120 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x120>  // b.any
 14c:	ldp	x19, x20, [x22]
 150:	cmp	x19, x20
 154:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x17c>  // b.none
 158:	mov	x1, x19
 15c:	ldr	x0, [x1], #16
 160:	cmp	x0, x1
 164:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	add	x19, x19, #0x20
 170:	cmp	x20, x19
 174:	b.ne	158 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x158>  // b.any
 178:	ldr	x20, [x22]
 17c:	cbz	x20, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x188>
 180:	mov	x0, x20
 184:	bl	0 <_ZdlPv>
 188:	add	x23, x24, x23
 18c:	str	x24, [x22]
 190:	str	x23, [x22, #16]
 194:	b	d0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd0>
 198:	cmp	x1, #0x0
 19c:	b.le	1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>
 1a0:	mov	x1, x19
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1ac:	add	x19, x19, #0x20
 1b0:	add	x20, x20, #0x20
 1b4:	subs	x26, x26, #0x1
 1b8:	b.ne	1a0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1a0>  // b.any
 1bc:	ldp	x20, x21, [x22]
 1c0:	ldp	x19, x25, [x27]
 1c4:	sub	x1, x21, x20
 1c8:	add	x19, x19, x1
 1cc:	cmp	x19, x25
 1d0:	b.eq	cc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xcc>  // b.none
 1d4:	nop
 1d8:	add	x0, x21, #0x10
 1dc:	str	x0, [x21]
 1e0:	mov	w3, #0x0                   	// #0
 1e4:	mov	x0, x21
 1e8:	ldp	x1, x2, [x19]
 1ec:	add	x19, x19, #0x20
 1f0:	add	x21, x21, #0x20
 1f4:	add	x2, x1, x2
 1f8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 1fc:	cmp	x25, x19
 200:	b.ne	1d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1d8>  // b.any
 204:	ldr	x20, [x22]
 208:	b	cc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xcc>
 20c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldp	x1, x0, [x0, #96]
  14:	cmp	x1, x0
  18:	b.eq	20 <_ZN4llvm2cl5aliasD0Ev+0x20>  // b.none
  1c:	bl	0 <free>
  20:	ldr	x0, [x19, #64]
  24:	add	x1, x19, #0x50
  28:	cmp	x0, x1
  2c:	b.eq	34 <_ZN4llvm2cl5aliasD0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	mov	x1, #0x90                  	// #144
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x1, x19, #0x50
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	mov	x0, x19
  98:	mov	x1, #0x100                 	// #256
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1fffffffffffffff    	// #2305843009213693951
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x23, x1
  1c:	stp	x25, x26, [sp, #64]
  20:	str	x27, [sp, #80]
  24:	ldp	x24, x21, [x0]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #2
  30:	b.eq	10c <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #2
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffffc    	// #9223372036854775804
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	w0, [x22]
  6c:	add	x22, x26, #0x4
  70:	str	w0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
  94:	stp	x20, x27, [x19]
  98:	str	x25, [x19, #16]
  9c:	ldp	x19, x20, [sp, #16]
  a0:	ldp	x21, x22, [sp, #32]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
 104:	mov	x25, #0x4                   	// #4
 108:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #2
 124:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x1
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x25, x26, [sp, #64]
  20:	str	x27, [sp, #80]
  24:	ldp	x23, x24, [x0]
  28:	sub	x1, x24, x23
  2c:	cmp	x4, x1, asr #5
  30:	b.eq	1d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1d8>  // b.none
  34:	mov	x22, x0
  38:	mov	x26, x2
  3c:	asr	x0, x1, #5
  40:	sub	x27, x20, x23
  44:	cbz	x0, 1c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c0>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x19, #0x7fffffffffffffe0    	// #9223372036854775776
  50:	lsl	x0, x0, #1
  54:	b.ls	1ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.plast
  58:	mov	x0, x19
  5c:	bl	0 <_Znwm>
  60:	mov	x21, x0
  64:	add	x19, x0, x19
  68:	add	x25, x0, #0x20
  6c:	ldp	x1, x2, [x26]
  70:	add	x0, x21, x27
  74:	add	x4, x0, #0x10
  78:	str	x4, [x21, x27]
  7c:	mov	w3, #0x0                   	// #0
  80:	add	x2, x1, x2
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  88:	cmp	x20, x23
  8c:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  90:	mov	x2, x21
  94:	mov	x4, x23
  98:	b	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  9c:	str	x6, [x2]
  a0:	add	x4, x4, #0x20
  a4:	add	x2, x2, #0x20
  a8:	ldur	x0, [x4, #-16]
  ac:	stur	x0, [x2, #-16]
  b0:	ldur	x1, [x4, #-24]
  b4:	stur	x1, [x2, #-24]
  b8:	cmp	x20, x4
  bc:	b.eq	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.none
  c0:	mov	x5, x4
  c4:	add	x1, x2, #0x10
  c8:	str	x1, [x2]
  cc:	ldr	x6, [x5], #16
  d0:	cmp	x6, x5
  d4:	b.ne	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.any
  d8:	ldp	x0, x1, [x4, #16]
  dc:	stp	x0, x1, [x2, #16]
  e0:	add	x4, x4, #0x20
  e4:	ldur	x1, [x4, #-24]
  e8:	str	x1, [x2, #8]
  ec:	cmp	x20, x4
  f0:	add	x2, x2, #0x20
  f4:	b.ne	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>  // b.any
  f8:	sub	x25, x20, x23
  fc:	add	x25, x25, #0x20
 100:	add	x25, x21, x25
 104:	cmp	x20, x24
 108:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 10c:	mov	x3, x20
 110:	mov	x2, x25
 114:	b	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 118:	ldr	x1, [x3, #16]
 11c:	str	x1, [x2, #16]
 120:	ldr	x1, [x3, #8]
 124:	str	x5, [x2]
 128:	str	x1, [x2, #8]
 12c:	add	x3, x3, #0x20
 130:	cmp	x3, x24
 134:	add	x2, x2, #0x20
 138:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 13c:	mov	x4, x3
 140:	add	x1, x2, #0x10
 144:	str	x1, [x2]
 148:	ldr	x5, [x4], #16
 14c:	cmp	x5, x4
 150:	b.ne	118 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x118>  // b.any
 154:	ldp	x0, x1, [x3, #16]
 158:	stp	x0, x1, [x2, #16]
 15c:	add	x3, x3, #0x20
 160:	ldur	x1, [x3, #-24]
 164:	str	x1, [x2, #8]
 168:	cmp	x3, x24
 16c:	add	x2, x2, #0x20
 170:	b.ne	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>  // b.any
 174:	sub	x3, x3, x20
 178:	add	x25, x25, x3
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	stp	x21, x25, [x22]
 18c:	str	x19, [x22, #16]
 190:	ldp	x19, x20, [sp, #16]
 194:	ldp	x21, x22, [sp, #32]
 198:	ldp	x23, x24, [sp, #48]
 19c:	ldp	x25, x26, [sp, #64]
 1a0:	ldr	x27, [sp, #80]
 1a4:	ldp	x29, x30, [sp], #96
 1a8:	ret
 1ac:	cbnz	x0, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c8>
 1b0:	mov	x25, #0x20                  	// #32
 1b4:	mov	x19, #0x0                   	// #0
 1b8:	mov	x21, #0x0                   	// #0
 1bc:	b	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 1c0:	mov	x19, #0x20                  	// #32
 1c4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1c8:	cmp	x0, x4
 1cc:	csel	x0, x0, x4, ls  // ls = plast
 1d0:	lsl	x19, x0, #5
 1d4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1d8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1dc:	add	x0, x0, #0x0
 1e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x21, sp, #0x50
  10:	add	x22, x21, #0x10
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	w1, [sp, #76]
  20:	stp	x22, xzr, [sp, #80]
  24:	strb	wzr, [sp, #96]
  28:	cbz	x4, 158 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x158>
  2c:	add	x20, sp, #0x70
  30:	mov	x1, x4
  34:	add	x2, x4, x5
  38:	mov	x0, x20
  3c:	mov	w3, #0x0                   	// #0
  40:	str	x23, [sp, #48]
  44:	add	x23, x20, #0x10
  48:	str	x23, [sp, #112]
  4c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  50:	ldr	x0, [sp, #80]
  54:	ldr	x1, [sp, #112]
  58:	mov	x2, x0
  5c:	cmp	x1, x23
  60:	b.eq	1a8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a8>  // b.none
  64:	cmp	x0, x22
  68:	ldp	x3, x0, [sp, #120]
  6c:	stp	x1, x3, [sp, #80]
  70:	b.eq	144 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x144>  // b.none
  74:	ldr	x1, [sp, #96]
  78:	str	x0, [sp, #96]
  7c:	cbz	x2, 148 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x148>
  80:	ldr	x23, [sp, #48]
  84:	str	x2, [sp, #112]
  88:	str	x1, [sp, #128]
  8c:	str	xzr, [sp, #120]
  90:	add	x20, x20, #0x10
  94:	strb	wzr, [x2]
  98:	ldr	x0, [sp, #112]
  9c:	cmp	x0, x20
  a0:	b.eq	a8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa8>  // b.none
  a4:	bl	0 <_ZdlPv>
  a8:	add	x20, x19, #0x88
  ac:	ldp	x0, x1, [x20, #8]
  b0:	cmp	x0, x1
  b4:	b.eq	180 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x180>  // b.none
  b8:	add	x1, x0, #0x10
  bc:	str	x1, [x0]
  c0:	mov	w3, #0x0                   	// #0
  c4:	ldp	x1, x2, [sp, #80]
  c8:	add	x2, x1, x2
  cc:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  d0:	ldr	x0, [x20, #8]
  d4:	add	x0, x0, #0x20
  d8:	str	x0, [x20, #8]
  dc:	ldr	w2, [sp, #76]
  e0:	add	x0, x19, #0xa0
  e4:	strh	w2, [x19, #12]
  e8:	ldp	x1, x3, [x0, #8]
  ec:	cmp	x1, x3
  f0:	b.eq	194 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x194>  // b.none
  f4:	str	w2, [x1]
  f8:	ldr	x1, [x0, #8]
  fc:	add	x1, x1, #0x4
 100:	str	x1, [x0, #8]
 104:	ldr	x0, [x19, #208]
 108:	cbz	x0, 1a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a0>
 10c:	ldr	x2, [x19, #216]
 110:	add	x0, x19, #0xc0
 114:	mov	x1, x21
 118:	add	x21, x21, #0x10
 11c:	blr	x2
 120:	ldr	x0, [sp, #80]
 124:	cmp	x0, x21
 128:	b.eq	130 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x130>  // b.none
 12c:	bl	0 <_ZdlPv>
 130:	mov	w0, #0x0                   	// #0
 134:	ldp	x19, x20, [sp, #16]
 138:	ldp	x21, x22, [sp, #32]
 13c:	ldp	x29, x30, [sp], #144
 140:	ret
 144:	str	x0, [sp, #96]
 148:	add	x2, x20, #0x10
 14c:	str	x2, [sp, #112]
 150:	ldr	x23, [sp, #48]
 154:	b	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x8c>
 158:	add	x20, sp, #0x70
 15c:	mov	x0, x22
 160:	add	x1, x20, #0x10
 164:	mov	x2, #0x0                   	// #0
 168:	str	x1, [sp, #112]
 16c:	strb	wzr, [sp, #128]
 170:	str	x2, [sp, #88]
 174:	strb	wzr, [x0, x2]
 178:	ldr	x2, [sp, #112]
 17c:	b	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x8c>
 180:	mov	x1, x0
 184:	mov	x2, x21
 188:	mov	x0, x20
 18c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 190:	b	dc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xdc>
 194:	add	x2, sp, #0x4c
 198:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 19c:	b	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
 1a0:	str	x23, [sp, #48]
 1a4:	bl	0 <_ZSt25__throw_bad_function_callv>
 1a8:	ldr	x2, [sp, #120]
 1ac:	cbnz	x2, 1b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b8>
 1b0:	ldr	x23, [sp, #48]
 1b4:	b	170 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x170>
 1b8:	cmp	x2, #0x1
 1bc:	b.eq	1d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1d4>  // b.none
 1c0:	bl	0 <memcpy>
 1c4:	ldr	x23, [sp, #48]
 1c8:	ldr	x0, [sp, #80]
 1cc:	ldr	x2, [sp, #120]
 1d0:	b	170 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x170>
 1d4:	ldrb	w1, [sp, #128]
 1d8:	strb	w1, [x0]
 1dc:	ldr	x23, [sp, #48]
 1e0:	ldr	x0, [sp, #80]
 1e4:	ldr	x2, [sp, #120]
 1e8:	b	170 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x170>
