<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_add_const_2_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_add_const_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_add_const_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_add_const_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_data16_multi_to_ram_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_data16_multi_to_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_expanderReal_0_1_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_expanderReal_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_twoInMult_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_twoInMult_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dupplReal_1_to_2_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_dupplReal_1_to_2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_add_const_0_1_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_add_const_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_expanderReal_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_expanderReal_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_nco_counter_0_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_nco_counter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_add_const_1_0_synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/design_1_add_const_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_add_const_2_0_synth_1"/>
		<Parent Id="design_1_xlslice_0_0_synth_1"/>
		<Parent Id="design_1_add_const_0_0_synth_1"/>
		<Parent Id="design_1_data16_multi_to_ram_0_0_synth_1"/>
		<Parent Id="design_1_expanderReal_0_1_synth_1"/>
		<Parent Id="design_1_twoInMult_0_0_synth_1"/>
		<Parent Id="design_1_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="design_1_add_const_0_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_expanderReal_0_0_synth_1"/>
		<Parent Id="design_1_nco_counter_0_0_synth_1"/>
		<Parent Id="design_1_add_const_1_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_add_const_2_0_synth_1"/>
		<Parent Id="design_1_xlslice_0_0_synth_1"/>
		<Parent Id="design_1_add_const_0_0_synth_1"/>
		<Parent Id="design_1_data16_multi_to_ram_0_0_synth_1"/>
		<Parent Id="design_1_expanderReal_0_1_synth_1"/>
		<Parent Id="design_1_twoInMult_0_0_synth_1"/>
		<Parent Id="design_1_dupplReal_1_to_2_0_0_synth_1"/>
		<Parent Id="design_1_add_const_0_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_expanderReal_0_0_synth_1"/>
		<Parent Id="design_1_nco_counter_0_0_synth_1"/>
		<Parent Id="design_1_add_const_1_0_synth_1"/>
	</Run>
</Runs>

