# ECE 385 --- Digital Systems Laboratory
##### Digital Systems Laboratory Labs

## Repository
#### Lab 1 - [Static Harzard]()
Implementation of a circuit with potential static harzard

#### Lab 2 - [4-bit Logic Processor Schematic](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/4-bit_logic_processor_schematic)

Implementation of the schematic of the 4-bit Logic Processor

#### Lab 2 Bonus - [4-bit Logic Processor (Physical Circuit)](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/Switch)

Implementation of the physical circuit of the 4-bit Logic Processor

#### Lab 3 Part 1 - [4-bit Logic Processor (SystemVerilog)](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/4-bit_logic_processor)

Implementation of the 4-bit Logic Processor using SystemVerilog

#### Lab 3 Part 2 - [8-bit Logic Processor (SystemVerilog)](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/8-bit_logic_processor)

Implementation of the 8-bit Logic Processor using SystemVerilog

#### Lab 3 Part 3 - [16-bit Adder](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/16-bit_Adder)

Implementation of three 16-bit Adder using SystemVerilog
* 16-bit Ripple-Carry Adder
* 16-bit Carry-Select Adder
* 16-bit Carry Lookahead Adder

#### Lab 4 - [8-bit Multiplier](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/8-bit_Multiplier)

Implementation of the 8-bit Multiplier using SystemVerilog

#### Lab 5 Part 1 - [SLC-3 Fetch](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/SLC-3_Fetch)

Implementation of the SLC-3 Fetch using SystemVerilog

#### Lab 5 Part 2 - [SLC-3](https://gitlab.engr.illinois.edu/hongboz2/digital_systems_laboratory/-/tree/main/SLC-3)

Implementation of the SLC-3 using SystemVerilog
