load ../vams/capacitor.so

verilog

module rc(1, 2, gnd)
	parameter ic=1
	capacitor #(.c(1u) .ic(1) .$mfactor(1)) c(1 gnd);
	resistor #(.r(1k)) r(1 2);
endmodule

parameter ic=2

// Verilog does not define instances or nodes at top level. Gnucap only
// simulates what is instanciated. The node denotes ground node.
// (at the time of writing, the "ground" declarator is not implemented.)

rc #(.ic(ic)) myrc(1, 2, 0);

print tran v(nodes) iter(0)
tran 1m

capacitor #(.c(1u)) ctop(2, 0);

tran 2m

tran 0 2m

tran 0 2m
