{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727981492464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727981492464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 21:51:32 2024 " "Processing started: Thu Oct 03 21:51:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727981492464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727981492464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727981492464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727981492686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(7) " "Verilog HDL Declaration information at processor.v(7): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1727981497053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(22) " "Verilog HDL information at registerFile.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/registerFile.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1727981497054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signextender.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/signextender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/ANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727981497090 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(12) " "Verilog HDL warning at testbench.v(12): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1727981497090 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(15) " "Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1727981497090 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:uut " "Elaborating entity \"processor\" for hierarchy \"processor:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter processor:uut\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"processor:uut\|programCounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:uut\|adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"processor:uut\|adder:PCAdder\"" {  } { { "processor.v" "PCAdder" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory processor:uut\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"processor:uut\|instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497119 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727981497119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38e1 " "Found entity 1: altsyncram_38e1" {  } { { "db/altsyncram_38e1.tdf" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/db/altsyncram_38e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38e1 processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_38e1:auto_generated " "Elaborating entity \"altsyncram_38e1\" for hierarchy \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_38e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit processor:uut\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"processor:uut\|controlUnit:CU\"" {  } { { "processor.v" "CU" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 processor:uut\|mux2x1:RFMux " "Elaborating entity \"mux2x1\" for hierarchy \"processor:uut\|mux2x1:RFMux\"" {  } { { "processor.v" "RFMux" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile processor:uut\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"processor:uut\|registerFile:RF\"" {  } { { "processor.v" "RF" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender processor:uut\|SignExtender:SignExtend " "Elaborating entity \"SignExtender\" for hierarchy \"processor:uut\|SignExtender:SignExtend\"" {  } { { "processor.v" "SignExtend" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 processor:uut\|mux2x1:ALUMux " "Elaborating entity \"mux2x1\" for hierarchy \"processor:uut\|mux2x1:ALUMux\"" {  } { { "processor.v" "ALUMux" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:uut\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:uut\|ALU:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate processor:uut\|ANDGate:branchAnd " "Elaborating entity \"ANDGate\" for hierarchy \"processor:uut\|ANDGate:branchAnd\"" {  } { { "processor.v" "branchAnd" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory processor:uut\|dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"processor:uut\|dataMemory:DM\"" {  } { { "processor.v" "DM" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/dataMemory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/dataMemory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497166 ""}  } { { "dataMemory.v" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/dataMemory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1727981497166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8km1 " "Found entity 1: altsyncram_8km1" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/db/altsyncram_8km1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727981497195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727981497195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8km1 processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated " "Elaborating entity \"altsyncram_8km1\" for hierarchy \"processor:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 processor:uut\|mux2x1:PCMux " "Elaborating entity \"mux2x1\" for hierarchy \"processor:uut\|mux2x1:PCMux\"" {  } { { "processor.v" "PCMux" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/processor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727981497198 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727981497235 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727981497235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/output_files/SingleCycle.map.smsg " "Generated suppressed messages file C:/Users/GIGABYT/Desktop/Qualifying Phase I, JoSDC/SDC24_QP_SingleCycle_baseline/output_files/SingleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1727981497304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727981497313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 21:51:37 2024 " "Processing ended: Thu Oct 03 21:51:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727981497313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727981497313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727981497313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727981497313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727981638977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727981638977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 21:53:58 2024 " "Processing started: Thu Oct 03 21:53:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727981638977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727981638977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SingleCycle -c SingleCycle --netlist_type=sgate " "Command: quartus_npp SingleCycle -c SingleCycle --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727981638977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727981639178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 21:53:59 2024 " "Processing ended: Thu Oct 03 21:53:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727981639178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727981639178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727981639178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727981639178 ""}
