<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i915_pciids.h source code [linux-4.14.y/include/drm/i915_pciids.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/drm/i915_pciids.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-4.14.y</a>/<a href='..'>include</a>/<a href='./'>drm</a>/<a href='i915_pciids.h.html'>i915_pciids.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 2013 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="6">6</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="7">7</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="8">8</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="9">9</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="10">10</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="11">11</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="14">14</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="15">15</th><td><i> * of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="19">19</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="20">20</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="21">21</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="22">22</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="23">23</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/_I915_PCIIDS_H">_I915_PCIIDS_H</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/_I915_PCIIDS_H" data-ref="_M/_I915_PCIIDS_H">_I915_PCIIDS_H</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * A pci_device_id struct {</i></td></tr>
<tr><th id="30">30</th><td><i> *	__u32 vendor, device;</i></td></tr>
<tr><th id="31">31</th><td><i> *      __u32 subvendor, subdevice;</i></td></tr>
<tr><th id="32">32</th><td><i> *	__u32 class, class_mask;</i></td></tr>
<tr><th id="33">33</th><td><i> *	kernel_ulong_t driver_data;</i></td></tr>
<tr><th id="34">34</th><td><i> * };</i></td></tr>
<tr><th id="35">35</th><td><i> * Don't use C99 here because "class" is reserved and we want to</i></td></tr>
<tr><th id="36">36</th><td><i> * give userspace flexibility.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/INTEL_VGA_DEVICE" data-ref="_M/INTEL_VGA_DEVICE">INTEL_VGA_DEVICE</dfn>(id, info) {		\</u></td></tr>
<tr><th id="39">39</th><td><u>	0x8086,	id,				\</u></td></tr>
<tr><th id="40">40</th><td><u>	~0, ~0,					\</u></td></tr>
<tr><th id="41">41</th><td><u>	0x030000, 0xff0000,			\</u></td></tr>
<tr><th id="42">42</th><td><u>	(unsigned long) info }</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/INTEL_QUANTA_VGA_DEVICE" data-ref="_M/INTEL_QUANTA_VGA_DEVICE">INTEL_QUANTA_VGA_DEVICE</dfn>(info) {		\</u></td></tr>
<tr><th id="45">45</th><td><u>	0x8086,	0x16a,				\</u></td></tr>
<tr><th id="46">46</th><td><u>	0x152d,	0x8990,				\</u></td></tr>
<tr><th id="47">47</th><td><u>	0x030000, 0xff0000,			\</u></td></tr>
<tr><th id="48">48</th><td><u>	(unsigned long) info }</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/INTEL_I810_IDS" data-ref="_M/INTEL_I810_IDS">INTEL_I810_IDS</dfn>(info)					\</u></td></tr>
<tr><th id="51">51</th><td><u>	INTEL_VGA_DEVICE(0x7121, info), /* I810 */		\</u></td></tr>
<tr><th id="52">52</th><td><u>	INTEL_VGA_DEVICE(0x7123, info), /* I810_DC100 */	\</u></td></tr>
<tr><th id="53">53</th><td><u>	INTEL_VGA_DEVICE(0x7125, info)  /* I810_E */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/INTEL_I815_IDS" data-ref="_M/INTEL_I815_IDS">INTEL_I815_IDS</dfn>(info)					\</u></td></tr>
<tr><th id="56">56</th><td><u>	INTEL_VGA_DEVICE(0x1132, info)  /* I815*/</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/INTEL_I830_IDS" data-ref="_M/INTEL_I830_IDS">INTEL_I830_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="59">59</th><td><u>	INTEL_VGA_DEVICE(0x3577, info)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/INTEL_I845G_IDS" data-ref="_M/INTEL_I845G_IDS">INTEL_I845G_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="62">62</th><td><u>	INTEL_VGA_DEVICE(0x2562, info)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/INTEL_I85X_IDS" data-ref="_M/INTEL_I85X_IDS">INTEL_I85X_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="65">65</th><td><u>	INTEL_VGA_DEVICE(0x3582, info), /* I855_GM */ \</u></td></tr>
<tr><th id="66">66</th><td><u>	INTEL_VGA_DEVICE(0x358e, info)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/INTEL_I865G_IDS" data-ref="_M/INTEL_I865G_IDS">INTEL_I865G_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="69">69</th><td><u>	INTEL_VGA_DEVICE(0x2572, info) /* I865_G */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/INTEL_I915G_IDS" data-ref="_M/INTEL_I915G_IDS">INTEL_I915G_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="72">72</th><td><u>	INTEL_VGA_DEVICE(0x2582, info), /* I915_G */ \</u></td></tr>
<tr><th id="73">73</th><td><u>	INTEL_VGA_DEVICE(0x258a, info)  /* E7221_G */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/INTEL_I915GM_IDS" data-ref="_M/INTEL_I915GM_IDS">INTEL_I915GM_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="76">76</th><td><u>	INTEL_VGA_DEVICE(0x2592, info) /* I915_GM */</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/INTEL_I945G_IDS" data-ref="_M/INTEL_I945G_IDS">INTEL_I945G_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="79">79</th><td><u>	INTEL_VGA_DEVICE(0x2772, info) /* I945_G */</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/INTEL_I945GM_IDS" data-ref="_M/INTEL_I945GM_IDS">INTEL_I945GM_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="82">82</th><td><u>	INTEL_VGA_DEVICE(0x27a2, info), /* I945_GM */ \</u></td></tr>
<tr><th id="83">83</th><td><u>	INTEL_VGA_DEVICE(0x27ae, info)  /* I945_GME */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/INTEL_I965G_IDS" data-ref="_M/INTEL_I965G_IDS">INTEL_I965G_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="86">86</th><td><u>	INTEL_VGA_DEVICE(0x2972, info), /* I946_GZ */	\</u></td></tr>
<tr><th id="87">87</th><td><u>	INTEL_VGA_DEVICE(0x2982, info),	/* G35_G */	\</u></td></tr>
<tr><th id="88">88</th><td><u>	INTEL_VGA_DEVICE(0x2992, info),	/* I965_Q */	\</u></td></tr>
<tr><th id="89">89</th><td><u>	INTEL_VGA_DEVICE(0x29a2, info)	/* I965_G */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/INTEL_G33_IDS" data-ref="_M/INTEL_G33_IDS">INTEL_G33_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="92">92</th><td><u>	INTEL_VGA_DEVICE(0x29b2, info), /* Q35_G */ \</u></td></tr>
<tr><th id="93">93</th><td><u>	INTEL_VGA_DEVICE(0x29c2, info),	/* G33_G */ \</u></td></tr>
<tr><th id="94">94</th><td><u>	INTEL_VGA_DEVICE(0x29d2, info)	/* Q33_G */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/INTEL_I965GM_IDS" data-ref="_M/INTEL_I965GM_IDS">INTEL_I965GM_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="97">97</th><td><u>	INTEL_VGA_DEVICE(0x2a02, info),	/* I965_GM */ \</u></td></tr>
<tr><th id="98">98</th><td><u>	INTEL_VGA_DEVICE(0x2a12, info)  /* I965_GME */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/INTEL_GM45_IDS" data-ref="_M/INTEL_GM45_IDS">INTEL_GM45_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="101">101</th><td><u>	INTEL_VGA_DEVICE(0x2a42, info) /* GM45_G */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/INTEL_G45_IDS" data-ref="_M/INTEL_G45_IDS">INTEL_G45_IDS</dfn>(info)				\</u></td></tr>
<tr><th id="104">104</th><td><u>	INTEL_VGA_DEVICE(0x2e02, info), /* IGD_E_G */ \</u></td></tr>
<tr><th id="105">105</th><td><u>	INTEL_VGA_DEVICE(0x2e12, info), /* Q45_G */ \</u></td></tr>
<tr><th id="106">106</th><td><u>	INTEL_VGA_DEVICE(0x2e22, info), /* G45_G */ \</u></td></tr>
<tr><th id="107">107</th><td><u>	INTEL_VGA_DEVICE(0x2e32, info), /* G41_G */ \</u></td></tr>
<tr><th id="108">108</th><td><u>	INTEL_VGA_DEVICE(0x2e42, info), /* B43_G */ \</u></td></tr>
<tr><th id="109">109</th><td><u>	INTEL_VGA_DEVICE(0x2e92, info)	/* B43_G.1 */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/INTEL_PINEVIEW_IDS" data-ref="_M/INTEL_PINEVIEW_IDS">INTEL_PINEVIEW_IDS</dfn>(info)			\</u></td></tr>
<tr><th id="112">112</th><td><u>	INTEL_VGA_DEVICE(0xa001, info),			\</u></td></tr>
<tr><th id="113">113</th><td><u>	INTEL_VGA_DEVICE(0xa011, info)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/INTEL_IRONLAKE_D_IDS" data-ref="_M/INTEL_IRONLAKE_D_IDS">INTEL_IRONLAKE_D_IDS</dfn>(info) \</u></td></tr>
<tr><th id="116">116</th><td><u>	INTEL_VGA_DEVICE(0x0042, info)</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/INTEL_IRONLAKE_M_IDS" data-ref="_M/INTEL_IRONLAKE_M_IDS">INTEL_IRONLAKE_M_IDS</dfn>(info) \</u></td></tr>
<tr><th id="119">119</th><td><u>	INTEL_VGA_DEVICE(0x0046, info)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/INTEL_SNB_D_GT1_IDS" data-ref="_M/INTEL_SNB_D_GT1_IDS">INTEL_SNB_D_GT1_IDS</dfn>(info) \</u></td></tr>
<tr><th id="122">122</th><td><u>	INTEL_VGA_DEVICE(0x0102, info), \</u></td></tr>
<tr><th id="123">123</th><td><u>	INTEL_VGA_DEVICE(0x010A, info)</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/INTEL_SNB_D_GT2_IDS" data-ref="_M/INTEL_SNB_D_GT2_IDS">INTEL_SNB_D_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="126">126</th><td><u>	INTEL_VGA_DEVICE(0x0112, info), \</u></td></tr>
<tr><th id="127">127</th><td><u>	INTEL_VGA_DEVICE(0x0122, info)</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/INTEL_SNB_D_IDS" data-ref="_M/INTEL_SNB_D_IDS">INTEL_SNB_D_IDS</dfn>(info) \</u></td></tr>
<tr><th id="130">130</th><td><u>	INTEL_SNB_D_GT1_IDS(info), \</u></td></tr>
<tr><th id="131">131</th><td><u>	INTEL_SNB_D_GT2_IDS(info)</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/INTEL_SNB_M_GT1_IDS" data-ref="_M/INTEL_SNB_M_GT1_IDS">INTEL_SNB_M_GT1_IDS</dfn>(info) \</u></td></tr>
<tr><th id="134">134</th><td><u>	INTEL_VGA_DEVICE(0x0106, info)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/INTEL_SNB_M_GT2_IDS" data-ref="_M/INTEL_SNB_M_GT2_IDS">INTEL_SNB_M_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="137">137</th><td><u>	INTEL_VGA_DEVICE(0x0116, info), \</u></td></tr>
<tr><th id="138">138</th><td><u>	INTEL_VGA_DEVICE(0x0126, info)</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/INTEL_SNB_M_IDS" data-ref="_M/INTEL_SNB_M_IDS">INTEL_SNB_M_IDS</dfn>(info) \</u></td></tr>
<tr><th id="141">141</th><td><u>	INTEL_SNB_M_GT1_IDS(info), \</u></td></tr>
<tr><th id="142">142</th><td><u>	INTEL_SNB_M_GT2_IDS(info)</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_M_GT1_IDS" data-ref="_M/INTEL_IVB_M_GT1_IDS">INTEL_IVB_M_GT1_IDS</dfn>(info) \</u></td></tr>
<tr><th id="145">145</th><td><u>	INTEL_VGA_DEVICE(0x0156, info) /* GT1 mobile */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_M_GT2_IDS" data-ref="_M/INTEL_IVB_M_GT2_IDS">INTEL_IVB_M_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="148">148</th><td><u>	INTEL_VGA_DEVICE(0x0166, info) /* GT2 mobile */</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_M_IDS" data-ref="_M/INTEL_IVB_M_IDS">INTEL_IVB_M_IDS</dfn>(info) \</u></td></tr>
<tr><th id="151">151</th><td><u>	INTEL_IVB_M_GT1_IDS(info), \</u></td></tr>
<tr><th id="152">152</th><td><u>	INTEL_IVB_M_GT2_IDS(info)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_D_GT1_IDS" data-ref="_M/INTEL_IVB_D_GT1_IDS">INTEL_IVB_D_GT1_IDS</dfn>(info) \</u></td></tr>
<tr><th id="155">155</th><td><u>	INTEL_VGA_DEVICE(0x0152, info), /* GT1 desktop */ \</u></td></tr>
<tr><th id="156">156</th><td><u>	INTEL_VGA_DEVICE(0x015a, info)  /* GT1 server */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_D_GT2_IDS" data-ref="_M/INTEL_IVB_D_GT2_IDS">INTEL_IVB_D_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="159">159</th><td><u>	INTEL_VGA_DEVICE(0x0162, info), /* GT2 desktop */ \</u></td></tr>
<tr><th id="160">160</th><td><u>	INTEL_VGA_DEVICE(0x016a, info)  /* GT2 server */</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_D_IDS" data-ref="_M/INTEL_IVB_D_IDS">INTEL_IVB_D_IDS</dfn>(info) \</u></td></tr>
<tr><th id="163">163</th><td><u>	INTEL_IVB_D_GT1_IDS(info), \</u></td></tr>
<tr><th id="164">164</th><td><u>	INTEL_IVB_D_GT2_IDS(info)</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/INTEL_IVB_Q_IDS" data-ref="_M/INTEL_IVB_Q_IDS">INTEL_IVB_Q_IDS</dfn>(info) \</u></td></tr>
<tr><th id="167">167</th><td><u>	INTEL_QUANTA_VGA_DEVICE(info) /* Quanta transcode */</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/INTEL_HSW_GT1_IDS" data-ref="_M/INTEL_HSW_GT1_IDS">INTEL_HSW_GT1_IDS</dfn>(info) \</u></td></tr>
<tr><th id="170">170</th><td><u>	INTEL_VGA_DEVICE(0x0402, info), /* GT1 desktop */ \</u></td></tr>
<tr><th id="171">171</th><td><u>	INTEL_VGA_DEVICE(0x040a, info), /* GT1 server */ \</u></td></tr>
<tr><th id="172">172</th><td><u>	INTEL_VGA_DEVICE(0x040B, info), /* GT1 reserved */ \</u></td></tr>
<tr><th id="173">173</th><td><u>	INTEL_VGA_DEVICE(0x040E, info), /* GT1 reserved */ \</u></td></tr>
<tr><th id="174">174</th><td><u>	INTEL_VGA_DEVICE(0x0C02, info), /* SDV GT1 desktop */ \</u></td></tr>
<tr><th id="175">175</th><td><u>	INTEL_VGA_DEVICE(0x0C0A, info), /* SDV GT1 server */ \</u></td></tr>
<tr><th id="176">176</th><td><u>	INTEL_VGA_DEVICE(0x0C0B, info), /* SDV GT1 reserved */ \</u></td></tr>
<tr><th id="177">177</th><td><u>	INTEL_VGA_DEVICE(0x0C0E, info), /* SDV GT1 reserved */ \</u></td></tr>
<tr><th id="178">178</th><td><u>	INTEL_VGA_DEVICE(0x0A02, info), /* ULT GT1 desktop */ \</u></td></tr>
<tr><th id="179">179</th><td><u>	INTEL_VGA_DEVICE(0x0A0A, info), /* ULT GT1 server */ \</u></td></tr>
<tr><th id="180">180</th><td><u>	INTEL_VGA_DEVICE(0x0A0B, info), /* ULT GT1 reserved */ \</u></td></tr>
<tr><th id="181">181</th><td><u>	INTEL_VGA_DEVICE(0x0D02, info), /* CRW GT1 desktop */ \</u></td></tr>
<tr><th id="182">182</th><td><u>	INTEL_VGA_DEVICE(0x0D0A, info), /* CRW GT1 server */ \</u></td></tr>
<tr><th id="183">183</th><td><u>	INTEL_VGA_DEVICE(0x0D0B, info), /* CRW GT1 reserved */ \</u></td></tr>
<tr><th id="184">184</th><td><u>	INTEL_VGA_DEVICE(0x0D0E, info), /* CRW GT1 reserved */ \</u></td></tr>
<tr><th id="185">185</th><td><u>	INTEL_VGA_DEVICE(0x0406, info), /* GT1 mobile */ \</u></td></tr>
<tr><th id="186">186</th><td><u>	INTEL_VGA_DEVICE(0x0C06, info), /* SDV GT1 mobile */ \</u></td></tr>
<tr><th id="187">187</th><td><u>	INTEL_VGA_DEVICE(0x0A06, info), /* ULT GT1 mobile */ \</u></td></tr>
<tr><th id="188">188</th><td><u>	INTEL_VGA_DEVICE(0x0A0E, info), /* ULX GT1 mobile */ \</u></td></tr>
<tr><th id="189">189</th><td><u>	INTEL_VGA_DEVICE(0x0D06, info)  /* CRW GT1 mobile */</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/INTEL_HSW_GT2_IDS" data-ref="_M/INTEL_HSW_GT2_IDS">INTEL_HSW_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="192">192</th><td><u>	INTEL_VGA_DEVICE(0x0412, info), /* GT2 desktop */ \</u></td></tr>
<tr><th id="193">193</th><td><u>	INTEL_VGA_DEVICE(0x041a, info), /* GT2 server */ \</u></td></tr>
<tr><th id="194">194</th><td><u>	INTEL_VGA_DEVICE(0x041B, info), /* GT2 reserved */ \</u></td></tr>
<tr><th id="195">195</th><td><u>	INTEL_VGA_DEVICE(0x041E, info), /* GT2 reserved */ \</u></td></tr>
<tr><th id="196">196</th><td><u>	INTEL_VGA_DEVICE(0x0C12, info), /* SDV GT2 desktop */ \</u></td></tr>
<tr><th id="197">197</th><td><u>	INTEL_VGA_DEVICE(0x0C1A, info), /* SDV GT2 server */ \</u></td></tr>
<tr><th id="198">198</th><td><u>	INTEL_VGA_DEVICE(0x0C1B, info), /* SDV GT2 reserved */ \</u></td></tr>
<tr><th id="199">199</th><td><u>	INTEL_VGA_DEVICE(0x0C1E, info), /* SDV GT2 reserved */ \</u></td></tr>
<tr><th id="200">200</th><td><u>	INTEL_VGA_DEVICE(0x0A12, info), /* ULT GT2 desktop */ \</u></td></tr>
<tr><th id="201">201</th><td><u>	INTEL_VGA_DEVICE(0x0A1A, info), /* ULT GT2 server */ \</u></td></tr>
<tr><th id="202">202</th><td><u>	INTEL_VGA_DEVICE(0x0A1B, info), /* ULT GT2 reserved */ \</u></td></tr>
<tr><th id="203">203</th><td><u>	INTEL_VGA_DEVICE(0x0D12, info), /* CRW GT2 desktop */ \</u></td></tr>
<tr><th id="204">204</th><td><u>	INTEL_VGA_DEVICE(0x0D1A, info), /* CRW GT2 server */ \</u></td></tr>
<tr><th id="205">205</th><td><u>	INTEL_VGA_DEVICE(0x0D1B, info), /* CRW GT2 reserved */ \</u></td></tr>
<tr><th id="206">206</th><td><u>	INTEL_VGA_DEVICE(0x0D1E, info), /* CRW GT2 reserved */ \</u></td></tr>
<tr><th id="207">207</th><td><u>	INTEL_VGA_DEVICE(0x0416, info), /* GT2 mobile */ \</u></td></tr>
<tr><th id="208">208</th><td><u>	INTEL_VGA_DEVICE(0x0426, info), /* GT2 mobile */ \</u></td></tr>
<tr><th id="209">209</th><td><u>	INTEL_VGA_DEVICE(0x0C16, info), /* SDV GT2 mobile */ \</u></td></tr>
<tr><th id="210">210</th><td><u>	INTEL_VGA_DEVICE(0x0A16, info), /* ULT GT2 mobile */ \</u></td></tr>
<tr><th id="211">211</th><td><u>	INTEL_VGA_DEVICE(0x0A1E, info), /* ULX GT2 mobile */ \</u></td></tr>
<tr><th id="212">212</th><td><u>	INTEL_VGA_DEVICE(0x0D16, info)  /* CRW GT2 mobile */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/INTEL_HSW_GT3_IDS" data-ref="_M/INTEL_HSW_GT3_IDS">INTEL_HSW_GT3_IDS</dfn>(info) \</u></td></tr>
<tr><th id="215">215</th><td><u>	INTEL_VGA_DEVICE(0x0422, info), /* GT3 desktop */ \</u></td></tr>
<tr><th id="216">216</th><td><u>	INTEL_VGA_DEVICE(0x042a, info), /* GT3 server */ \</u></td></tr>
<tr><th id="217">217</th><td><u>	INTEL_VGA_DEVICE(0x042B, info), /* GT3 reserved */ \</u></td></tr>
<tr><th id="218">218</th><td><u>	INTEL_VGA_DEVICE(0x042E, info), /* GT3 reserved */ \</u></td></tr>
<tr><th id="219">219</th><td><u>	INTEL_VGA_DEVICE(0x0C22, info), /* SDV GT3 desktop */ \</u></td></tr>
<tr><th id="220">220</th><td><u>	INTEL_VGA_DEVICE(0x0C2A, info), /* SDV GT3 server */ \</u></td></tr>
<tr><th id="221">221</th><td><u>	INTEL_VGA_DEVICE(0x0C2B, info), /* SDV GT3 reserved */ \</u></td></tr>
<tr><th id="222">222</th><td><u>	INTEL_VGA_DEVICE(0x0C2E, info), /* SDV GT3 reserved */ \</u></td></tr>
<tr><th id="223">223</th><td><u>	INTEL_VGA_DEVICE(0x0A22, info), /* ULT GT3 desktop */ \</u></td></tr>
<tr><th id="224">224</th><td><u>	INTEL_VGA_DEVICE(0x0A2A, info), /* ULT GT3 server */ \</u></td></tr>
<tr><th id="225">225</th><td><u>	INTEL_VGA_DEVICE(0x0A2B, info), /* ULT GT3 reserved */ \</u></td></tr>
<tr><th id="226">226</th><td><u>	INTEL_VGA_DEVICE(0x0D22, info), /* CRW GT3 desktop */ \</u></td></tr>
<tr><th id="227">227</th><td><u>	INTEL_VGA_DEVICE(0x0D2A, info), /* CRW GT3 server */ \</u></td></tr>
<tr><th id="228">228</th><td><u>	INTEL_VGA_DEVICE(0x0D2B, info), /* CRW GT3 reserved */ \</u></td></tr>
<tr><th id="229">229</th><td><u>	INTEL_VGA_DEVICE(0x0D2E, info), /* CRW GT3 reserved */ \</u></td></tr>
<tr><th id="230">230</th><td><u>	INTEL_VGA_DEVICE(0x0C26, info), /* SDV GT3 mobile */ \</u></td></tr>
<tr><th id="231">231</th><td><u>	INTEL_VGA_DEVICE(0x0A26, info), /* ULT GT3 mobile */ \</u></td></tr>
<tr><th id="232">232</th><td><u>	INTEL_VGA_DEVICE(0x0A2E, info), /* ULT GT3 reserved */ \</u></td></tr>
<tr><th id="233">233</th><td><u>	INTEL_VGA_DEVICE(0x0D26, info)  /* CRW GT3 mobile */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/INTEL_HSW_IDS" data-ref="_M/INTEL_HSW_IDS">INTEL_HSW_IDS</dfn>(info) \</u></td></tr>
<tr><th id="236">236</th><td><u>	INTEL_HSW_GT1_IDS(info), \</u></td></tr>
<tr><th id="237">237</th><td><u>	INTEL_HSW_GT2_IDS(info), \</u></td></tr>
<tr><th id="238">238</th><td><u>	INTEL_HSW_GT3_IDS(info)</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/INTEL_VLV_IDS" data-ref="_M/INTEL_VLV_IDS">INTEL_VLV_IDS</dfn>(info) \</u></td></tr>
<tr><th id="241">241</th><td><u>	INTEL_VGA_DEVICE(0x0f30, info), \</u></td></tr>
<tr><th id="242">242</th><td><u>	INTEL_VGA_DEVICE(0x0f31, info), \</u></td></tr>
<tr><th id="243">243</th><td><u>	INTEL_VGA_DEVICE(0x0f32, info), \</u></td></tr>
<tr><th id="244">244</th><td><u>	INTEL_VGA_DEVICE(0x0f33, info), \</u></td></tr>
<tr><th id="245">245</th><td><u>	INTEL_VGA_DEVICE(0x0157, info), \</u></td></tr>
<tr><th id="246">246</th><td><u>	INTEL_VGA_DEVICE(0x0155, info)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/INTEL_BDW_GT1_IDS" data-ref="_M/INTEL_BDW_GT1_IDS">INTEL_BDW_GT1_IDS</dfn>(info)  \</u></td></tr>
<tr><th id="249">249</th><td><u>	INTEL_VGA_DEVICE(0x1602, info), /* GT1 ULT */ \</u></td></tr>
<tr><th id="250">250</th><td><u>	INTEL_VGA_DEVICE(0x1606, info), /* GT1 ULT */ \</u></td></tr>
<tr><th id="251">251</th><td><u>	INTEL_VGA_DEVICE(0x160B, info), /* GT1 Iris */ \</u></td></tr>
<tr><th id="252">252</th><td><u>	INTEL_VGA_DEVICE(0x160E, info), /* GT1 ULX */ \</u></td></tr>
<tr><th id="253">253</th><td><u>	INTEL_VGA_DEVICE(0x160A, info), /* GT1 Server */ \</u></td></tr>
<tr><th id="254">254</th><td><u>	INTEL_VGA_DEVICE(0x160D, info)  /* GT1 Workstation */</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/INTEL_BDW_GT2_IDS" data-ref="_M/INTEL_BDW_GT2_IDS">INTEL_BDW_GT2_IDS</dfn>(info)  \</u></td></tr>
<tr><th id="257">257</th><td><u>	INTEL_VGA_DEVICE(0x1612, info), /* GT2 Halo */	\</u></td></tr>
<tr><th id="258">258</th><td><u>	INTEL_VGA_DEVICE(0x1616, info), /* GT2 ULT */ \</u></td></tr>
<tr><th id="259">259</th><td><u>	INTEL_VGA_DEVICE(0x161B, info), /* GT2 ULT */ \</u></td></tr>
<tr><th id="260">260</th><td><u>	INTEL_VGA_DEVICE(0x161E, info), /* GT2 ULX */ \</u></td></tr>
<tr><th id="261">261</th><td><u>	INTEL_VGA_DEVICE(0x161A, info), /* GT2 Server */ \</u></td></tr>
<tr><th id="262">262</th><td><u>	INTEL_VGA_DEVICE(0x161D, info)  /* GT2 Workstation */</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/INTEL_BDW_GT3_IDS" data-ref="_M/INTEL_BDW_GT3_IDS">INTEL_BDW_GT3_IDS</dfn>(info) \</u></td></tr>
<tr><th id="265">265</th><td><u>	INTEL_VGA_DEVICE(0x1622, info), /* ULT */ \</u></td></tr>
<tr><th id="266">266</th><td><u>	INTEL_VGA_DEVICE(0x1626, info), /* ULT */ \</u></td></tr>
<tr><th id="267">267</th><td><u>	INTEL_VGA_DEVICE(0x162B, info), /* Iris */ \</u></td></tr>
<tr><th id="268">268</th><td><u>	INTEL_VGA_DEVICE(0x162E, info),  /* ULX */\</u></td></tr>
<tr><th id="269">269</th><td><u>	INTEL_VGA_DEVICE(0x162A, info), /* Server */ \</u></td></tr>
<tr><th id="270">270</th><td><u>	INTEL_VGA_DEVICE(0x162D, info)  /* Workstation */</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/INTEL_BDW_RSVD_IDS" data-ref="_M/INTEL_BDW_RSVD_IDS">INTEL_BDW_RSVD_IDS</dfn>(info) \</u></td></tr>
<tr><th id="273">273</th><td><u>	INTEL_VGA_DEVICE(0x1632, info), /* ULT */ \</u></td></tr>
<tr><th id="274">274</th><td><u>	INTEL_VGA_DEVICE(0x1636, info), /* ULT */ \</u></td></tr>
<tr><th id="275">275</th><td><u>	INTEL_VGA_DEVICE(0x163B, info), /* Iris */ \</u></td></tr>
<tr><th id="276">276</th><td><u>	INTEL_VGA_DEVICE(0x163E, info), /* ULX */ \</u></td></tr>
<tr><th id="277">277</th><td><u>	INTEL_VGA_DEVICE(0x163A, info), /* Server */ \</u></td></tr>
<tr><th id="278">278</th><td><u>	INTEL_VGA_DEVICE(0x163D, info)  /* Workstation */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/INTEL_BDW_IDS" data-ref="_M/INTEL_BDW_IDS">INTEL_BDW_IDS</dfn>(info) \</u></td></tr>
<tr><th id="281">281</th><td><u>	INTEL_BDW_GT1_IDS(info), \</u></td></tr>
<tr><th id="282">282</th><td><u>	INTEL_BDW_GT2_IDS(info), \</u></td></tr>
<tr><th id="283">283</th><td><u>	INTEL_BDW_GT3_IDS(info), \</u></td></tr>
<tr><th id="284">284</th><td><u>	INTEL_BDW_RSVD_IDS(info)</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/INTEL_CHV_IDS" data-ref="_M/INTEL_CHV_IDS">INTEL_CHV_IDS</dfn>(info) \</u></td></tr>
<tr><th id="287">287</th><td><u>	INTEL_VGA_DEVICE(0x22b0, info), \</u></td></tr>
<tr><th id="288">288</th><td><u>	INTEL_VGA_DEVICE(0x22b1, info), \</u></td></tr>
<tr><th id="289">289</th><td><u>	INTEL_VGA_DEVICE(0x22b2, info), \</u></td></tr>
<tr><th id="290">290</th><td><u>	INTEL_VGA_DEVICE(0x22b3, info)</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/INTEL_SKL_GT1_IDS" data-ref="_M/INTEL_SKL_GT1_IDS">INTEL_SKL_GT1_IDS</dfn>(info)	\</u></td></tr>
<tr><th id="293">293</th><td><u>	INTEL_VGA_DEVICE(0x1906, info), /* ULT GT1 */ \</u></td></tr>
<tr><th id="294">294</th><td><u>	INTEL_VGA_DEVICE(0x190E, info), /* ULX GT1 */ \</u></td></tr>
<tr><th id="295">295</th><td><u>	INTEL_VGA_DEVICE(0x1902, info), /* DT  GT1 */ \</u></td></tr>
<tr><th id="296">296</th><td><u>	INTEL_VGA_DEVICE(0x190B, info), /* Halo GT1 */ \</u></td></tr>
<tr><th id="297">297</th><td><u>	INTEL_VGA_DEVICE(0x190A, info) /* SRV GT1 */</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/INTEL_SKL_GT2_IDS" data-ref="_M/INTEL_SKL_GT2_IDS">INTEL_SKL_GT2_IDS</dfn>(info)	\</u></td></tr>
<tr><th id="300">300</th><td><u>	INTEL_VGA_DEVICE(0x1916, info), /* ULT GT2 */ \</u></td></tr>
<tr><th id="301">301</th><td><u>	INTEL_VGA_DEVICE(0x1921, info), /* ULT GT2F */ \</u></td></tr>
<tr><th id="302">302</th><td><u>	INTEL_VGA_DEVICE(0x191E, info), /* ULX GT2 */ \</u></td></tr>
<tr><th id="303">303</th><td><u>	INTEL_VGA_DEVICE(0x1912, info), /* DT  GT2 */ \</u></td></tr>
<tr><th id="304">304</th><td><u>	INTEL_VGA_DEVICE(0x191B, info), /* Halo GT2 */ \</u></td></tr>
<tr><th id="305">305</th><td><u>	INTEL_VGA_DEVICE(0x191A, info), /* SRV GT2 */ \</u></td></tr>
<tr><th id="306">306</th><td><u>	INTEL_VGA_DEVICE(0x191D, info)  /* WKS GT2 */</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/INTEL_SKL_GT3_IDS" data-ref="_M/INTEL_SKL_GT3_IDS">INTEL_SKL_GT3_IDS</dfn>(info) \</u></td></tr>
<tr><th id="309">309</th><td><u>	INTEL_VGA_DEVICE(0x1923, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="310">310</th><td><u>	INTEL_VGA_DEVICE(0x1926, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="311">311</th><td><u>	INTEL_VGA_DEVICE(0x1927, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="312">312</th><td><u>	INTEL_VGA_DEVICE(0x192B, info), /* Halo GT3 */ \</u></td></tr>
<tr><th id="313">313</th><td><u>	INTEL_VGA_DEVICE(0x192D, info)  /* SRV GT3 */</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/INTEL_SKL_GT4_IDS" data-ref="_M/INTEL_SKL_GT4_IDS">INTEL_SKL_GT4_IDS</dfn>(info) \</u></td></tr>
<tr><th id="316">316</th><td><u>	INTEL_VGA_DEVICE(0x1932, info), /* DT GT4 */ \</u></td></tr>
<tr><th id="317">317</th><td><u>	INTEL_VGA_DEVICE(0x193B, info), /* Halo GT4 */ \</u></td></tr>
<tr><th id="318">318</th><td><u>	INTEL_VGA_DEVICE(0x193D, info), /* WKS GT4 */ \</u></td></tr>
<tr><th id="319">319</th><td><u>	INTEL_VGA_DEVICE(0x192A, info), /* SRV GT4 */ \</u></td></tr>
<tr><th id="320">320</th><td><u>	INTEL_VGA_DEVICE(0x193A, info)  /* SRV GT4e */</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/INTEL_SKL_IDS" data-ref="_M/INTEL_SKL_IDS">INTEL_SKL_IDS</dfn>(info)	 \</u></td></tr>
<tr><th id="323">323</th><td><u>	INTEL_SKL_GT1_IDS(info), \</u></td></tr>
<tr><th id="324">324</th><td><u>	INTEL_SKL_GT2_IDS(info), \</u></td></tr>
<tr><th id="325">325</th><td><u>	INTEL_SKL_GT3_IDS(info), \</u></td></tr>
<tr><th id="326">326</th><td><u>	INTEL_SKL_GT4_IDS(info)</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/INTEL_BXT_IDS" data-ref="_M/INTEL_BXT_IDS">INTEL_BXT_IDS</dfn>(info) \</u></td></tr>
<tr><th id="329">329</th><td><u>	INTEL_VGA_DEVICE(0x0A84, info), \</u></td></tr>
<tr><th id="330">330</th><td><u>	INTEL_VGA_DEVICE(0x1A84, info), \</u></td></tr>
<tr><th id="331">331</th><td><u>	INTEL_VGA_DEVICE(0x1A85, info), \</u></td></tr>
<tr><th id="332">332</th><td><u>	INTEL_VGA_DEVICE(0x5A84, info), /* APL HD Graphics 505 */ \</u></td></tr>
<tr><th id="333">333</th><td><u>	INTEL_VGA_DEVICE(0x5A85, info)  /* APL HD Graphics 500 */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/INTEL_GLK_IDS" data-ref="_M/INTEL_GLK_IDS">INTEL_GLK_IDS</dfn>(info) \</u></td></tr>
<tr><th id="336">336</th><td><u>	INTEL_VGA_DEVICE(0x3184, info), \</u></td></tr>
<tr><th id="337">337</th><td><u>	INTEL_VGA_DEVICE(0x3185, info)</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/INTEL_KBL_GT1_IDS" data-ref="_M/INTEL_KBL_GT1_IDS">INTEL_KBL_GT1_IDS</dfn>(info)	\</u></td></tr>
<tr><th id="340">340</th><td><u>	INTEL_VGA_DEVICE(0x5913, info), /* ULT GT1.5 */ \</u></td></tr>
<tr><th id="341">341</th><td><u>	INTEL_VGA_DEVICE(0x5915, info), /* ULX GT1.5 */ \</u></td></tr>
<tr><th id="342">342</th><td><u>	INTEL_VGA_DEVICE(0x5906, info), /* ULT GT1 */ \</u></td></tr>
<tr><th id="343">343</th><td><u>	INTEL_VGA_DEVICE(0x590E, info), /* ULX GT1 */ \</u></td></tr>
<tr><th id="344">344</th><td><u>	INTEL_VGA_DEVICE(0x5902, info), /* DT  GT1 */ \</u></td></tr>
<tr><th id="345">345</th><td><u>	INTEL_VGA_DEVICE(0x5908, info), /* Halo GT1 */ \</u></td></tr>
<tr><th id="346">346</th><td><u>	INTEL_VGA_DEVICE(0x590B, info), /* Halo GT1 */ \</u></td></tr>
<tr><th id="347">347</th><td><u>	INTEL_VGA_DEVICE(0x590A, info) /* SRV GT1 */</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/INTEL_KBL_GT2_IDS" data-ref="_M/INTEL_KBL_GT2_IDS">INTEL_KBL_GT2_IDS</dfn>(info)	\</u></td></tr>
<tr><th id="350">350</th><td><u>	INTEL_VGA_DEVICE(0x5916, info), /* ULT GT2 */ \</u></td></tr>
<tr><th id="351">351</th><td><u>	INTEL_VGA_DEVICE(0x5917, info), /* Mobile GT2 */ \</u></td></tr>
<tr><th id="352">352</th><td><u>	INTEL_VGA_DEVICE(0x5921, info), /* ULT GT2F */ \</u></td></tr>
<tr><th id="353">353</th><td><u>	INTEL_VGA_DEVICE(0x591E, info), /* ULX GT2 */ \</u></td></tr>
<tr><th id="354">354</th><td><u>	INTEL_VGA_DEVICE(0x5912, info), /* DT  GT2 */ \</u></td></tr>
<tr><th id="355">355</th><td><u>	INTEL_VGA_DEVICE(0x591B, info), /* Halo GT2 */ \</u></td></tr>
<tr><th id="356">356</th><td><u>	INTEL_VGA_DEVICE(0x591A, info), /* SRV GT2 */ \</u></td></tr>
<tr><th id="357">357</th><td><u>	INTEL_VGA_DEVICE(0x591D, info) /* WKS GT2 */</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/INTEL_KBL_GT3_IDS" data-ref="_M/INTEL_KBL_GT3_IDS">INTEL_KBL_GT3_IDS</dfn>(info) \</u></td></tr>
<tr><th id="360">360</th><td><u>	INTEL_VGA_DEVICE(0x5923, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="361">361</th><td><u>	INTEL_VGA_DEVICE(0x5926, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="362">362</th><td><u>	INTEL_VGA_DEVICE(0x5927, info) /* ULT GT3 */</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/INTEL_KBL_GT4_IDS" data-ref="_M/INTEL_KBL_GT4_IDS">INTEL_KBL_GT4_IDS</dfn>(info) \</u></td></tr>
<tr><th id="365">365</th><td><u>	INTEL_VGA_DEVICE(0x593B, info) /* Halo GT4 */</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/INTEL_KBL_IDS" data-ref="_M/INTEL_KBL_IDS">INTEL_KBL_IDS</dfn>(info) \</u></td></tr>
<tr><th id="368">368</th><td><u>	INTEL_KBL_GT1_IDS(info), \</u></td></tr>
<tr><th id="369">369</th><td><u>	INTEL_KBL_GT2_IDS(info), \</u></td></tr>
<tr><th id="370">370</th><td><u>	INTEL_KBL_GT3_IDS(info), \</u></td></tr>
<tr><th id="371">371</th><td><u>	INTEL_KBL_GT4_IDS(info)</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i>/* CFL S */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/INTEL_CFL_S_GT1_IDS" data-ref="_M/INTEL_CFL_S_GT1_IDS">INTEL_CFL_S_GT1_IDS</dfn>(info) \</u></td></tr>
<tr><th id="375">375</th><td><u>	INTEL_VGA_DEVICE(0x3E90, info), /* SRV GT1 */ \</u></td></tr>
<tr><th id="376">376</th><td><u>	INTEL_VGA_DEVICE(0x3E93, info)  /* SRV GT1 */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/INTEL_CFL_S_GT2_IDS" data-ref="_M/INTEL_CFL_S_GT2_IDS">INTEL_CFL_S_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="379">379</th><td><u>	INTEL_VGA_DEVICE(0x3E91, info), /* SRV GT2 */ \</u></td></tr>
<tr><th id="380">380</th><td><u>	INTEL_VGA_DEVICE(0x3E92, info), /* SRV GT2 */ \</u></td></tr>
<tr><th id="381">381</th><td><u>	INTEL_VGA_DEVICE(0x3E96, info)  /* SRV GT2 */</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* CFL H */</i></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/INTEL_CFL_H_GT2_IDS" data-ref="_M/INTEL_CFL_H_GT2_IDS">INTEL_CFL_H_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="385">385</th><td><u>	INTEL_VGA_DEVICE(0x3E9B, info), /* Halo GT2 */ \</u></td></tr>
<tr><th id="386">386</th><td><u>	INTEL_VGA_DEVICE(0x3E94, info)  /* Halo GT2 */</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i>/* CFL U */</i></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/INTEL_CFL_U_GT3_IDS" data-ref="_M/INTEL_CFL_U_GT3_IDS">INTEL_CFL_U_GT3_IDS</dfn>(info) \</u></td></tr>
<tr><th id="390">390</th><td><u>	INTEL_VGA_DEVICE(0x3EA6, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="391">391</th><td><u>	INTEL_VGA_DEVICE(0x3EA7, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="392">392</th><td><u>	INTEL_VGA_DEVICE(0x3EA8, info), /* ULT GT3 */ \</u></td></tr>
<tr><th id="393">393</th><td><u>	INTEL_VGA_DEVICE(0x3EA5, info)  /* ULT GT3 */</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/INTEL_CFL_IDS" data-ref="_M/INTEL_CFL_IDS">INTEL_CFL_IDS</dfn>(info) \</u></td></tr>
<tr><th id="396">396</th><td><u>	INTEL_CFL_S_GT1_IDS(info), \</u></td></tr>
<tr><th id="397">397</th><td><u>	INTEL_CFL_S_GT2_IDS(info), \</u></td></tr>
<tr><th id="398">398</th><td><u>	INTEL_CFL_H_GT2_IDS(info), \</u></td></tr>
<tr><th id="399">399</th><td><u>	INTEL_CFL_U_GT3_IDS(info)</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/* CNL U 2+2 */</i></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/INTEL_CNL_U_GT2_IDS" data-ref="_M/INTEL_CNL_U_GT2_IDS">INTEL_CNL_U_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="403">403</th><td><u>	INTEL_VGA_DEVICE(0x5A52, info), \</u></td></tr>
<tr><th id="404">404</th><td><u>	INTEL_VGA_DEVICE(0x5A5A, info), \</u></td></tr>
<tr><th id="405">405</th><td><u>	INTEL_VGA_DEVICE(0x5A42, info), \</u></td></tr>
<tr><th id="406">406</th><td><u>	INTEL_VGA_DEVICE(0x5A4A, info)</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i>/* CNL Y 2+2 */</i></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/INTEL_CNL_Y_GT2_IDS" data-ref="_M/INTEL_CNL_Y_GT2_IDS">INTEL_CNL_Y_GT2_IDS</dfn>(info) \</u></td></tr>
<tr><th id="410">410</th><td><u>	INTEL_VGA_DEVICE(0x5A51, info), \</u></td></tr>
<tr><th id="411">411</th><td><u>	INTEL_VGA_DEVICE(0x5A59, info), \</u></td></tr>
<tr><th id="412">412</th><td><u>	INTEL_VGA_DEVICE(0x5A41, info), \</u></td></tr>
<tr><th id="413">413</th><td><u>	INTEL_VGA_DEVICE(0x5A49, info), \</u></td></tr>
<tr><th id="414">414</th><td><u>	INTEL_VGA_DEVICE(0x5A71, info), \</u></td></tr>
<tr><th id="415">415</th><td><u>	INTEL_VGA_DEVICE(0x5A79, info)</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/INTEL_CNL_IDS" data-ref="_M/INTEL_CNL_IDS">INTEL_CNL_IDS</dfn>(info) \</u></td></tr>
<tr><th id="418">418</th><td><u>	INTEL_CNL_U_GT2_IDS(info), \</u></td></tr>
<tr><th id="419">419</th><td><u>	INTEL_CNL_Y_GT2_IDS(info)</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#<span data-ppcond="25">endif</span> /* _I915_PCIIDS_H */</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
