\hypertarget{union__hw__rcm__rpfw}{}\section{\+\_\+hw\+\_\+rcm\+\_\+rpfw Union Reference}
\label{union__hw__rcm__rpfw}\index{\+\_\+hw\+\_\+rcm\+\_\+rpfw@{\+\_\+hw\+\_\+rcm\+\_\+rpfw}}


H\+W\+\_\+\+R\+C\+M\+\_\+\+R\+P\+FW -\/ Reset Pin Filter Width register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+rpfw\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__rcm__rpfw_a3a6ea49c26ff690f2fa968844d46d048}{}\label{union__hw__rcm__rpfw_a3a6ea49c26ff690f2fa968844d46d048}

\item 
struct \hyperlink{struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+rpfw\+::\+\_\+hw\+\_\+rcm\+\_\+rpfw\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rcm__rpfw_a69e95866d647b2a083457cac525dea0c}{}\label{union__hw__rcm__rpfw_a69e95866d647b2a083457cac525dea0c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+C\+M\+\_\+\+R\+P\+FW -\/ Reset Pin Filter Width register (RW) 

Reset value\+: 0x00U

The reset values of the bits in the R\+S\+T\+F\+L\+T\+S\+EL field are for Chip P\+OR only. They are unaffected by other reset types. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rcm.\+h\end{DoxyCompactItemize}
