CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1321 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1333 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1390 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1421 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1412 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1919 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1927 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1886 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1938 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2055 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2080 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2100 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2093 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2198 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1324 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1328 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1327 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1322 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1335 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1916 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1914 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1885 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1909 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1957 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1326 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1336 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1335 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1327 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1341 ms PERF: scheduler idle=16930 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=409 (2%) PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=4 cycles PERF: load latency=12 cycles PERF: instrs=3692, cycles=19106, IPC=0.193238 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1912 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1921 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1879 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1917 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1922 ms PERF: scheduler idle=26254 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=441 (1%) PERF: issue stalls=2162 (alu=63%, fpu=0%, lsu=36%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2293 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3689, cycles=28418, IPC=0.129812 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2099 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2140 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2092 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2104 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2083 ms PERF: scheduler idle=26898 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=455 (1%) PERF: issue stalls=2213 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2296 PERF: loads=276 PERF: stores=1199 PERF: ifetch latency=8 cycles PERF: load latency=17 cycles PERF: instrs=3692, cycles=29070, IPC=0.127004 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1753 ms PERF: scheduler idle=23039 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2654 (10%) PERF: issue stalls=5722 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=4 cycles PERF: load latency=6 cycles PERF: instrs=6932, cycles=25818, IPC=0.268495 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1764 ms PERF: scheduler idle=23039 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2654 (10%) PERF: issue stalls=5722 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=4 cycles PERF: load latency=6 cycles PERF: instrs=6932, cycles=25818, IPC=0.268495 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1756 ms PERF: scheduler idle=23039 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2654 (10%) PERF: issue stalls=5722 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=4 cycles PERF: load latency=6 cycles PERF: instrs=6932, cycles=25818, IPC=0.268495 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1766 ms PERF: scheduler idle=23039 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2654 (10%) PERF: issue stalls=5722 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=4 cycles PERF: load latency=6 cycles PERF: instrs=6932, cycles=25818, IPC=0.268495 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1768 ms PERF: scheduler idle=23039 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2654 (10%) PERF: issue stalls=5722 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=4 cycles PERF: load latency=6 cycles PERF: instrs=6932, cycles=25818, IPC=0.268495 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2347 ms PERF: scheduler idle=32540 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2908 (8%) PERF: issue stalls=5790 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2879 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=7 cycles PERF: load latency=8 cycles PERF: instrs=6929, cycles=35302, IPC=0.196278 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2374 ms PERF: scheduler idle=32540 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2908 (8%) PERF: issue stalls=5790 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2879 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=7 cycles PERF: load latency=8 cycles PERF: instrs=6929, cycles=35302, IPC=0.196278 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2320 ms PERF: scheduler idle=32540 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2908 (8%) PERF: issue stalls=5790 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2879 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=7 cycles PERF: load latency=8 cycles PERF: instrs=6929, cycles=35302, IPC=0.196278 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2339 ms PERF: scheduler idle=32540 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2908 (8%) PERF: issue stalls=5790 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2879 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=7 cycles PERF: load latency=8 cycles PERF: instrs=6929, cycles=35302, IPC=0.196278 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2361 ms PERF: scheduler idle=32540 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2908 (8%) PERF: issue stalls=5790 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2879 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=7 cycles PERF: load latency=8 cycles PERF: instrs=6929, cycles=35302, IPC=0.196278 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2553 ms PERF: scheduler idle=33233 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=2986 (8%) PERF: issue stalls=5991 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=8 cycles PERF: load latency=9 cycles PERF: instrs=6932, cycles=35990, IPC=0.192609 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2584 ms PERF: scheduler idle=33233 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=2986 (8%) PERF: issue stalls=5991 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=8 cycles PERF: load latency=9 cycles PERF: instrs=6932, cycles=35990, IPC=0.192609 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2556 ms PERF: scheduler idle=33233 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=2986 (8%) PERF: issue stalls=5991 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=8 cycles PERF: load latency=9 cycles PERF: instrs=6932, cycles=35990, IPC=0.192609 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2550 ms PERF: scheduler idle=33233 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=2986 (8%) PERF: issue stalls=5991 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=8 cycles PERF: load latency=9 cycles PERF: instrs=6932, cycles=35990, IPC=0.192609 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2576 ms PERF: scheduler idle=33233 (92%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=2986 (8%) PERF: issue stalls=5991 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2882 PERF: loads=1172 PERF: stores=1247 PERF: ifetch latency=8 cycles PERF: load latency=9 cycles PERF: instrs=6932, cycles=35990, IPC=0.192609 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4802 ms PERF: scheduler idle=66839 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=20158 (27%) PERF: issue stalls=31346 (alu=49%, fpu=0%, lsu=50%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=6 cycles PERF: load latency=4 cycles PERF: instrs=30500, cycles=73718, IPC=0.413739 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4830 ms PERF: scheduler idle=66839 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=20158 (27%) PERF: issue stalls=31346 (alu=49%, fpu=0%, lsu=50%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=6 cycles PERF: load latency=4 cycles PERF: instrs=30500, cycles=73718, IPC=0.413739 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4834 ms PERF: scheduler idle=66839 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=20158 (27%) PERF: issue stalls=31346 (alu=49%, fpu=0%, lsu=50%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=6 cycles PERF: load latency=4 cycles PERF: instrs=30500, cycles=73718, IPC=0.413739 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4814 ms PERF: scheduler idle=66839 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=20158 (27%) PERF: issue stalls=31346 (alu=49%, fpu=0%, lsu=50%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=6 cycles PERF: load latency=4 cycles PERF: instrs=30500, cycles=73718, IPC=0.413739 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4810 ms PERF: scheduler idle=66839 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=20158 (27%) PERF: issue stalls=31346 (alu=49%, fpu=0%, lsu=50%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=6 cycles PERF: load latency=4 cycles PERF: instrs=30500, cycles=73718, IPC=0.413739 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5360 ms PERF: scheduler idle=77082 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=21120 (25%) PERF: issue stalls=32141 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6979 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=5 cycles PERF: instrs=30497, cycles=83946, IPC=0.363293 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5349 ms PERF: scheduler idle=77082 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=21120 (25%) PERF: issue stalls=32141 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6979 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=5 cycles PERF: instrs=30497, cycles=83946, IPC=0.363293 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5388 ms PERF: scheduler idle=77082 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=21120 (25%) PERF: issue stalls=32141 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6979 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=5 cycles PERF: instrs=30497, cycles=83946, IPC=0.363293 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5342 ms PERF: scheduler idle=77082 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=21120 (25%) PERF: issue stalls=32141 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6979 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=5 cycles PERF: instrs=30497, cycles=83946, IPC=0.363293 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5347 ms PERF: scheduler idle=77082 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=21120 (25%) PERF: issue stalls=32141 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6979 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=5 cycles PERF: instrs=30497, cycles=83946, IPC=0.363293 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5822 ms PERF: scheduler idle=78093 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=21443 (25%) PERF: issue stalls=32589 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=6 cycles PERF: instrs=30500, cycles=84938, IPC=0.359085 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5808 ms PERF: scheduler idle=78093 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=21443 (25%) PERF: issue stalls=32589 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=6 cycles PERF: instrs=30500, cycles=84938, IPC=0.359085 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5826 ms PERF: scheduler idle=78093 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=21443 (25%) PERF: issue stalls=32589 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=6 cycles PERF: instrs=30500, cycles=84938, IPC=0.359085 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5915 ms PERF: scheduler idle=78093 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=21443 (25%) PERF: issue stalls=32589 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=6 cycles PERF: instrs=30500, cycles=84938, IPC=0.359085 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5888 ms PERF: scheduler idle=78093 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=21443 (25%) PERF: issue stalls=32589 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=6982 PERF: loads=8340 PERF: stores=1439 PERF: ifetch latency=7 cycles PERF: load latency=6 cycles PERF: instrs=30500, cycles=84938, IPC=0.359085 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28047 ms PERF: scheduler idle=396869 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=157718 (36%) PERF: issue stalls=226340 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=434410, IPC=0.484565 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27624 ms PERF: scheduler idle=396869 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=157718 (36%) PERF: issue stalls=226340 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=434410, IPC=0.484565 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27589 ms PERF: scheduler idle=396869 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=157718 (36%) PERF: issue stalls=226340 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=434410, IPC=0.484565 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27628 ms PERF: scheduler idle=396869 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=157718 (36%) PERF: issue stalls=226340 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=434410, IPC=0.484565 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27600 ms PERF: scheduler idle=396869 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=157718 (36%) PERF: issue stalls=226340 (alu=46%, fpu=0%, lsu=53%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=434410, IPC=0.484565 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27777 ms PERF: scheduler idle=409771 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=161358 (36%) PERF: issue stalls=229806 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37643 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210497, cycles=447298, IPC=0.470597 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27791 ms PERF: scheduler idle=409771 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=161358 (36%) PERF: issue stalls=229806 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37643 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210497, cycles=447298, IPC=0.470597 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 27806 ms PERF: scheduler idle=409771 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=161358 (36%) PERF: issue stalls=229806 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37643 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210497, cycles=447298, IPC=0.470597 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28000 ms PERF: scheduler idle=409771 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=161358 (36%) PERF: issue stalls=229806 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37643 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210497, cycles=447298, IPC=0.470597 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28154 ms PERF: scheduler idle=409771 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=161358 (36%) PERF: issue stalls=229806 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37643 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210497, cycles=447298, IPC=0.470597 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30634 ms PERF: scheduler idle=411530 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=162563 (36%) PERF: issue stalls=231128 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=449054, IPC=0.468763 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30026 ms PERF: scheduler idle=411530 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=162563 (36%) PERF: issue stalls=231128 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=449054, IPC=0.468763 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30124 ms PERF: scheduler idle=411530 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=162563 (36%) PERF: issue stalls=231128 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=449054, IPC=0.468763 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 29906 ms PERF: scheduler idle=411530 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=162563 (36%) PERF: issue stalls=231128 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=449054, IPC=0.468763 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30098 ms PERF: scheduler idle=411530 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=162563 (36%) PERF: issue stalls=231128 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=37646 PERF: loads=65684 PERF: stores=2207 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=210500, cycles=449054, IPC=0.468763 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 214402 ms PERF: scheduler idle=3120303 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1409902 (41%) PERF: issue stalls=1908635 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=8 cycles PERF: load latency=6 cycles PERF: instrs=1618052, cycles=3395046, IPC=0.476592 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 214188 ms PERF: scheduler idle=3120303 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1409902 (41%) PERF: issue stalls=1908635 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=8 cycles PERF: load latency=6 cycles PERF: instrs=1618052, cycles=3395046, IPC=0.476592 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 213712 ms PERF: scheduler idle=3120303 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1409902 (41%) PERF: issue stalls=1908635 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=8 cycles PERF: load latency=6 cycles PERF: instrs=1618052, cycles=3395046, IPC=0.476592 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 215647 ms PERF: scheduler idle=3120303 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1409902 (41%) PERF: issue stalls=1908635 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=8 cycles PERF: load latency=6 cycles PERF: instrs=1618052, cycles=3395046, IPC=0.476592 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 216277 ms PERF: scheduler idle=3120303 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1409902 (41%) PERF: issue stalls=1908635 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=8 cycles PERF: load latency=6 cycles PERF: instrs=1618052, cycles=3395046, IPC=0.476592 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 203597 ms PERF: scheduler idle=3008249 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1288583 (39%) PERF: issue stalls=1787159 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274843 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618049, cycles=3282978, IPC=0.492860 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 203613 ms PERF: scheduler idle=3008249 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1288583 (39%) PERF: issue stalls=1787159 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274843 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618049, cycles=3282978, IPC=0.492860 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 202343 ms PERF: scheduler idle=3008249 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1288583 (39%) PERF: issue stalls=1787159 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274843 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618049, cycles=3282978, IPC=0.492860 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 203644 ms PERF: scheduler idle=3008249 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1288583 (39%) PERF: issue stalls=1787159 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274843 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618049, cycles=3282978, IPC=0.492860 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 215025 ms PERF: scheduler idle=3008249 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1288583 (39%) PERF: issue stalls=1787159 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274843 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618049, cycles=3282978, IPC=0.492860 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 219140 ms PERF: scheduler idle=3012908 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=1292686 (39%) PERF: issue stalls=1791373 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618052, cycles=3287630, IPC=0.492164 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 219173 ms PERF: scheduler idle=3012908 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=1292686 (39%) PERF: issue stalls=1791373 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618052, cycles=3287630, IPC=0.492164 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 220001 ms PERF: scheduler idle=3012908 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=1292686 (39%) PERF: issue stalls=1791373 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618052, cycles=3287630, IPC=0.492164 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 218154 ms PERF: scheduler idle=3012908 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=1292686 (39%) PERF: issue stalls=1791373 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618052, cycles=3287630, IPC=0.492164 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_submatrix' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 218774 ms PERF: scheduler idle=3012908 (91%) PERF: scheduler stalls=2 (0%) PERF: ibuffer stalls=1292686 (39%) PERF: issue stalls=1791373 (alu=44%, fpu=0%, lsu=55%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=274846 PERF: loads=524436 PERF: stores=5279 PERF: ifetch latency=7 cycles PERF: load latency=4 cycles PERF: instrs=1618052, cycles=3287630, IPC=0.492164 make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1336 ms PERF: scheduler idle=17074 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (1%) PERF: issue stalls=2265 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=3 cycles PERF: load latency=11 cycles PERF: instrs=3786, cycles=19326, IPC=0.195902 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1340 ms PERF: scheduler idle=17074 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (1%) PERF: issue stalls=2265 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=3 cycles PERF: load latency=11 cycles PERF: instrs=3786, cycles=19326, IPC=0.195902 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1337 ms PERF: scheduler idle=17074 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (1%) PERF: issue stalls=2265 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=3 cycles PERF: load latency=11 cycles PERF: instrs=3786, cycles=19326, IPC=0.195902 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1333 ms PERF: scheduler idle=17074 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (1%) PERF: issue stalls=2265 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=3 cycles PERF: load latency=11 cycles PERF: instrs=3786, cycles=19326, IPC=0.195902 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1355 ms PERF: scheduler idle=17074 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (1%) PERF: issue stalls=2265 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=3 cycles PERF: load latency=11 cycles PERF: instrs=3786, cycles=19326, IPC=0.195902 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1882 ms PERF: scheduler idle=26211 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (0%) PERF: issue stalls=2046 (alu=66%, fpu=0%, lsu=33%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2352 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=7 cycles PERF: load latency=13 cycles PERF: instrs=3783, cycles=28433, IPC=0.133050 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1934 ms PERF: scheduler idle=26211 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (0%) PERF: issue stalls=2046 (alu=66%, fpu=0%, lsu=33%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2352 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=7 cycles PERF: load latency=13 cycles PERF: instrs=3783, cycles=28433, IPC=0.133050 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1915 ms PERF: scheduler idle=26211 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (0%) PERF: issue stalls=2046 (alu=66%, fpu=0%, lsu=33%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2352 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=7 cycles PERF: load latency=13 cycles PERF: instrs=3783, cycles=28433, IPC=0.133050 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1924 ms PERF: scheduler idle=26211 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (0%) PERF: issue stalls=2046 (alu=66%, fpu=0%, lsu=33%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2352 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=7 cycles PERF: load latency=13 cycles PERF: instrs=3783, cycles=28433, IPC=0.133050 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1907 ms PERF: scheduler idle=26211 (92%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=197 (0%) PERF: issue stalls=2046 (alu=66%, fpu=0%, lsu=33%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2352 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=7 cycles PERF: load latency=13 cycles PERF: instrs=3783, cycles=28433, IPC=0.133050 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2081 ms PERF: scheduler idle=26892 (92%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=211 (0%) PERF: issue stalls=2154 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3786, cycles=29121, IPC=0.130009 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2113 ms PERF: scheduler idle=26892 (92%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=211 (0%) PERF: issue stalls=2154 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3786, cycles=29121, IPC=0.130009 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2071 ms PERF: scheduler idle=26892 (92%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=211 (0%) PERF: issue stalls=2154 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3786, cycles=29121, IPC=0.130009 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2117 ms PERF: scheduler idle=26892 (92%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=211 (0%) PERF: issue stalls=2154 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3786, cycles=29121, IPC=0.130009 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2073 ms PERF: scheduler idle=26892 (92%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=211 (0%) PERF: issue stalls=2154 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2355 PERF: loads=264 PERF: stores=1187 PERF: ifetch latency=8 cycles PERF: load latency=15 cycles PERF: instrs=3786, cycles=29121, IPC=0.130009 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1757 ms PERF: scheduler idle=22827 (87%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=907 (3%) PERF: issue stalls=4871 (alu=54%, fpu=0%, lsu=45%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=3 cycles PERF: load latency=6 cycles PERF: instrs=7434, cycles=25990, IPC=0.286033 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1792 ms PERF: scheduler idle=22827 (87%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=907 (3%) PERF: issue stalls=4871 (alu=54%, fpu=0%, lsu=45%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=3 cycles PERF: load latency=6 cycles PERF: instrs=7434, cycles=25990, IPC=0.286033 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1758 ms PERF: scheduler idle=22827 (87%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=907 (3%) PERF: issue stalls=4871 (alu=54%, fpu=0%, lsu=45%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=3 cycles PERF: load latency=6 cycles PERF: instrs=7434, cycles=25990, IPC=0.286033 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1780 ms PERF: scheduler idle=22827 (87%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=907 (3%) PERF: issue stalls=4871 (alu=54%, fpu=0%, lsu=45%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=3 cycles PERF: load latency=6 cycles PERF: instrs=7434, cycles=25990, IPC=0.286033 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 1770 ms PERF: scheduler idle=22827 (87%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=907 (3%) PERF: issue stalls=4871 (alu=54%, fpu=0%, lsu=45%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=3 cycles PERF: load latency=6 cycles PERF: instrs=7434, cycles=25990, IPC=0.286033 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2305 ms PERF: scheduler idle=32219 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1025 (2%) PERF: issue stalls=4785 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3264 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=7431, cycles=35365, IPC=0.210123 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2338 ms PERF: scheduler idle=32219 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1025 (2%) PERF: issue stalls=4785 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3264 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=7431, cycles=35365, IPC=0.210123 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2311 ms PERF: scheduler idle=32219 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1025 (2%) PERF: issue stalls=4785 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3264 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=7431, cycles=35365, IPC=0.210123 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2340 ms PERF: scheduler idle=32219 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1025 (2%) PERF: issue stalls=4785 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3264 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=7431, cycles=35365, IPC=0.210123 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2341 ms PERF: scheduler idle=32219 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1025 (2%) PERF: issue stalls=4785 (alu=53%, fpu=0%, lsu=46%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3264 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=7431, cycles=35365, IPC=0.210123 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2542 ms PERF: scheduler idle=32996 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1233 (3%) PERF: issue stalls=5074 (alu=50%, fpu=0%, lsu=49%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=7 cycles PERF: load latency=9 cycles PERF: instrs=7434, cycles=36137, IPC=0.205717 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2576 ms PERF: scheduler idle=32996 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1233 (3%) PERF: issue stalls=5074 (alu=50%, fpu=0%, lsu=49%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=7 cycles PERF: load latency=9 cycles PERF: instrs=7434, cycles=36137, IPC=0.205717 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2553 ms PERF: scheduler idle=32996 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1233 (3%) PERF: issue stalls=5074 (alu=50%, fpu=0%, lsu=49%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=7 cycles PERF: load latency=9 cycles PERF: instrs=7434, cycles=36137, IPC=0.205717 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2558 ms PERF: scheduler idle=32996 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1233 (3%) PERF: issue stalls=5074 (alu=50%, fpu=0%, lsu=49%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=7 cycles PERF: load latency=9 cycles PERF: instrs=7434, cycles=36137, IPC=0.205717 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 2580 ms PERF: scheduler idle=32996 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1233 (3%) PERF: issue stalls=5074 (alu=50%, fpu=0%, lsu=49%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=3267 PERF: loads=1160 PERF: stores=1235 PERF: ifetch latency=7 cycles PERF: load latency=9 cycles PERF: instrs=7434, cycles=36137, IPC=0.205717 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4849 ms PERF: scheduler idle=64502 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=5434 (7%) PERF: issue stalls=23254 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=33546, cycles=74194, IPC=0.452139 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4853 ms PERF: scheduler idle=64502 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=5434 (7%) PERF: issue stalls=23254 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=33546, cycles=74194, IPC=0.452139 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4868 ms PERF: scheduler idle=64502 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=5434 (7%) PERF: issue stalls=23254 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=33546, cycles=74194, IPC=0.452139 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4856 ms PERF: scheduler idle=64502 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=5434 (7%) PERF: issue stalls=23254 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=33546, cycles=74194, IPC=0.452139 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 4885 ms PERF: scheduler idle=64502 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=5434 (7%) PERF: issue stalls=23254 (alu=45%, fpu=0%, lsu=54%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=33546, cycles=74194, IPC=0.452139 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5398 ms PERF: scheduler idle=74915 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=6349 (7%) PERF: issue stalls=24117 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9792 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33543, cycles=84581, IPC=0.396578 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5411 ms PERF: scheduler idle=74915 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=6349 (7%) PERF: issue stalls=24117 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9792 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33543, cycles=84581, IPC=0.396578 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5416 ms PERF: scheduler idle=74915 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=6349 (7%) PERF: issue stalls=24117 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9792 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33543, cycles=84581, IPC=0.396578 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5431 ms PERF: scheduler idle=74915 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=6349 (7%) PERF: issue stalls=24117 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9792 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33543, cycles=84581, IPC=0.396578 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5410 ms PERF: scheduler idle=74915 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=6349 (7%) PERF: issue stalls=24117 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9792 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33543, cycles=84581, IPC=0.396578 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5914 ms PERF: scheduler idle=75620 (88%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=6523 (7%) PERF: issue stalls=24207 (alu=42%, fpu=0%, lsu=57%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33546, cycles=85289, IPC=0.393322 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5872 ms PERF: scheduler idle=75620 (88%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=6523 (7%) PERF: issue stalls=24207 (alu=42%, fpu=0%, lsu=57%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33546, cycles=85289, IPC=0.393322 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5867 ms PERF: scheduler idle=75620 (88%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=6523 (7%) PERF: issue stalls=24207 (alu=42%, fpu=0%, lsu=57%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33546, cycles=85289, IPC=0.393322 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5869 ms PERF: scheduler idle=75620 (88%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=6523 (7%) PERF: issue stalls=24207 (alu=42%, fpu=0%, lsu=57%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33546, cycles=85289, IPC=0.393322 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 5888 ms PERF: scheduler idle=75620 (88%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=6523 (7%) PERF: issue stalls=24207 (alu=42%, fpu=0%, lsu=57%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=9795 PERF: loads=8328 PERF: stores=1427 PERF: ifetch latency=4 cycles PERF: load latency=5 cycles PERF: instrs=33546, cycles=85289, IPC=0.393322 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28255 ms PERF: scheduler idle=380148 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=40316 (9%) PERF: issue stalls=163698 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=439182, IPC=0.525800 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28172 ms PERF: scheduler idle=380148 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=40316 (9%) PERF: issue stalls=163698 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=439182, IPC=0.525800 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28244 ms PERF: scheduler idle=380148 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=40316 (9%) PERF: issue stalls=163698 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=439182, IPC=0.525800 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28145 ms PERF: scheduler idle=380148 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=40316 (9%) PERF: issue stalls=163698 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=439182, IPC=0.525800 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28221 ms PERF: scheduler idle=380148 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=40316 (9%) PERF: issue stalls=163698 (alu=41%, fpu=0%, lsu=58%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=439182, IPC=0.525800 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28772 ms PERF: scheduler idle=393395 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=44227 (9%) PERF: issue stalls=167408 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59136 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230919, cycles=452409, IPC=0.510421 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28244 ms PERF: scheduler idle=393395 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=44227 (9%) PERF: issue stalls=167408 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59136 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230919, cycles=452409, IPC=0.510421 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28164 ms PERF: scheduler idle=393395 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=44227 (9%) PERF: issue stalls=167408 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59136 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230919, cycles=452409, IPC=0.510421 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28081 ms PERF: scheduler idle=393395 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=44227 (9%) PERF: issue stalls=167408 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59136 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230919, cycles=452409, IPC=0.510421 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 28140 ms PERF: scheduler idle=393395 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=44227 (9%) PERF: issue stalls=167408 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59136 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230919, cycles=452409, IPC=0.510421 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30340 ms PERF: scheduler idle=394500 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=44811 (9%) PERF: issue stalls=168064 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=453513, IPC=0.509185 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30267 ms PERF: scheduler idle=394500 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=44811 (9%) PERF: issue stalls=168064 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=453513, IPC=0.509185 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30346 ms PERF: scheduler idle=394500 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=44811 (9%) PERF: issue stalls=168064 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=453513, IPC=0.509185 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30307 ms PERF: scheduler idle=394500 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=44811 (9%) PERF: issue stalls=168064 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=453513, IPC=0.509185 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 30308 ms PERF: scheduler idle=394500 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=44811 (9%) PERF: issue stalls=168064 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=59139 PERF: loads=65672 PERF: stores=2195 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=230922, cycles=453513, IPC=0.509185 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 211455 ms PERF: scheduler idle=2902495 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=379485 (11%) PERF: issue stalls=1326481 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3345146, IPC=0.527746 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 212000 ms PERF: scheduler idle=2902495 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=379485 (11%) PERF: issue stalls=1326481 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3345146, IPC=0.527746 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 214546 ms PERF: scheduler idle=2902495 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=379485 (11%) PERF: issue stalls=1326481 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3345146, IPC=0.527746 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 212045 ms PERF: scheduler idle=2902495 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=379485 (11%) PERF: issue stalls=1326481 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3345146, IPC=0.527746 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 211229 ms PERF: scheduler idle=2902495 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=379485 (11%) PERF: issue stalls=1326481 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3345146, IPC=0.527746 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 206970 ms PERF: scheduler idle=2903363 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=370971 (11%) PERF: issue stalls=1317780 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442752 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765383, cycles=3345997, IPC=0.527610 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 208832 ms PERF: scheduler idle=2903363 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=370971 (11%) PERF: issue stalls=1317780 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442752 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765383, cycles=3345997, IPC=0.527610 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 207291 ms PERF: scheduler idle=2903363 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=370971 (11%) PERF: issue stalls=1317780 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442752 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765383, cycles=3345997, IPC=0.527610 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 207676 ms PERF: scheduler idle=2903363 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=370971 (11%) PERF: issue stalls=1317780 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442752 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765383, cycles=3345997, IPC=0.527610 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 208622 ms PERF: scheduler idle=2903363 (86%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=370971 (11%) PERF: issue stalls=1317780 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442752 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765383, cycles=3345997, IPC=0.527610 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 224051 ms PERF: scheduler idle=2906780 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=373840 (11%) PERF: issue stalls=1320736 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3349409, IPC=0.527074 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 224967 ms PERF: scheduler idle=2906780 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=373840 (11%) PERF: issue stalls=1320736 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3349409, IPC=0.527074 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 222845 ms PERF: scheduler idle=2906780 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=373840 (11%) PERF: issue stalls=1320736 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3349409, IPC=0.527074 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 223350 ms PERF: scheduler idle=2906780 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=373840 (11%) PERF: issue stalls=1320736 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3349409, IPC=0.527074 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base_tiles run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base_tiles' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 223966 ms PERF: scheduler idle=2906780 (86%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=373840 (11%) PERF: issue stalls=1320736 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=442755 PERF: loads=524424 PERF: stores=5267 PERF: ifetch latency=3 cycles PERF: load latency=4 cycles PERF: instrs=1765386, cycles=3349409, IPC=0.527074 make: Leaving directory '/home/vortex/tests/regression/tmul_base_tiles'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2155 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2133 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2151 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2161 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2168 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2836 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2866 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2833 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2813 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2821 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 3106 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 3097 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 3095 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 3092 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 3105 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 3957 ms PERF: scheduler idle=38438 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2726 (6%) PERF: issue stalls=9620 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=3 cycles PERF: load latency=5 cycles PERF: instrs=11201, cycles=43258, IPC=0.258935 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 3927 ms PERF: scheduler idle=38438 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2726 (6%) PERF: issue stalls=9620 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=3 cycles PERF: load latency=5 cycles PERF: instrs=11201, cycles=43258, IPC=0.258935 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 3942 ms PERF: scheduler idle=38438 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2726 (6%) PERF: issue stalls=9620 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=3 cycles PERF: load latency=5 cycles PERF: instrs=11201, cycles=43258, IPC=0.258935 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 3936 ms PERF: scheduler idle=38438 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2726 (6%) PERF: issue stalls=9620 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=3 cycles PERF: load latency=5 cycles PERF: instrs=11201, cycles=43258, IPC=0.258935 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 3831 ms PERF: scheduler idle=38438 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2726 (6%) PERF: issue stalls=9620 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=3 cycles PERF: load latency=5 cycles PERF: instrs=11201, cycles=43258, IPC=0.258935 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4510 ms PERF: scheduler idle=47598 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2977 (5%) PERF: issue stalls=9467 (alu=56%, fpu=0%, lsu=43%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=5 cycles PERF: load latency=6 cycles PERF: instrs=11201, cycles=52414, IPC=0.213702 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4790 ms PERF: scheduler idle=47598 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2977 (5%) PERF: issue stalls=9467 (alu=56%, fpu=0%, lsu=43%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=5 cycles PERF: load latency=6 cycles PERF: instrs=11201, cycles=52414, IPC=0.213702 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4568 ms PERF: scheduler idle=47598 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2977 (5%) PERF: issue stalls=9467 (alu=56%, fpu=0%, lsu=43%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=5 cycles PERF: load latency=6 cycles PERF: instrs=11201, cycles=52414, IPC=0.213702 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4477 ms PERF: scheduler idle=47598 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2977 (5%) PERF: issue stalls=9467 (alu=56%, fpu=0%, lsu=43%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=5 cycles PERF: load latency=6 cycles PERF: instrs=11201, cycles=52414, IPC=0.213702 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4586 ms PERF: scheduler idle=47598 (90%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=2977 (5%) PERF: issue stalls=9467 (alu=56%, fpu=0%, lsu=43%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=5 cycles PERF: load latency=6 cycles PERF: instrs=11201, cycles=52414, IPC=0.213702 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4907 ms PERF: scheduler idle=48239 (90%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=2921 (5%) PERF: issue stalls=9429 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=11201, cycles=53054, IPC=0.211125 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4864 ms PERF: scheduler idle=48239 (90%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=2921 (5%) PERF: issue stalls=9429 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=11201, cycles=53054, IPC=0.211125 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4955 ms PERF: scheduler idle=48239 (90%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=2921 (5%) PERF: issue stalls=9429 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=11201, cycles=53054, IPC=0.211125 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4895 ms PERF: scheduler idle=48239 (90%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=2921 (5%) PERF: issue stalls=9429 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=11201, cycles=53054, IPC=0.211125 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x140 dev_dst=0x240 dev_dst=0x340 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 8x8 - Elapsed time: 4914 ms PERF: scheduler idle=48239 (90%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=2921 (5%) PERF: issue stalls=9429 (alu=57%, fpu=0%, lsu=42%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=4907 PERF: loads=1417 PERF: stores=1555 PERF: ifetch latency=6 cycles PERF: load latency=7 cycles PERF: instrs=11201, cycles=53054, IPC=0.211125 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13410 ms PERF: scheduler idle=137318 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=17972 (11%) PERF: issue stalls=49441 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=154354, IPC=0.334407 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13440 ms PERF: scheduler idle=137318 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=17972 (11%) PERF: issue stalls=49441 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=154354, IPC=0.334407 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13421 ms PERF: scheduler idle=137318 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=17972 (11%) PERF: issue stalls=49441 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=154354, IPC=0.334407 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13272 ms PERF: scheduler idle=137318 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=17972 (11%) PERF: issue stalls=49441 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=154354, IPC=0.334407 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13497 ms PERF: scheduler idle=137318 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=17972 (11%) PERF: issue stalls=49441 (alu=52%, fpu=0%, lsu=47%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=154354, IPC=0.334407 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 14077 ms PERF: scheduler idle=151144 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=22846 (13%) PERF: issue stalls=53701 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=168170, IPC=0.306933 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13988 ms PERF: scheduler idle=151144 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=22846 (13%) PERF: issue stalls=53701 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=168170, IPC=0.306933 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 14028 ms PERF: scheduler idle=151144 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=22846 (13%) PERF: issue stalls=53701 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=168170, IPC=0.306933 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 14008 ms PERF: scheduler idle=151144 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=22846 (13%) PERF: issue stalls=53701 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=168170, IPC=0.306933 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 13973 ms PERF: scheduler idle=151144 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=22846 (13%) PERF: issue stalls=53701 (alu=47%, fpu=0%, lsu=52%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=51617, cycles=168170, IPC=0.306933 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 15214 ms PERF: scheduler idle=151827 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=22485 (13%) PERF: issue stalls=53204 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=51617, cycles=168858, IPC=0.305683 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 15072 ms PERF: scheduler idle=151827 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=22485 (13%) PERF: issue stalls=53204 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=51617, cycles=168858, IPC=0.305683 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 15110 ms PERF: scheduler idle=151827 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=22485 (13%) PERF: issue stalls=53204 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=51617, cycles=168858, IPC=0.305683 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 15219 ms PERF: scheduler idle=151827 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=22485 (13%) PERF: issue stalls=53204 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=51617, cycles=168858, IPC=0.305683 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x440 dev_dst=0x840 dev_dst=0xc40 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 16x16 - Elapsed time: 15181 ms PERF: scheduler idle=151827 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=22485 (13%) PERF: issue stalls=53204 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=17123 PERF: loads=9353 PERF: stores=2707 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=51617, cycles=168858, IPC=0.305683 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 72567 ms PERF: scheduler idle=766974 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=134157 (15%) PERF: issue stalls=328578 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=861434, IPC=0.380204 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 72803 ms PERF: scheduler idle=766974 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=134157 (15%) PERF: issue stalls=328578 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=861434, IPC=0.380204 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 73088 ms PERF: scheduler idle=766974 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=134157 (15%) PERF: issue stalls=328578 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=861434, IPC=0.380204 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 72657 ms PERF: scheduler idle=766974 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=134157 (15%) PERF: issue stalls=328578 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=861434, IPC=0.380204 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 73167 ms PERF: scheduler idle=766974 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=134157 (15%) PERF: issue stalls=328578 (alu=48%, fpu=0%, lsu=51%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=861434, IPC=0.380204 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 75270 ms PERF: scheduler idle=806593 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=168880 (18%) PERF: issue stalls=361783 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=901050, IPC=0.363488 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 74778 ms PERF: scheduler idle=806593 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=168880 (18%) PERF: issue stalls=361783 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=901050, IPC=0.363488 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 74639 ms PERF: scheduler idle=806593 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=168880 (18%) PERF: issue stalls=361783 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=901050, IPC=0.363488 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 75175 ms PERF: scheduler idle=806593 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=168880 (18%) PERF: issue stalls=361783 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=901050, IPC=0.363488 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 74933 ms PERF: scheduler idle=806593 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=168880 (18%) PERF: issue stalls=361783 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=901050, IPC=0.363488 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 81738 ms PERF: scheduler idle=808033 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=167745 (18%) PERF: issue stalls=359729 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=902490, IPC=0.362908 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 80913 ms PERF: scheduler idle=808033 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=167745 (18%) PERF: issue stalls=359729 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=902490, IPC=0.362908 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 81422 ms PERF: scheduler idle=808033 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=167745 (18%) PERF: issue stalls=359729 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=902490, IPC=0.362908 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 84507 ms PERF: scheduler idle=808033 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=167745 (18%) PERF: issue stalls=359729 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=902490, IPC=0.362908 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x1040 dev_dst=0x2040 dev_dst=0x3040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 32x32 - Elapsed time: 81775 ms PERF: scheduler idle=808033 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=167745 (18%) PERF: issue stalls=359729 (alu=43%, fpu=0%, lsu=56%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=94547 PERF: loads=69769 PERF: stores=7315 PERF: ifetch latency=4 cycles PERF: load latency=4 cycles PERF: instrs=327521, cycles=902490, IPC=0.362908 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 535044 ms PERF: scheduler idle=5578063 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1505908 (24%) PERF: issue stalls=2866006 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=2347745, cycles=6211370, IPC=0.377975 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 538519 ms PERF: scheduler idle=5578063 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1505908 (24%) PERF: issue stalls=2866006 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=2347745, cycles=6211370, IPC=0.377975 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 533274 ms PERF: scheduler idle=5578063 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1505908 (24%) PERF: issue stalls=2866006 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=2347745, cycles=6211370, IPC=0.377975 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 530432 ms PERF: scheduler idle=5578063 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1505908 (24%) PERF: issue stalls=2866006 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=2347745, cycles=6211370, IPC=0.377975 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 529889 ms PERF: scheduler idle=5578063 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1505908 (24%) PERF: issue stalls=2866006 (alu=37%, fpu=0%, lsu=62%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=5 cycles PERF: instrs=2347745, cycles=6211370, IPC=0.377975 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 505000 ms PERF: scheduler idle=5441367 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1355463 (22%) PERF: issue stalls=2709212 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6074670, IPC=0.386481 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 504619 ms PERF: scheduler idle=5441367 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1355463 (22%) PERF: issue stalls=2709212 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6074670, IPC=0.386481 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 505962 ms PERF: scheduler idle=5441367 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1355463 (22%) PERF: issue stalls=2709212 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6074670, IPC=0.386481 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 506877 ms PERF: scheduler idle=5441367 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1355463 (22%) PERF: issue stalls=2709212 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6074670, IPC=0.386481 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 507440 ms PERF: scheduler idle=5441367 (89%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=1355463 (22%) PERF: issue stalls=2709212 (alu=40%, fpu=0%, lsu=59%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6074670, IPC=0.386481 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 550921 ms PERF: scheduler idle=5446274 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1365238 (22%) PERF: issue stalls=2726627 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6079578, IPC=0.386169 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 546376 ms PERF: scheduler idle=5446274 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1365238 (22%) PERF: issue stalls=2726627 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6079578, IPC=0.386169 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 544052 ms PERF: scheduler idle=5446274 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1365238 (22%) PERF: issue stalls=2726627 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6079578, IPC=0.386169 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 551192 ms PERF: scheduler idle=5446274 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1365238 (22%) PERF: issue stalls=2726627 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6079578, IPC=0.386169 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x4040 dev_dst=0x8040 dev_dst=0xc040 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 64x64 - Elapsed time: 502884 ms PERF: scheduler idle=5446274 (89%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=1365238 (22%) PERF: issue stalls=2726627 (alu=39%, fpu=0%, lsu=60%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=633395 PERF: loads=540809 PERF: stores=25747 PERF: ifetch latency=5 cycles PERF: load latency=4 cycles PERF: instrs=2347745, cycles=6079578, IPC=0.386169 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1609 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1597 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1605 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1605 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1624 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2172 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2238 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2134 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2195 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2144 ms PERF: scheduler idle=29526 (91%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=506 (1%) PERF: issue stalls=2916 (alu=65%, fpu=0%, lsu=34%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=11 cycles PERF: instrs=4625, cycles=32170, IPC=0.143767 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2392 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2387 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2404 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2384 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DL2_ENABLE -DL3_ENABLE -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 2423 ms PERF: scheduler idle=30103 (91%) PERF: scheduler stalls=1 (0%) PERF: ibuffer stalls=503 (1%) PERF: issue stalls=2987 (alu=64%, fpu=0%, lsu=35%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=7 cycles PERF: load latency=12 cycles PERF: instrs=4625, cycles=32746, IPC=0.141239 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1584 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1599 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1593 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1597 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE make -C ./ci/../runtime/rtlsim running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim make: Entering directory '/home/vortex/tests/regression/tmul_base' LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4 open device connection upload program allocate device memory dev_src0=0x40 dev_src1=0x80 dev_dst=0xc0 dev_dst=0x100 allocate staging buffer upload kernel argument upload source buffer0 upload source buffer1 clear destination buffer clear aux buffer start device wait for completion Results - Size matrix: 4x4 - Elapsed time: 1593 ms PERF: scheduler idle=20450 (88%) PERF: scheduler stalls=0 (0%) PERF: ibuffer stalls=531 (2%) PERF: issue stalls=3296 (alu=61%, fpu=0%, lsu=38%, sfu=0%) PERF: sfu stalls=0 (scrs=0%, wctl=0%) PERF: ifetches=2735 PERF: loads=329 PERF: stores=1267 PERF: ifetch latency=3 cycles PERF: load latency=10 cycles PERF: instrs=4625, cycles=23098, IPC=0.200234 make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x80
dev_dst=0xc0
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 4x4
 - Elapsed time: 1330 ms

PERF: scheduler idle=16930 (88%)
PERF: scheduler stalls=0 (0%)
PERF: ibuffer stalls=409 (2%)
PERF: issue stalls=2219 (alu=69%, fpu=0%, lsu=30%, sfu=0%)
PERF: sfu stalls=0 (scrs=0%, wctl=0%)
PERF: ifetches=2296
PERF: loads=276
PERF: stores=1199
PERF: ifetch latency=4 cycles
PERF: load latency=12 cycles
PERF: instrs=3692, cycles=19106, IPC=0.193238
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x140
dev_dst=0x240
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 8x8
 - Elapsed time: 1807 ms

PERF: scheduler idle=23039 (89%)
PERF: scheduler stalls=0 (0%)
PERF: ibuffer stalls=2654 (10%)
PERF: issue stalls=5722 (alu=57%, fpu=0%, lsu=42%, sfu=0%)
PERF: sfu stalls=0 (scrs=0%, wctl=0%)
PERF: ifetches=2882
PERF: loads=1172
PERF: stores=1247
PERF: ifetch latency=4 cycles
PERF: load latency=6 cycles
PERF: instrs=6932, cycles=25818, IPC=0.268495
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x440
dev_dst=0x840
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 16x16
 - Elapsed time: 4926 ms

PERF: scheduler idle=66839 (90%)
PERF: scheduler stalls=0 (0%)
PERF: ibuffer stalls=20158 (27%)
PERF: issue stalls=31346 (alu=49%, fpu=0%, lsu=50%, sfu=0%)
PERF: sfu stalls=0 (scrs=0%, wctl=0%)
PERF: ifetches=6982
PERF: loads=8340
PERF: stores=1439
PERF: ifetch latency=6 cycles
PERF: load latency=4 cycles
PERF: instrs=30500, cycles=73718, IPC=0.413739
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x80
dev_dst=0xc0
dev_dst=0x100
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 4x4
 - Elapsed time: 1604 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2719
PERF: core0: icache read misses=66 (hit ratio=97%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=329
PERF: core0: dcache writes=1254
PERF: core0: dcache read misses=73 (hit ratio=77%)
PERF: core0: dcache write misses=1151 (hit ratio=8%)
PERF: core0: dcache bank stalls=248 (utilization=86%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1379 (reads=100, writes=1279)
PERF: memory latency=16 cycles
PERF: instrs=4625, cycles=23098, IPC=0.200234
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x140
dev_dst=0x240
dev_dst=0x340
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 8x8
 - Elapsed time: 2987 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=4891
PERF: core0: icache read misses=66 (hit ratio=98%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=1417
PERF: core0: dcache writes=1542
PERF: core0: dcache read misses=89 (hit ratio=93%)
PERF: core0: dcache write misses=1247 (hit ratio=19%)
PERF: core0: dcache bank stalls=936 (utilization=75%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1673 (reads=106, writes=1567)
PERF: memory latency=17 cycles
PERF: instrs=11201, cycles=43258, IPC=0.258935
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x440
dev_dst=0x840
dev_dst=0xc40
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 16x16
 - Elapsed time: 10050 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=17107
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=9353
PERF: core0: dcache writes=2694
PERF: core0: dcache read misses=145 (hit ratio=98%)
PERF: core0: dcache write misses=1631 (hit ratio=39%)
PERF: core0: dcache bank stalls=3944 (utilization=75%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=2849 (reads=130, writes=2719)
PERF: memory latency=18 cycles
PERF: instrs=51617, cycles=154354, IPC=0.334407
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x80
dev_dst=0xc0
dev_dst=0x100
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 4x4
 - Elapsed time: 1619 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2719
PERF: core0: icache read misses=66 (hit ratio=97%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=329
PERF: core0: dcache writes=1254
PERF: core0: dcache read misses=73 (hit ratio=77%)
PERF: core0: dcache write misses=1151 (hit ratio=8%)
PERF: core0: dcache bank stalls=248 (utilization=86%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1379 (reads=100, writes=1279)
PERF: memory latency=16 cycles
PERF: instrs=4625, cycles=23098, IPC=0.200234
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x140
dev_dst=0x240
dev_dst=0x340
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 8x8
 - Elapsed time: 3016 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=4891
PERF: core0: icache read misses=66 (hit ratio=98%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=1417
PERF: core0: dcache writes=1542
PERF: core0: dcache read misses=89 (hit ratio=93%)
PERF: core0: dcache write misses=1247 (hit ratio=19%)
PERF: core0: dcache bank stalls=936 (utilization=75%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1673 (reads=106, writes=1567)
PERF: memory latency=17 cycles
PERF: instrs=11201, cycles=43258, IPC=0.258935
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x440
dev_dst=0x840
dev_dst=0xc40
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 16x16
 - Elapsed time: 10056 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=17107
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=9353
PERF: core0: dcache writes=2694
PERF: core0: dcache read misses=145 (hit ratio=98%)
PERF: core0: dcache write misses=1631 (hit ratio=39%)
PERF: core0: dcache bank stalls=3944 (utilization=75%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=2849 (reads=130, writes=2719)
PERF: memory latency=18 cycles
PERF: instrs=51617, cycles=154354, IPC=0.334407
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x1040
dev_dst=0x2040
dev_dst=0x3040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 32x32
 - Elapsed time: 55250 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=94531
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=69769
PERF: core0: dcache writes=7302
PERF: core0: dcache read misses=387 (hit ratio=99%)
PERF: core0: dcache write misses=3167 (hit ratio=56%)
PERF: core0: dcache bank stalls=44136 (utilization=63%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=7554 (reads=227, writes=7327)
PERF: memory latency=17 cycles
PERF: instrs=327521, cycles=861434, IPC=0.380204
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x4040
dev_dst=0x8040
dev_dst=0xc040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 64x64
 - Elapsed time: 395716 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=633379
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=540809
PERF: core0: dcache writes=25734
PERF: core0: dcache read misses=25444 (hit ratio=95%)
PERF: core0: dcache write misses=13595 (hit ratio=47%)
PERF: core0: dcache bank stalls=405608 (utilization=58%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=36940 (reads=11181, writes=25759)
PERF: memory latency=20 cycles
PERF: instrs=2347745, cycles=6211370, IPC=0.377975
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x80
dev_dst=0xc0
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 4x4
 - Elapsed time: 1381 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2280
PERF: core0: icache read misses=69 (hit ratio=96%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=276
PERF: core0: dcache writes=1186
PERF: core0: dcache read misses=85 (hit ratio=69%)
PERF: core0: dcache write misses=1143 (hit ratio=3%)
PERF: core0: dcache bank stalls=224 (utilization=86%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1314 (reads=103, writes=1211)
PERF: memory latency=17 cycles
PERF: instrs=3692, cycles=19106, IPC=0.193238
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x140
dev_dst=0x240
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 8x8
 - Elapsed time: 1763 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2866
PERF: core0: icache read misses=69 (hit ratio=97%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=1172
PERF: core0: dcache writes=1234
PERF: core0: dcache read misses=133 (hit ratio=88%)
PERF: core0: dcache write misses=1191 (hit ratio=3%)
PERF: core0: dcache bank stalls=931 (utilization=72%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1368 (reads=109, writes=1259)
PERF: memory latency=17 cycles
PERF: instrs=6932, cycles=25818, IPC=0.268495
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x440
dev_dst=0x840
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 16x16
 - Elapsed time: 4830 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=6966
PERF: core0: icache read misses=69 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=8340
PERF: core0: dcache writes=1426
PERF: core0: dcache read misses=325 (hit ratio=96%)
PERF: core0: dcache write misses=1383 (hit ratio=3%)
PERF: core0: dcache bank stalls=6451 (utilization=60%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1584 (reads=133, writes=1451)
PERF: memory latency=16 cycles
PERF: instrs=30500, cycles=73718, IPC=0.413739
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x1040
dev_dst=0x2040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 32x32
 - Elapsed time: 27846 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=37630
PERF: core0: icache read misses=69 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=65684
PERF: core0: dcache writes=2194
PERF: core0: dcache read misses=841 (hit ratio=98%)
PERF: core0: dcache write misses=2151 (hit ratio=1%)
PERF: core0: dcache bank stalls=50035 (utilization=57%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=2418 (reads=199, writes=2219)
PERF: memory latency=16 cycles
PERF: instrs=210500, cycles=434410, IPC=0.484565
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x80
dev_dst=0xc0
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 4x4
 - Elapsed time: 1350 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2280
PERF: core0: icache read misses=69 (hit ratio=96%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=276
PERF: core0: dcache writes=1186
PERF: core0: dcache read misses=85 (hit ratio=69%)
PERF: core0: dcache write misses=1143 (hit ratio=3%)
PERF: core0: dcache bank stalls=224 (utilization=86%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1314 (reads=103, writes=1211)
PERF: memory latency=17 cycles
PERF: instrs=3692, cycles=19106, IPC=0.193238
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x140
dev_dst=0x240
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 8x8
 - Elapsed time: 1764 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2866
PERF: core0: icache read misses=69 (hit ratio=97%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=1172
PERF: core0: dcache writes=1234
PERF: core0: dcache read misses=133 (hit ratio=88%)
PERF: core0: dcache write misses=1191 (hit ratio=3%)
PERF: core0: dcache bank stalls=931 (utilization=72%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1368 (reads=109, writes=1259)
PERF: memory latency=17 cycles
PERF: instrs=6932, cycles=25818, IPC=0.268495
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x440
dev_dst=0x840
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 16x16
 - Elapsed time: 4829 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=6966
PERF: core0: icache read misses=69 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=8340
PERF: core0: dcache writes=1426
PERF: core0: dcache read misses=325 (hit ratio=96%)
PERF: core0: dcache write misses=1383 (hit ratio=3%)
PERF: core0: dcache bank stalls=6451 (utilization=60%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1584 (reads=133, writes=1451)
PERF: memory latency=16 cycles
PERF: instrs=30500, cycles=73718, IPC=0.413739
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x1040
dev_dst=0x2040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 32x32
 - Elapsed time: 27957 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=37630
PERF: core0: icache read misses=69 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=65684
PERF: core0: dcache writes=2194
PERF: core0: dcache read misses=841 (hit ratio=98%)
PERF: core0: dcache write misses=2151 (hit ratio=1%)
PERF: core0: dcache bank stalls=50035 (utilization=57%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=2418 (reads=199, writes=2219)
PERF: memory latency=16 cycles
PERF: instrs=210500, cycles=434410, IPC=0.484565
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_submatrix run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_submatrix'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x4040
dev_dst=0x8040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
start device
wait for completion

Results
 - Size matrix: 64x64
 - Elapsed time: 217555 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=274830
PERF: core0: icache read misses=69 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=524436
PERF: core0: dcache writes=5266
PERF: core0: dcache read misses=52709 (hit ratio=89%)
PERF: core0: dcache write misses=5223 (hit ratio=0%)
PERF: core0: dcache bank stalls=396403 (utilization=57%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=11976 (reads=6685, writes=5291)
PERF: memory latency=15 cycles
PERF: instrs=1618052, cycles=3395046, IPC=0.476592
make: Leaving directory '/home/vortex/tests/regression/tmul_submatrix'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n4 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n4
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x80
dev_dst=0xc0
dev_dst=0x100
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 4x4
 - Elapsed time: 1595 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=2719
PERF: core0: icache read misses=66 (hit ratio=97%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=329
PERF: core0: dcache writes=1254
PERF: core0: dcache read misses=73 (hit ratio=77%)
PERF: core0: dcache write misses=1151 (hit ratio=8%)
PERF: core0: dcache bank stalls=248 (utilization=86%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1379 (reads=100, writes=1279)
PERF: memory latency=16 cycles
PERF: instrs=4625, cycles=23098, IPC=0.200234
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n8 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n8
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x140
dev_dst=0x240
dev_dst=0x340
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 8x8
 - Elapsed time: 2870 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=4891
PERF: core0: icache read misses=66 (hit ratio=98%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=1417
PERF: core0: dcache writes=1542
PERF: core0: dcache read misses=89 (hit ratio=93%)
PERF: core0: dcache write misses=1247 (hit ratio=19%)
PERF: core0: dcache bank stalls=936 (utilization=75%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=1673 (reads=106, writes=1567)
PERF: memory latency=17 cycles
PERF: instrs=11201, cycles=43258, IPC=0.258935
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n16 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n16
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x440
dev_dst=0x840
dev_dst=0xc40
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 16x16
 - Elapsed time: 10122 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=17107
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=9353
PERF: core0: dcache writes=2694
PERF: core0: dcache read misses=145 (hit ratio=98%)
PERF: core0: dcache write misses=1631 (hit ratio=39%)
PERF: core0: dcache bank stalls=3944 (utilization=75%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=2849 (reads=130, writes=2719)
PERF: memory latency=18 cycles
PERF: instrs=51617, cycles=154354, IPC=0.334407
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n32 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n32
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x1040
dev_dst=0x2040
dev_dst=0x3040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 32x32
 - Elapsed time: 55457 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=94531
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=69769
PERF: core0: dcache writes=7302
PERF: core0: dcache read misses=387 (hit ratio=99%)
PERF: core0: dcache write misses=3167 (hit ratio=56%)
PERF: core0: dcache bank stalls=44136 (utilization=63%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=7554 (reads=227, writes=7327)
PERF: memory latency=17 cycles
PERF: instrs=327521, cycles=861434, IPC=0.380204
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE 
running: CONFIGS=-DNUM_CLUSTERS=1 -DNUM_CORES=1 -DNUM_WARPS=4 -DNUM_THREADS=4   -DPERF_ENABLE  make -C ./ci/../runtime/rtlsim
running: OPTS=-n64 make -C ./ci/../tests/regression/tmul_base run-rtlsim
make: Entering directory '/home/vortex/tests/regression/tmul_base'
LD_LIBRARY_PATH=/home/vortex/runtime/rtlsim: ./tmul_submatrix -n64
open device connection
upload program
allocate device memory
dev_src0=0x40
dev_src1=0x4040
dev_dst=0x8040
dev_dst=0xc040
allocate staging buffer
upload kernel argument
upload source buffer0
upload source buffer1
clear destination buffer
clear aux buffer
start device
wait for completion

Results
 - Size matrix: 64x64
 - Elapsed time: 396899 ms

PERF: core0: smem reads=0
PERF: core0: smem writes=0
PERF: core0: smem bank stalls=0 (utilization=0%)
PERF: core0: icache reads=633379
PERF: core0: icache read misses=66 (hit ratio=99%)
PERF: core0: icache mshr stalls=0 (utilization=100%)
PERF: core0: dcache reads=540809
PERF: core0: dcache writes=25734
PERF: core0: dcache read misses=25444 (hit ratio=95%)
PERF: core0: dcache write misses=13595 (hit ratio=47%)
PERF: core0: dcache bank stalls=405608 (utilization=58%)
PERF: core0: dcache mshr stalls=0 (utilization=100%)
PERF: memory requests=36940 (reads=11181, writes=25759)
PERF: memory latency=20 cycles
PERF: instrs=2347745, cycles=6211370, IPC=0.377975
make: Leaving directory '/home/vortex/tests/regression/tmul_base'
