;redcode
;assert 1
	SPL 0, <40
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 2
	SUB #207, <-120
	MOV <-474, @-20
	MOV 13, 290
	SUB #13, 0
	SUB @121, 106
	SUB #72, @230
	SUB @-127, 650
	MOV <-474, @-20
	MOV <-474, @-20
	ADD 147, @360
	SUB #34, @509
	SUB -1, <-20
	SUB -207, <-123
	SLT 20, @12
	SUB @-127, 650
	SUB #13, 0
	SUB @121, 103
	SUB 0, -1
	SUB 30, 9
	SPL 12, #10
	ADD 147, @360
	SUB @-47, @-2
	SUB @-127, @100
	SUB @-127, @100
	CMP @-47, @-2
	SUB @121, 103
	MOV -3, <-20
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	CMP @121, 106
	SUB @121, 106
	CMP -207, <-120
	SUB @-47, @-2
	JMP -1, @-20
	ADD -1, <-20
	SPL 0, <40
	ADD 147, @360
	SUB -207, <-123
	SPL 0, <40
	SPL 0, <40
	CMP -217, <-120
	CMP -217, <-120
	SUB 0, 2
	MOV -7, <-20
