--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 3 -s 5 -n 3 -fastpaths
funit_top.ncd funit_top.pcf -o funit_top_postpar.twr

Design file:              funit_top.ncd
Physical constraint file: funit_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.995(R)|mclk_BUFGP        |   0.000|
a_to_g<1>   |   10.645(R)|mclk_BUFGP        |   0.000|
a_to_g<2>   |   11.653(R)|mclk_BUFGP        |   0.000|
a_to_g<3>   |   11.334(R)|mclk_BUFGP        |   0.000|
a_to_g<4>   |   11.789(R)|mclk_BUFGP        |   0.000|
a_to_g<5>   |   11.144(R)|mclk_BUFGP        |   0.000|
a_to_g<6>   |   11.176(R)|mclk_BUFGP        |   0.000|
an<0>       |    8.365(R)|mclk_BUFGP        |   0.000|
an<1>       |    9.648(R)|mclk_BUFGP        |   0.000|
an<2>       |    9.968(R)|mclk_BUFGP        |   0.000|
an<3>       |    9.209(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock sw<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.253(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<1>   |   10.180(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<2>   |   10.973(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<3>   |   10.586(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<4>   |   11.147(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<5>   |    9.973(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<6>   |   10.678(R)|f/y_cmp_eq0000    |   0.000|
an<1>       |    9.074(R)|f/y_cmp_eq0000    |   0.000|
an<2>       |    9.981(R)|f/y_cmp_eq0000    |   0.000|
an<3>       |    8.795(R)|f/y_cmp_eq0000    |   0.000|
------------+------------+------------------+--------+

Clock sw<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.127(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<1>   |   10.054(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<2>   |   10.847(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<3>   |   10.460(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<4>   |   11.021(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<5>   |    9.847(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<6>   |   10.552(R)|f/y_cmp_eq0000    |   0.000|
an<1>       |    8.948(R)|f/y_cmp_eq0000    |   0.000|
an<2>       |    9.855(R)|f/y_cmp_eq0000    |   0.000|
an<3>       |    8.669(R)|f/y_cmp_eq0000    |   0.000|
------------+------------+------------------+--------+

Clock sw<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.893(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<1>   |   10.820(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<2>   |   11.613(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<3>   |   11.226(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<4>   |   11.787(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<5>   |   10.613(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<6>   |   11.318(R)|f/y_cmp_eq0000    |   0.000|
an<1>       |    9.714(R)|f/y_cmp_eq0000    |   0.000|
an<2>       |   10.621(R)|f/y_cmp_eq0000    |   0.000|
an<3>       |    9.435(R)|f/y_cmp_eq0000    |   0.000|
------------+------------+------------------+--------+

Clock sw<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   10.836(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<1>   |   10.763(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<2>   |   11.556(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<3>   |   11.169(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<4>   |   11.730(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<5>   |   10.556(R)|f/y_cmp_eq0000    |   0.000|
a_to_g<6>   |   11.261(R)|f/y_cmp_eq0000    |   0.000|
an<1>       |    9.657(R)|f/y_cmp_eq0000    |   0.000|
an<2>       |   10.564(R)|f/y_cmp_eq0000    |   0.000|
an<3>       |    9.378(R)|f/y_cmp_eq0000    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.541|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |    1.533|    1.533|         |         |
sw<1>          |    1.164|    1.164|         |         |
sw<2>          |    1.485|    1.485|         |         |
sw<3>          |    2.128|    2.128|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |    1.634|    1.634|         |         |
sw<1>          |    1.265|    1.265|         |         |
sw<2>          |    1.586|    1.586|         |         |
sw<3>          |    2.229|    2.229|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |    1.021|    1.021|         |         |
sw<1>          |    0.652|    0.652|         |         |
sw<2>          |    0.973|    0.973|         |         |
sw<3>          |    1.616|    1.616|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |    1.067|    1.067|         |         |
sw<1>          |    0.698|    0.698|         |         |
sw<2>          |    1.019|    1.019|         |         |
sw<3>          |    1.662|    1.662|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 19 15:44:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



