<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.07.05.16:21:31"
 outputDirectory="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="external_memory_bfm_0_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="external_memory_bfm_0_conduit_cdt_write"
       direction="input"
       role="cdt_write"
       width="1" />
   <port
       name="external_memory_bfm_0_conduit_cdt_chipselect"
       direction="input"
       role="cdt_chipselect"
       width="1" />
   <port
       name="external_memory_bfm_0_conduit_cdt_outputenable"
       direction="input"
       role="cdt_outputenable"
       width="1" />
   <port
       name="external_memory_bfm_0_conduit_cdt_address"
       direction="input"
       role="cdt_address"
       width="20" />
   <port
       name="external_memory_bfm_0_conduit_cdt_data_io"
       direction="bidir"
       role="cdt_data_io"
       width="16" />
   <port
       name="external_memory_bfm_0_conduit_cdt_byteenable"
       direction="input"
       role="cdt_byteenable"
       width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sram_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sram_0_external_interface_DQ"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="sram_0_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="20" />
   <port
       name="sram_0_external_interface_LB_N"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="sram_0_external_interface_UB_N"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="sram_0_external_interface_CE_N"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="sram_0_external_interface_OE_N"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="sram_0_external_interface_WE_N"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
  <interface
     name="video_vga_controller_0_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="video_vga_controller_0_external_interface_CLK"
       direction="output"
       role="CLK"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_HS"
       direction="output"
       role="HS"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_VS"
       direction="output"
       role="VS"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_BLANK"
       direction="output"
       role="BLANK"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_SYNC"
       direction="output"
       role="SYNC"
       width="1" />
   <port
       name="video_vga_controller_0_external_interface_R"
       direction="output"
       role="R"
       width="8" />
   <port
       name="video_vga_controller_0_external_interface_G"
       direction="output"
       role="G"
       width="8" />
   <port
       name="video_vga_controller_0_external_interface_B"
       direction="output"
       role="B"
       width="8" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="TestePxBf:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1657048888,AUTO_UNIQUE_ID=(clock_source:20.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_external_memory_bfm:20.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESET=0,ACTIVE_LOW_WRITE=1,CDT_ADDRESS_W=20,CDT_NUMSYMBOLS=2,CDT_READ_LATENCY=2,CDT_SYMBOL_W=8,INIT_FILE=altera_external_memory_bfm.hex,SIGNAL_ADDRESS_ROLES=cdt_address,SIGNAL_BEGINTRANSFER_ROLES=cdt_begintransfer,SIGNAL_BYTEENABLE_ROLES=cdt_byteenable,SIGNAL_CHIPSELECT_ROLES=cdt_chipselect,SIGNAL_DATA_ROLES=cdt_data_io,SIGNAL_OUTPUTENABLE_ROLES=cdt_outputenable,SIGNAL_READ_ROLES=cdt_read,SIGNAL_RESET_ROLES=cdt_reset,SIGNAL_WRITE_ROLES=cdt_write,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_OUTPUTENABLE=1,USE_READ=0,USE_RESET=0,USE_WRITE=1,VHDL_ID=0)(altera_up_avalon_sram:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3)(altera_up_avalon_video_pixel_buffer_dma:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=0,color_space=16-bit RGB,image_height=480,image_width=640,start_address=0)(altera_up_avalon_video_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone IV E,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="TestePxBf"
   kind="TestePxBf"
   version="1.0"
   name="TestePxBf">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1657048888" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/TestePxBf.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_external_memory_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_external_memory_bfm.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_sram_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_dual_clock_buffer_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_pixel_buffer_dma_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_pll_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_rgb_resampler_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_vga_controller_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm/altera_external_memory_bfm_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 0 starting:TestePxBf "TestePxBf"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master video_pixel_buffer_dma_0.avalon_pixel_dma_master and slave sram_0.avalon_sram_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master video_pixel_buffer_dma_0.avalon_pixel_dma_master and slave sram_0.avalon_sram_slave because the master has address signal 32 bit wide, but the slave is 20 bit wide.</message>
   <message level="Info">Interconnect is inserted between master video_pixel_buffer_dma_0.avalon_pixel_dma_master and slave sram_0.avalon_sram_slave because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_pixel_buffer_dma_0.avalon_pixel_dma_master and video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0 and sram_0_avalon_sram_slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>9</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_external_memory_bfm</b> "<b>submodules/altera_external_memory_bfm</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/TestePxBf_sram_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>submodules/TestePxBf_video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>submodules/TestePxBf_video_pixel_buffer_dma_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_up_avalon_video_pll</b> "<b>submodules/TestePxBf_video_pll_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/TestePxBf_video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_up_avalon_video_vga_controller</b> "<b>submodules/TestePxBf_video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/TestePxBf_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="TestePxBf"><![CDATA["<b>TestePxBf</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 9 starting:altera_external_memory_bfm "submodules/altera_external_memory_bfm"</message>
   <message level="Warning" culprit="external_memory_bfm_0"><![CDATA[<b>get_parameter_value</b>: Getting the value of <b>INIT_FILE</b> from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)]]></message>
   <message level="Info" culprit="external_memory_bfm_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_external_memory_bfm</b> "<b>external_memory_bfm_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 8 starting:altera_up_avalon_sram "submodules/TestePxBf_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of the SRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 7 starting:altera_up_avalon_video_dual_clock_buffer "submodules/TestePxBf_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 6 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/TestePxBf_video_pixel_buffer_dma_0"</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>video_pixel_buffer_dma_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 5 starting:altera_up_avalon_video_pll "submodules/TestePxBf_video_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="video_pll_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>video_pll_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>video_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>video_pll</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>video_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 6 starting:altera_up_avalon_video_rgb_resampler "submodules/TestePxBf_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 5 starting:altera_up_avalon_video_vga_controller "submodules/TestePxBf_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 4 starting:altera_mm_interconnect "submodules/TestePxBf_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 5 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_external_memory_bfm:20.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESET=0,ACTIVE_LOW_WRITE=1,CDT_ADDRESS_W=20,CDT_NUMSYMBOLS=2,CDT_READ_LATENCY=2,CDT_SYMBOL_W=8,INIT_FILE=altera_external_memory_bfm.hex,SIGNAL_ADDRESS_ROLES=cdt_address,SIGNAL_BEGINTRANSFER_ROLES=cdt_begintransfer,SIGNAL_BYTEENABLE_ROLES=cdt_byteenable,SIGNAL_CHIPSELECT_ROLES=cdt_chipselect,SIGNAL_DATA_ROLES=cdt_data_io,SIGNAL_OUTPUTENABLE_ROLES=cdt_outputenable,SIGNAL_READ_ROLES=cdt_read,SIGNAL_RESET_ROLES=cdt_reset,SIGNAL_WRITE_ROLES=cdt_write,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_OUTPUTENABLE=1,USE_READ=0,USE_RESET=0,USE_WRITE=1,VHDL_ID=0"
   instancePathKey="TestePxBf:.:external_memory_bfm_0"
   kind="altera_external_memory_bfm"
   version="20.1"
   name="altera_external_memory_bfm">
  <parameter name="SIGNAL_WRITE_ROLES" value="cdt_write" />
  <parameter name="SIGNAL_OUTPUTENABLE_ROLES" value="cdt_outputenable" />
  <parameter name="SIGNAL_READ_ROLES" value="cdt_read" />
  <parameter name="SIGNAL_CHIPSELECT_ROLES" value="cdt_chipselect" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="SIGNAL_ADDRESS_ROLES" value="cdt_address" />
  <parameter name="SIGNAL_DATA_ROLES" value="cdt_data_io" />
  <parameter name="SIGNAL_RESET_ROLES" value="cdt_reset" />
  <parameter name="SIGNAL_BYTEENABLE_ROLES" value="cdt_byteenable" />
  <parameter name="USE_RESET" value="0" />
  <parameter name="SIGNAL_BEGINTRANSFER_ROLES" value="cdt_begintransfer" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_external_memory_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_external_memory_bfm.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm/altera_external_memory_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="external_memory_bfm_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 9 starting:altera_external_memory_bfm "submodules/altera_external_memory_bfm"</message>
   <message level="Warning" culprit="external_memory_bfm_0"><![CDATA[<b>get_parameter_value</b>: Getting the value of <b>INIT_FILE</b> from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)]]></message>
   <message level="Info" culprit="external_memory_bfm_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_external_memory_bfm</b> "<b>external_memory_bfm_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true"
   instancePathKey="TestePxBf:.:sram_0"
   kind="altera_up_avalon_sram"
   version="18.0"
   name="TestePxBf_sram_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_sram_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="sram_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 8 starting:altera_up_avalon_sram "submodules/TestePxBf_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of the SRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dual_clock_buffer:18.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3"
   instancePathKey="TestePxBf:.:video_dual_clock_buffer_0"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   name="TestePxBf_video_dual_clock_buffer_0">
  <parameter name="color_bits" value="10" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="50000000" />
  <parameter name="color_planes" value="3" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_dual_clock_buffer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="video_dual_clock_buffer_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 7 starting:altera_up_avalon_video_dual_clock_buffer "submodules/TestePxBf_video_dual_clock_buffer_0"</message>
   <message level="Info" culprit="video_dual_clock_buffer_0">Starting Generation of the Dual Clock Buffer</message>
   <message level="Info" culprit="video_dual_clock_buffer_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_dual_clock_buffer</b> "<b>video_dual_clock_buffer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pixel_buffer_dma:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=0,color_space=16-bit RGB,image_height=480,image_width=640,start_address=0"
   instancePathKey="TestePxBf:.:video_pixel_buffer_dma_0"
   kind="altera_up_avalon_video_pixel_buffer_dma"
   version="18.0"
   name="TestePxBf_video_pixel_buffer_dma_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="image_height" value="480" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="start_address" value="0" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="image_width" value="640" />
  <parameter name="color_space" value="16-bit RGB" />
  <parameter name="back_start_address" value="0" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_pixel_buffer_dma_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="video_pixel_buffer_dma_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 6 starting:altera_up_avalon_video_pixel_buffer_dma "submodules/TestePxBf_video_pixel_buffer_dma_0"</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0">Starting Generation of VGA Pixel Buffer</message>
   <message level="Info" culprit="video_pixel_buffer_dma_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_pixel_buffer_dma</b> "<b>video_pixel_buffer_dma_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,camera=5MP Digital Camera (THDB_D5M),device_family=Cyclone IV E,gui_refclk=50.0,gui_resolution=VGA 640x480,lcd=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules,lcd_clk_en=false,refclk=50.0,resolution=VGA 640x480,vga_clk_en=true,video_in_clk_en=false(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules)(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="TestePxBf:.:video_pll_0"
   kind="altera_up_avalon_video_pll"
   version="18.0"
   name="TestePxBf_video_pll_0">
  <parameter name="lcd_clk_en" value="false" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="gui_resolution" value="VGA 640x480" />
  <parameter name="video_in_clk_en" value="false" />
  <parameter name="camera" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="lcd" value="7&quot; LCD on VEEK-MT and MTL/MTL2 Modules" />
  <parameter name="vga_clk_en" value="true" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_pll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="TestePxBf" as="video_pll_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 5 starting:altera_up_avalon_video_pll "submodules/TestePxBf_video_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="video_pll_0"><![CDATA["<b>video_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="video_pll_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_pll</b> "<b>video_pll_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>video_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>video_pll</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>video_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB"
   instancePathKey="TestePxBf:.:video_rgb_resampler_0"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="TestePxBf_video_rgb_resampler_0">
  <parameter name="output_bits" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="output_type" value="30-bit RGB" />
  <parameter name="input_bits" value="16" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="16-bit RGB" />
  <parameter name="input_planes" value="1" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_rgb_resampler_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="video_rgb_resampler_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 6 starting:altera_up_avalon_video_rgb_resampler "submodules/TestePxBf_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_vga_controller:18.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false"
   instancePathKey="TestePxBf:.:video_vga_controller_0"
   kind="altera_up_avalon_video_vga_controller"
   version="18.0"
   name="TestePxBf_video_vga_controller_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="underflow_flag" value="false" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_avalon_video_vga_timing.v"
       type="VERILOG" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_video_vga_controller_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="video_vga_controller_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 5 starting:altera_up_avalon_video_vga_controller "submodules/TestePxBf_video_vga_controller_0"</message>
   <message level="Info" culprit="video_vga_controller_0">Starting Generation of VGA Controller</message>
   <message level="Info" culprit="video_vga_controller_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_up_avalon_video_vga_controller</b> "<b>video_vga_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {SYNC_RESET} {0};add_instance {sram_0_avalon_sram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READ} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_pixel_buffer_dma_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0} {sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_pixel_buffer_dma_0_reset_reset_bridge.out_reset} {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.reset} {reset};add_connection {video_pixel_buffer_dma_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_translator.reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {video_pixel_buffer_dma_0_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {video_pixel_buffer_dma_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_pixel_buffer_dma_0_reset_reset_bridge_in_reset} {EXPORT_OF} {video_pixel_buffer_dma_0_reset_reset_bridge.in_reset};add_interface {video_pixel_buffer_dma_0_avalon_pixel_dma_master} {avalon} {slave};set_interface_property {video_pixel_buffer_dma_0_avalon_pixel_dma_master} {EXPORT_OF} {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_anti_master_0};add_interface {sram_0_avalon_sram_slave} {avalon} {master};set_interface_property {sram_0_avalon_sram_slave} {EXPORT_OF} {sram_0_avalon_sram_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sram_0.avalon_sram_slave} {0};set_module_assignment {interconnect_id.video_pixel_buffer_dma_0.avalon_pixel_dma_master} {0};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="TestePxBf:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="20.1"
   name="TestePxBf_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator} {SYNC_RESET} {0};add_instance {sram_0_avalon_sram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READ} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_0_avalon_sram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_pixel_buffer_dma_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_pixel_buffer_dma_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0} {sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_universal_master_0/sram_0_avalon_sram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_pixel_buffer_dma_0_reset_reset_bridge.out_reset} {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.reset} {reset};add_connection {video_pixel_buffer_dma_0_reset_reset_bridge.out_reset} {sram_0_avalon_sram_slave_translator.reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sram_0_avalon_sram_slave_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {video_pixel_buffer_dma_0_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {video_pixel_buffer_dma_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_pixel_buffer_dma_0_reset_reset_bridge_in_reset} {EXPORT_OF} {video_pixel_buffer_dma_0_reset_reset_bridge.in_reset};add_interface {video_pixel_buffer_dma_0_avalon_pixel_dma_master} {avalon} {slave};set_interface_property {video_pixel_buffer_dma_0_avalon_pixel_dma_master} {EXPORT_OF} {video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator.avalon_anti_master_0};add_interface {sram_0_avalon_sram_slave} {avalon} {master};set_interface_property {sram_0_avalon_sram_slave} {EXPORT_OF} {sram_0_avalon_sram_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sram_0.avalon_sram_slave} {0};set_module_assignment {interconnect_id.video_pixel_buffer_dma_0.avalon_pixel_dma_master} {0};" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/TestePxBf_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="TestePxBf" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 4 starting:altera_mm_interconnect "submodules/TestePxBf_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator</b>"]]></message>
   <message level="Debug" culprit="TestePxBf">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="TestePxBf:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 5 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>TestePxBf</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=2,OUTCLK0_MULT=1,OUTCLK1_DIV=2,OUTCLK1_MULT=1,OUTCLK2_DIV=3,OUTCLK2_MULT=2,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Video,video_in=5MP Digital Camera (THDB_D5M),video_out=7&quot; LCD on VEEK-MT and MTL/MTL2 Modules"
   instancePathKey="TestePxBf:.:video_pll_0:.:video_pll"
   kind="altera_up_altpll"
   version="18.0"
   name="altera_up_altpll">
  <parameter name="OUTCLK0_DIV" value="2" />
  <parameter name="OUTCLK2_MULT" value="2" />
  <parameter name="PHASE_SHIFT" value="0" />
  <parameter name="OUTCLK1_DIV" value="2" />
  <parameter name="OUTCLK0_MULT" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV" />
  <parameter name="video_in" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="gui_device_family" value="Cyclone IV E" />
  <parameter name="OUTCLK2_DIV" value="3" />
  <parameter name="OUTCLK1_MULT" value="1" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf_video_pll_0" as="video_pll" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>video_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>video_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:18.0:"
   instancePathKey="TestePxBf:.:video_pll_0:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="18.0"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="TestePxBf_video_pll_0" as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>video_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="TestePxBf:.:mm_interconnect_0:.:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
   kind="altera_merlin_master_translator"
   version="20.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="TestePxBf_mm_interconnect_0"
     as="video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="TestePxBf:.:mm_interconnect_0:.:sram_0_avalon_sram_slave_translator"
   kind="altera_merlin_slave_translator"
   version="20.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="E:/LABIV/TesteMemoVGA/Quartus/TestePixelBuffer/TestePxBf/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/programas/intelfpga/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="TestePxBf_mm_interconnect_0"
     as="sram_0_avalon_sram_slave_translator" />
  <messages>
   <message level="Debug" culprit="TestePxBf">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sram_0_avalon_sram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sram_0_avalon_sram_slave_translator</b>"]]></message>
  </messages>
 </entity>
</deploy>
