#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Sep 08 14:58:00 2017
# Process ID: 9120
# Current directory: F:/A7_Demo/S03/S03_CH0A_AXI_VDMA_7725/MIA_IP_LIB/HDMI_FPGA_ML/HDMI_FPGA_ML
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5972 F:\A7_Demo\S03\S03_CH0A_AXI_VDMA_7725\MIA_IP_LIB\HDMI_FPGA_ML\HDMI_FPGA_ML\HDMI_FPGA_ML.xpr
# Log file: F:/A7_Demo/S03/S03_CH0A_AXI_VDMA_7725/MIA_IP_LIB/HDMI_FPGA_ML/HDMI_FPGA_ML/vivado.log
# Journal file: F:/A7_Demo/S03/S03_CH0A_AXI_VDMA_7725/MIA_IP_LIB/HDMI_FPGA_ML/HDMI_FPGA_ML\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/A7_Demo/S03/S03_CH0A_AXI_VDMA_7725/MIA_IP_LIB/HDMI_FPGA_ML/HDMI_FPGA_ML/HDMI_FPGA_ML.xpr
INFO: [Project 1-313] Project file moved from 'D:/MIZ_SOC/SEASON_04/miz701n/Miz_ip_lib/HDMI_FPGA_ML/HDMI_FPGA_ML' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'HDMI_FPGA_ML.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
ipx::package_project -root_dir f:/a7_demo/s03/s03_ch0a_axi_vdma_7725/mia_ip_lib/hdmi_fpga_ml -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RST_N' as interface 'RST_N'.
INFO: [IP_Flow 19-4728] Bus Interface 'RST_N': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'HDMI_CLK_N' as interface 'HDMI_CLK_N'.
INFO: [IP_Flow 19-4728] Bus Interface 'HDMI_CLK_N': Added interface parameter 'ASSOCIATED_RESET' with value 'RST_N'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'HDMI_CLK_P' as interface 'HDMI_CLK_P'.
set_property supported_families {zynq Production artix7 Beta kintex7 Beta} [ipx::current_core]
set_property supported_families {zynq Production artix7 Production kintex7 Beta} [ipx::current_core]
set_property supported_families {zynq Production artix7 Production kintex7 Production} [ipx::current_core]
ipx::add_bus_interface RGB_IN [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:vid_io_rtl:1.0 [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:vid_io:1.0 [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
ipx::add_port_map ACTIVE_VIDEO [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property physical_name VGA_DE [ipx::get_port_maps ACTIVE_VIDEO -of_objects [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]]
ipx::add_port_map VSYNC [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property physical_name VGA_VS [ipx::get_port_maps VSYNC -of_objects [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]]
ipx::add_port_map DATA [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property physical_name VGA_RGB [ipx::get_port_maps DATA -of_objects [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]]
ipx::add_port_map HSYNC [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]
set_property physical_name VGA_HS [ipx::get_port_maps HSYNC -of_objects [ipx::get_bus_interfaces RGB_IN -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  f:/a7_demo/s03/s03_ch0a_axi_vdma_7725/mia_ip_lib/hdmi_fpga_ml [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/a7_demo/s03/s03_ch0a_axi_vdma_7725/mia_ip_lib/hdmi_fpga_ml'.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 08 15:03:38 2017...
