
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max -0.16

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[24]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.47    0.20    0.15    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.00    2.29 ^ dp.pcreg.q[24]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.pcreg.q[24]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)


Startpoint: dp.rf.rf[0][15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v dp.rf.rf[0][15]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][15] (net)
                  0.06    0.00    0.36 v dp.rf.rf[0][15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.47    0.20    0.15    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.00    2.29 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.07    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input26/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.11    0.14    0.17    2.17 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net26 (net)
                  0.14    0.00    2.17 v _05580_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    18    0.32    0.37    0.42    2.59 v _05580_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01125_ (net)
                  0.37    0.00    2.59 v _05581_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    28    0.60    0.68    0.74    3.33 v _05581_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01126_ (net)
                  0.68    0.00    3.33 v place527/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    11    0.19    0.14    0.34    3.67 v place527/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net527 (net)
                  0.14    0.00    3.67 v _05786_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.09    0.15    0.26    3.93 v _05786_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _01324_ (net)
                  0.15    0.00    3.93 v _07380_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.03    0.43    0.29    4.23 ^ _07380_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02790_ (net)
                  0.43    0.00    4.23 ^ _07382_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     3    0.07    0.26    0.18    4.41 v _07382_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _05363_[0] (net)
                  0.26    0.00    4.41 v _07395_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.07    0.21    0.35    4.76 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.21    0.00    4.76 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.17    0.41    5.17 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.17    0.00    5.17 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.10    0.17    0.35    5.52 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05346_[0] (net)
                  0.17    0.00    5.52 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.18    5.70 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.23    0.00    5.70 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.20    0.15    5.85 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.20    0.00    5.85 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.40    0.27    6.12 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.40    0.00    6.12 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.05    0.34    0.22    6.34 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.34    0.00    6.34 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.06    0.31    0.22    6.56 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03016_ (net)
                  0.31    0.00    6.56 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.10    6.66 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.15    0.00    6.66 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.33    6.99 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.13    0.00    6.99 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.05    0.32    0.20    7.18 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.32    0.00    7.18 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.09    7.28 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.15    0.00    7.28 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.13    7.41 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.15    0.00    7.41 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.27    7.68 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.12    0.00    7.68 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.05    0.44    0.29    7.97 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         net66 (net)
                  0.44    0.00    7.97 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.16    0.19    8.16 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         aluout[0] (net)
                  0.16    0.00    8.16 ^ aluout[0] (out)
                                  8.16   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.47    0.20    0.15    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.00    2.29 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.07    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input26/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.11    0.14    0.17    2.17 v input26/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net26 (net)
                  0.14    0.00    2.17 v _05580_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    18    0.32    0.37    0.42    2.59 v _05580_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01125_ (net)
                  0.37    0.00    2.59 v _05581_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    28    0.60    0.68    0.74    3.33 v _05581_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01126_ (net)
                  0.68    0.00    3.33 v place527/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    11    0.19    0.14    0.34    3.67 v place527/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net527 (net)
                  0.14    0.00    3.67 v _05786_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.09    0.15    0.26    3.93 v _05786_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _01324_ (net)
                  0.15    0.00    3.93 v _07380_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.03    0.43    0.29    4.23 ^ _07380_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02790_ (net)
                  0.43    0.00    4.23 ^ _07382_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     3    0.07    0.26    0.18    4.41 v _07382_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _05363_[0] (net)
                  0.26    0.00    4.41 v _07395_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.07    0.21    0.35    4.76 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.21    0.00    4.76 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.17    0.41    5.17 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.17    0.00    5.17 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.10    0.17    0.35    5.52 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05346_[0] (net)
                  0.17    0.00    5.52 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.18    5.70 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.23    0.00    5.70 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.20    0.15    5.85 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.20    0.00    5.85 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.40    0.27    6.12 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.40    0.00    6.12 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.05    0.34    0.22    6.34 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.34    0.00    6.34 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.06    0.31    0.22    6.56 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03016_ (net)
                  0.31    0.00    6.56 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.10    6.66 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.15    0.00    6.66 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.33    6.99 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.13    0.00    6.99 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.05    0.32    0.20    7.18 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.32    0.00    7.18 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.09    7.28 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.15    0.00    7.28 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.13    7.41 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.15    0.00    7.41 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.27    7.68 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.12    0.00    7.68 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.05    0.44    0.29    7.97 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         net66 (net)
                  0.44    0.00    7.97 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.16    0.19    8.16 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         aluout[0] (net)
                  0.16    0.00    8.16 ^ aluout[0] (out)
                                  8.16   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.2148464918136597

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4339

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.20612870156764984

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9239

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[10][8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[22][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dp.rf.rf[10][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    0.39 v dp.rf.rf[10][8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.30    0.69 v _07089_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.29    0.98 v _07090_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    1.19 v _07091_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.18    1.37 v _07092_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.26    1.63 ^ _07093_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.13    1.77 v _07094_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    2.01 v _07095_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.37    2.38 ^ _07096_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.36    2.75 v _10911_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.20    2.95 ^ _07610_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    3.08 v _07612_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.34    3.42 ^ _07613_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.24    3.66 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.22    3.89 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.10    3.98 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    4.31 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.20    4.51 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.23    4.73 ^ _08464_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.18    4.91 ^ _08465_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.19    5.10 ^ _08466_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.20    5.29 ^ _09154_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.10    5.40 v _09155_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.26    5.66 ^ _09156_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    5.92 ^ place477/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.18    6.09 ^ _09924_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    6.09 ^ dp.rf.rf[22][30]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           6.09   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ dp.rf.rf[22][30]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -6.09   data arrival time
---------------------------------------------------------
           3.78   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.36 v dp.rf.rf[0][15]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.36 v dp.rf.rf[0][15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.36   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dp.rf.rf[0][15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.36   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
8.1563

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1563

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-1.916310

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-01   8.94e-03   6.25e-07   1.15e-01  40.5%
Combinational          1.02e-01   6.74e-02   1.47e-06   1.69e-01  59.5%
Clock                  0.00e+00   0.00e+00   6.00e-08   6.00e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.08e-01   7.64e-02   2.16e-06   2.84e-01 100.0%
                          73.1%      26.9%       0.0%
