// Seed: 3295707133
module module_0;
  id_1(
      "", id_2
  );
  string id_3;
  assign id_2 = id_3;
  wire id_4, id_5, id_6;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12 = -1;
  id_18 :
  assert property (@(negedge id_10) id_13) id_14 = 1;
  assign id_1[1] = -1 * 1'b0;
  module_0 modCall_1 ();
endmodule
