

================================================================
== Synthesis Summary Report of 'axi4_conv2D'
================================================================
+ General Information: 
    * Date:           Thu Sep 28 12:30:29 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        axi4_conv2D
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                         Modules                        | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |                         & Loops                        | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ axi4_conv2D                                           |     -|  0.21|       91|  910.000|         -|       92|     -|        no|     -|   -|  672 (~0%)|  1198 (1%)|    -|
    | + axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2  |     -|  0.21|       85|  850.000|         -|       85|     -|        no|     -|   -|  563 (~0%)|  1119 (1%)|    -|
    |  o VITIS_LOOP_9_1_VITIS_LOOP_10_2                      |    II|  7.30|       83|  830.000|         9|        5|    16|       yes|     -|   -|          -|          -|    -|
    +--------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| image_in_address0  | 6        |
| image_in_address1  | 6        |
| image_in_q0        | 8        |
| image_in_q1        | 8        |
| image_out_address0 | 4        |
| image_out_d0       | 8        |
| weights_address0   | 4        |
| weights_address1   | 4        |
| weights_q0         | 8        |
| weights_q1         | 8        |
+--------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| bias      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| image_in  | in        | ap_uint<8>* |
| image_out | out       | ap_uint<8>* |
| weights   | in        | ap_int<8>*  |
| bias      | in        | ap_int<32>  |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+--------------------+---------+----------+
| Argument  | HW Interface       | HW Type | HW Usage |
+-----------+--------------------+---------+----------+
| image_in  | image_in_address0  | port    | offset   |
| image_in  | image_in_ce0       | port    |          |
| image_in  | image_in_q0        | port    |          |
| image_in  | image_in_address1  | port    | offset   |
| image_in  | image_in_ce1       | port    |          |
| image_in  | image_in_q1        | port    |          |
| image_out | image_out_address0 | port    | offset   |
| image_out | image_out_ce0      | port    |          |
| image_out | image_out_we0      | port    |          |
| image_out | image_out_d0       | port    |          |
| weights   | weights_address0   | port    | offset   |
| weights   | weights_ce0        | port    |          |
| weights   | weights_q0         | port    |          |
| weights   | weights_address1   | port    | offset   |
| weights   | weights_ce1        | port    |          |
| weights   | weights_q1         | port    |          |
| bias      | bias               | port    |          |
+-----------+--------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                   | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + axi4_conv2D                                          | 0   |        |              |     |        |         |
|  + axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 | 0   |        |              |     |        |         |
|    add_ln9_fu_361_p2                                   | -   |        | add_ln9      | add | fabric | 0       |
|    add_ln9_1_fu_382_p2                                 | -   |        | add_ln9_1    | add | fabric | 0       |
|    add_ln840_15_fu_794_p2                              | -   |        | add_ln840_15 | add | fabric | 0       |
|    add_ln9_2_fu_561_p2                                 | -   |        | add_ln9_2    | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U9                                | -   |        | mul_ln1494   | mul | auto   | 0       |
|    add_ln840_fu_401_p2                                 | -   |        | add_ln840    | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U1                                | -   |        | mul_ln1494_1 | mul | auto   | 0       |
|    add_ln840_1_fu_435_p2                               | -   |        | add_ln840_1  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U2                                | -   |        | mul_ln1494_2 | mul | auto   | 0       |
|    add_ln14_fu_445_p2                                  | -   |        | add_ln14     | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U3                                | -   |        | mul_ln1494_3 | mul | auto   | 0       |
|    add_ln840_2_fu_481_p2                               | -   |        | add_ln840_2  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U4                                | -   |        | mul_ln1494_4 | mul | auto   | 0       |
|    add_ln840_3_fu_491_p2                               | -   |        | add_ln840_3  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U5                                | -   |        | mul_ln1494_5 | mul | auto   | 0       |
|    add_ln14_1_fu_530_p2                                | -   |        | add_ln14_1   | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U6                                | -   |        | mul_ln1494_6 | mul | auto   | 0       |
|    add_ln840_4_fu_541_p2                               | -   |        | add_ln840_4  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U7                                | -   |        | mul_ln1494_7 | mul | auto   | 0       |
|    add_ln840_5_fu_609_p2                               | -   |        | add_ln840_5  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U8                                | -   |        | mul_ln1494_8 | mul | auto   | 0       |
|    add_ln840_6_fu_654_p2                               | -   |        | add_ln840_6  | add | fabric | 0       |
|    add_ln840_7_fu_619_p2                               | -   |        | add_ln840_7  | add | fabric | 0       |
|    add_ln840_8_fu_662_p2                               | -   |        | add_ln840_8  | add | fabric | 0       |
|    add_ln840_10_fu_696_p2                              | -   |        | add_ln840_10 | add | fabric | 0       |
|    add_ln840_11_fu_702_p2                              | -   |        | add_ln840_11 | add | fabric | 0       |
|    add_ln840_12_fu_712_p2                              | -   |        | add_ln840_12 | add | fabric | 0       |
|    add_ln840_13_fu_746_p2                              | -   |        | add_ln840_13 | add | fabric | 0       |
|    add_ln186_1_fu_718_p2                               | -   |        | add_ln186_1  | add | fabric | 0       |
|    ret_V_fu_867_p2                                     | -   |        | ret_V        | add | fabric | 0       |
|    j_V_fu_878_p2                                       | -   |        | j_V          | add | fabric | 0       |
+--------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

