Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fmm_reduce_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj fmm_reduce_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./fmm_reduce_kernel_subsystem -s fmm_reduce_kernel 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fmm_reduce_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_Block_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_Block_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_Block_entry_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_Block_entry_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w64_d3_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w64_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_load_matrix_from_dram_safe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_31ns_31ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32ns_34ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32ns_34ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32s_31ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32s_31ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32s_32s_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32s_32s_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_64ns_31ns_95_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_store_matrix_to_dram_safe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_subsystem/fmm_reduce_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.fmm_reduce_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fmm_reduce_kernel_control_s_axi
Compiling module xil_defaultlib.fmm_reduce_kernel_control_r_s_ax...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_sto...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_mem...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_loa...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_bur...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_thr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_wri...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_rea...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi(C_M...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_st...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_bu...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_th...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_wr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi(C_...
Compiling module xil_defaultlib.fmm_reduce_kernel_entry_proc
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32s_32s_64...
Compiling module xil_defaultlib.fmm_reduce_kernel_Block_entry_pr...
Compiling module xil_defaultlib.fmm_reduce_kernel_Block_entry_pr...
Compiling module xil_defaultlib.fmm_reduce_kernel_flow_control_l...
Compiling module xil_defaultlib.fmm_reduce_kernel_load_matrix_fr...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32s_31ns_6...
Compiling module xil_defaultlib.fmm_reduce_kernel_load_matrix_fr...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_31ns_31ns_...
Compiling module xil_defaultlib.fmm_reduce_kernel_load_matrix_fr...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32ns_34ns_...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32s_32s_32...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_64ns_31ns_...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_store_matrix_t...
Compiling module xil_defaultlib.fmm_reduce_kernel_store_matrix_t...
Compiling module xil_defaultlib.fmm_reduce_kernel_Block_entry_pr...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w64_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w64_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d2_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d2_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w1_d2_S_S...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w1_d2_S_d...
Compiling module xil_defaultlib.fmm_reduce_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=7,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=82)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fmm_reduce_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fmm_reduce_kernel
