

================================================================
== Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Fri Dec 13 13:11:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.419 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |       86|       86|        17|         10|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      532|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      665|    -|
|Register             |        -|     -|      260|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      260|     1197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln149_1_fu_781_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln149_2_fu_798_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln149_3_fu_918_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln149_4_fu_928_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln149_5_fu_970_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln149_6_fu_980_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln149_7_fu_1022_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln149_8_fu_1032_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln149_fu_755_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln152_fu_1102_p2       |         +|   0|  0|  15|           8|           4|
    |add_ln156_1_fu_849_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln156_2_fu_866_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln156_3_fu_938_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln156_4_fu_948_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln156_5_fu_990_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln156_6_fu_1000_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln156_7_fu_1042_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln156_8_fu_1052_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln156_fu_823_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln159_fu_1082_p2       |         +|   0|  0|  15|           8|           4|
    |add_ln165_1_fu_693_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln165_2_fu_882_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln165_3_fu_712_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln165_4_fu_958_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln165_5_fu_894_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln165_6_fu_1010_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln165_7_fu_906_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln165_8_fu_1062_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln165_fu_667_p2        |         +|   0|  0|  12|           5|           5|
    |add_ln169_fu_1133_p2       |         +|   0|  0|  15|           8|           4|
    |add_ln840_fu_651_p2        |         +|   0|  0|  12|           4|           1|
    |ret_V_fu_733_p2            |         -|   0|  0|  13|           6|           6|
    |ap_condition_1089          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1094          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1099          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1103          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1104          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1107          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1112          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_645_p2      |      icmp|   0|  0|   9|           4|           5|
    |or_ln149_fu_787_p2         |        or|   0|  0|   8|           1|           8|
    |or_ln156_fu_855_p2         |        or|   0|  0|   8|           1|           8|
    |or_ln158_fu_1120_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln159_fu_1092_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln165_fu_699_p2         |        or|   0|  0|   8|           1|           8|
    |select_ln158_fu_1124_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln168_1_fu_1145_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln168_fu_1112_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln169_fu_1153_p3    |    select|   0|  0|   2|           1|           1|
    |add_i_i191_fu_813_p2       |       xor|   0|  0|   5|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 532|         266|         167|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  59|         11|    1|         11|
    |ap_done_int                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_storemerge_reg_605      |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_storemerge_reg_605      |   9|          2|    2|          4|
    |ap_sig_allocacmp_bank_V_1                    |   9|          2|    4|          8|
    |bank_V_fu_82                                 |   9|          2|    4|          8|
    |line_buffer_m_0_address0                     |  65|         13|    8|        104|
    |line_buffer_m_0_address1                     |  59|         11|    8|         88|
    |line_buffer_m_0_d0                           |  54|         10|    2|         20|
    |line_buffer_m_0_d1                           |  37|          7|    2|         14|
    |line_buffer_m_1_address0                     |  37|          7|    8|         56|
    |line_buffer_m_1_address1                     |  26|          5|    8|         40|
    |line_buffer_m_1_d0                           |  20|          4|    2|          8|
    |line_buffer_m_1_d1                           |  20|          4|    2|          8|
    |old_word_buffer_m_address0                   |  31|          6|    8|         48|
    |old_word_buffer_m_address1                   |  31|          6|    8|         48|
    |word_buffer_m_address0                       |  59|         11|    8|         88|
    |word_buffer_m_address1                       |  59|         11|    8|         88|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 665|        130|   97|        669|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln149_1_reg_1236                         |   7|   0|    8|          1|
    |add_ln156_1_reg_1258                         |   7|   0|    8|          1|
    |add_ln165_1_reg_1178                         |   7|   0|    8|          1|
    |ap_CS_fsm                                    |  10|   0|   10|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_605      |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_605      |   2|   0|    2|          0|
    |bank_V_fu_82                                 |   4|   0|    4|          0|
    |icmp_ln1027_reg_1174                         |   1|   0|    1|          0|
    |lb_load_reg_1327                             |   1|   0|    1|          0|
    |line_buffer_m_0_addr_10_reg_1445             |   7|   0|    8|          1|
    |line_buffer_m_0_addr_1_reg_1499              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_3_reg_1200              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_4_reg_1295              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_5_reg_1206              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_6_reg_1370              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_7_reg_1300              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_8_reg_1405              |   7|   0|    8|          1|
    |line_buffer_m_0_addr_9_reg_1306              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_10_reg_1479             |   7|   0|    8|          1|
    |line_buffer_m_1_addr_11_reg_1504             |   7|   0|    8|          1|
    |line_buffer_m_1_addr_3_reg_1312              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_4_reg_1217              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_5_reg_1375              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_6_reg_1317              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_7_reg_1410              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_8_reg_1322              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_9_reg_1450              |   7|   0|    8|          1|
    |line_buffer_m_1_addr_reg_1212                |   7|   0|    8|          1|
    |or_ln159_reg_1470                            |   1|   0|    1|          0|
    |rb_load_reg_1334                             |   1|   0|    1|          0|
    |storemerge_reg_605                           |   2|   0|    2|          0|
    |tmp_21_reg_1222                              |   1|   0|    1|          0|
    |word_buffer_m_addr_10_reg_1195               |   7|   0|    8|          1|
    |word_buffer_m_addr_11_reg_1365               |   7|   0|    8|          1|
    |word_buffer_m_addr_13_reg_1285               |   7|   0|    8|          1|
    |word_buffer_m_addr_14_reg_1400               |   7|   0|    8|          1|
    |word_buffer_m_addr_15_reg_1484               |   7|   0|    8|          1|
    |word_buffer_m_addr_16_reg_1290               |   7|   0|    8|          1|
    |word_buffer_m_addr_17_reg_1440               |   7|   0|    8|          1|
    |word_buffer_m_addr_18_reg_1474               |   7|   0|    8|          1|
    |word_buffer_m_addr_1_reg_1280                |   7|   0|    8|          1|
    |word_buffer_m_addr_reg_1190                  |   7|   0|    8|          1|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 260|   0|  292|         32|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_142_4|  return value|
|zext_ln125                  |   in|    4|     ap_none|                              zext_ln125|        scalar|
|word_buffer_m_address0      |  out|    8|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_ce0           |  out|    1|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_q0            |   in|    2|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_address1      |  out|    8|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_ce1           |  out|    1|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_q1            |   in|    2|   ap_memory|                           word_buffer_m|         array|
|line_buffer_m_0_address0    |  out|    8|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_ce0         |  out|    1|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_we0         |  out|    1|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_d0          |  out|    2|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_address1    |  out|    8|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_ce1         |  out|    1|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_we1         |  out|    1|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_0_d1          |  out|    2|   ap_memory|                         line_buffer_m_0|         array|
|line_buffer_m_1_address0    |  out|    8|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_ce0         |  out|    1|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_we0         |  out|    1|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_d0          |  out|    2|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_address1    |  out|    8|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_ce1         |  out|    1|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_we1         |  out|    1|   ap_memory|                         line_buffer_m_1|         array|
|line_buffer_m_1_d1          |  out|    2|   ap_memory|                         line_buffer_m_1|         array|
|rhs                         |   in|    5|     ap_none|                                     rhs|        scalar|
|lb_address0                 |  out|    3|   ap_memory|                                      lb|         array|
|lb_ce0                      |  out|    1|   ap_memory|                                      lb|         array|
|lb_q0                       |   in|    1|   ap_memory|                                      lb|         array|
|rb_address0                 |  out|    3|   ap_memory|                                      rb|         array|
|rb_ce0                      |  out|    1|   ap_memory|                                      rb|         array|
|rb_q0                       |   in|    1|   ap_memory|                                      rb|         array|
|first_wrd                   |   in|    1|     ap_none|                               first_wrd|        scalar|
|old_word_buffer_m_address0  |  out|    8|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_ce0       |  out|    1|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_q0        |   in|    2|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_address1  |  out|    8|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_ce1       |  out|    1|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_q1        |   in|    2|   ap_memory|                       old_word_buffer_m|         array|
+----------------------------+-----+-----+------------+----------------------------------------+--------------+

