

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit31_proc'
================================================================
* Date:           Tue Jun 29 10:38:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.45ns)   --->   "%empty = call { i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V)" [firmware/myproject_axi.cpp:33]   --->   Operation 8 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V_val = extractvalue { i16, i16, i16, i16, i16, i16 } %empty, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 9 'extractvalue' 'out_local_V_data_0_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V_val = extractvalue { i16, i16, i16, i16, i16, i16 } %empty, 1" [firmware/myproject_axi.cpp:33]   --->   Operation 10 'extractvalue' 'out_local_V_data_1_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V_val = extractvalue { i16, i16, i16, i16, i16, i16 } %empty, 2" [firmware/myproject_axi.cpp:33]   --->   Operation 11 'extractvalue' 'out_local_V_data_2_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_local_V_data_3_V_val = extractvalue { i16, i16, i16, i16, i16, i16 } %empty, 3" [firmware/myproject_axi.cpp:33]   --->   Operation 12 'extractvalue' 'out_local_V_data_3_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_local_V_data_4_V_val = extractvalue { i16, i16, i16, i16, i16, i16 } %empty, 4" [firmware/myproject_axi.cpp:33]   --->   Operation 13 'extractvalue' 'out_local_V_data_4_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_local_V_data_5_V_val = extractvalue { i16, i16, i16, i16, i16, i16 } %empty, 5" [firmware/myproject_axi.cpp:33]   --->   Operation 14 'extractvalue' 'out_local_V_data_5_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i16 %out_local_V_data_0_V_val, i16* %tmp_data_V_0, align 2" [firmware/myproject_axi.cpp:33]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i16 %out_local_V_data_1_V_val, i16* %tmp_data_V_1, align 2" [firmware/myproject_axi.cpp:33]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i16 %out_local_V_data_2_V_val, i16* %tmp_data_V_2, align 2" [firmware/myproject_axi.cpp:33]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i16 %out_local_V_data_3_V_val, i16* %tmp_data_V_3, align 2" [firmware/myproject_axi.cpp:33]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "store i16 %out_local_V_data_4_V_val, i16* %tmp_data_V_4, align 2" [firmware/myproject_axi.cpp:33]   --->   Operation 19 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "store i16 %out_local_V_data_5_V_val, i16* %tmp_data_V_5, align 2" [firmware/myproject_axi.cpp:33]   --->   Operation 20 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
empty                    (read         ) [ 00]
out_local_V_data_0_V_val (extractvalue ) [ 00]
out_local_V_data_1_V_val (extractvalue ) [ 00]
out_local_V_data_2_V_val (extractvalue ) [ 00]
out_local_V_data_3_V_val (extractvalue ) [ 00]
out_local_V_data_4_V_val (extractvalue ) [ 00]
out_local_V_data_5_V_val (extractvalue ) [ 00]
store_ln33               (store        ) [ 00]
store_ln33               (store        ) [ 00]
store_ln33               (store        ) [ 00]
store_ln33               (store        ) [ 00]
store_ln33               (store        ) [ 00]
store_ln33               (store        ) [ 00]
ret_ln0                  (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_local_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_local_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_local_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_data_V_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_data_V_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="empty_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="96" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="0" index="2" bw="16" slack="0"/>
<pin id="42" dir="0" index="3" bw="16" slack="0"/>
<pin id="43" dir="0" index="4" bw="16" slack="0"/>
<pin id="44" dir="0" index="5" bw="16" slack="0"/>
<pin id="45" dir="0" index="6" bw="16" slack="0"/>
<pin id="46" dir="1" index="7" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="out_local_V_data_0_V_val_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="96" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_0_V_val/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_local_V_data_1_V_val_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="96" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_1_V_val/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="out_local_V_data_2_V_val_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="96" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_2_V_val/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="out_local_V_data_3_V_val_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="96" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_3_V_val/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="out_local_V_data_4_V_val_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="96" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_4_V_val/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_local_V_data_5_V_val_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="96" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_5_V_val/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln33_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln33_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln33_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln33_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln33_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln33_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="36" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="38" pin=5"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="38" pin=6"/></net>

<net id="57"><net_src comp="38" pin="7"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="38" pin="7"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="38" pin="7"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="38" pin="7"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="38" pin="7"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="38" pin="7"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="54" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="62" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="66" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="70" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="74" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_data_V_0 | {1 }
	Port: tmp_data_V_1 | {1 }
	Port: tmp_data_V_2 | {1 }
	Port: tmp_data_V_3 | {1 }
	Port: tmp_data_V_4 | {1 }
	Port: tmp_data_V_5 | {1 }
 - Input state : 
	Port: Block_myproject_axi_.exit31_proc : out_local_V_data_0_V | {1 }
	Port: Block_myproject_axi_.exit31_proc : out_local_V_data_1_V | {1 }
	Port: Block_myproject_axi_.exit31_proc : out_local_V_data_2_V | {1 }
	Port: Block_myproject_axi_.exit31_proc : out_local_V_data_3_V | {1 }
	Port: Block_myproject_axi_.exit31_proc : out_local_V_data_4_V | {1 }
	Port: Block_myproject_axi_.exit31_proc : out_local_V_data_5_V | {1 }
  - Chain level:
	State 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1
		store_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|   read   |        empty_read_fu_38        |
|----------|--------------------------------|
|          | out_local_V_data_0_V_val_fu_54 |
|          | out_local_V_data_1_V_val_fu_58 |
|extractvalue| out_local_V_data_2_V_val_fu_62 |
|          | out_local_V_data_3_V_val_fu_66 |
|          | out_local_V_data_4_V_val_fu_70 |
|          | out_local_V_data_5_V_val_fu_74 |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
