# VHDL and Xilinx ISE

## Preparation: KomparÃ¡tor

| **A** | **B** | **A>B** | **A=B** | **A<B** |
| :-: | :-: | :-: | :-: | :-: |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |

![and_gates](../../Images/2-1.png)
![and_gates](../../Images/2-2.png)
![and_gates](../../Images/2-3.png)