** Name: two_stage_single_output_op_amp_108_2

.MACRO two_stage_single_output_op_amp_108_2 ibias in1 in2 out sourceNmos sourcePmos
m1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=4e-6 W=10e-6
m2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=4e-6 W=536e-6
m3 ibias ibias sourcePmos sourcePmos pmos4 L=4e-6 W=16e-6
m4 inputVoltageBiasXXpXX2 inputVoltageBiasXXpXX2 sourceTransconductance sourceTransconductance pmos4 L=6e-6 W=10e-6
m5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=1e-6 W=276e-6
m6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=424e-6
m7 inputVoltageBiasXXpXX2 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=4e-6 W=236e-6
m8 out inputVoltageBiasXXnXX1 SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=4e-6 W=375e-6
m9 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=4e-6 W=105e-6
m10 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=4e-6 W=287e-6
m11 FirstStageYinnerSourceLoad2 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=4e-6 W=105e-6
m12 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerSourceLoad2 sourceNmos sourceNmos nmos4 L=6e-6 W=157e-6
m13 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerSourceLoad2 sourceNmos sourceNmos nmos4 L=6e-6 W=157e-6
m14 SecondStageYinnerTransconductance outFirstStage sourceNmos sourceNmos nmos4 L=3e-6 W=284e-6
m15 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=4e-6 W=30e-6
m16 out ibias sourcePmos sourcePmos pmos4 L=4e-6 W=287e-6
m17 outFirstStage inputVoltageBiasXXpXX2 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=6e-6 W=9e-6
m18 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=4e-6 W=405e-6
m19 sourceTransconductance outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=424e-6
m20 FirstStageYinnerSourceLoad2 inputVoltageBiasXXpXX2 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=6e-6 W=9e-6
m21 FirstStageYsourceGCC1 in1 sourceTransconductance sourceTransconductance pmos4 L=5e-6 W=48e-6
m22 FirstStageYsourceGCC2 in2 sourceTransconductance sourceTransconductance pmos4 L=5e-6 W=48e-6
m23 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=276e-6
Capacitor1 out sourceNmos 20e-12
Capacitor2 outFirstStage out 9.5e-12
.EOM two_stage_single_output_op_amp_108_2

** Expected Performance Values: 
** Gain: 129 dB
** Power consumption: 4.12401 mW
** Area: 14352 (mu_m)^2
** Transit frequency: 3.08901 MHz
** Transit frequency with error factor: 3.08892 MHz
** Slew rate: 6.08525 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 122 dB
** VoutMax: 4.63001 V
** VoutMin: 0.300001 V
** VcmMax: 3 V
** VcmMin: 0.950001 V


** Expected Currents: 
** NormalTransistorNmos: 1.36658e+08 muA
** NormalTransistorNmos: 1.13447e+08 muA
** NormalTransistorPmos: -2.5522e+08 muA
** NormalTransistorPmos: -1.90369e+07 muA
** NormalTransistorPmos: -4.99979e+07 muA
** NormalTransistorPmos: -4.99979e+07 muA
** NormalTransistorNmos: 4.99971e+07 muA
** NormalTransistorNmos: 4.99961e+07 muA
** NormalTransistorNmos: 4.99971e+07 muA
** NormalTransistorNmos: 4.99961e+07 muA
** NormalTransistorPmos: -2.13445e+08 muA
** DiodeTransistorPmos: -2.13445e+08 muA
** NormalTransistorPmos: -4.99989e+07 muA
** NormalTransistorPmos: -4.99989e+07 muA
** NormalTransistorNmos: 1.80363e+08 muA
** NormalTransistorNmos: 1.80362e+08 muA
** NormalTransistorPmos: -1.80362e+08 muA
** DiodeTransistorNmos: 2.55221e+08 muA
** DiodeTransistorNmos: 1.90361e+07 muA
** DiodeTransistorPmos: -1.36657e+08 muA
** NormalTransistorPmos: -1.36658e+08 muA
** DiodeTransistorPmos: -1.13446e+08 muA
** DiodeTransistorPmos: -9.99899e+06 muA


** Expected Voltages: 
** ibias: 4.06101  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.705001  V
** inputVoltageBiasXXpXX2: 1.07701  V
** out: 2.5  V
** outFirstStage: 0.555001  V
** outInputVoltageBiasXXpXX1: 3.53801  V
** outSourceVoltageBiasXXpXX1: 4.26901  V
** outVoltageBiasXXnXX0: 0.555001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** sourceTransconductance: 3.60201  V
** innerSourceLoad2: 0.555001  V
** innerTransistorStack1Load2: 0.150001  V
** innerTransistorStack2Load2: 0.150001  V
** sourceGCC1: 3  V
** sourceGCC2: 3  V
** innerTransconductance: 0.150001  V
** inner: 4.26801  V


.END