INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.5 - Xilinx CORE Generator IP GUI Launcher P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil - WARNING:sim:192 - Xco Parameter changed from
   (Coefficient_File,E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/MyData/HDFull.coe
      ) to
   (Coefficient_File,E:\Source\BatDroidV2\SourceFPGA\BatDoidV2\MyData\HDFull.coe
      ) during Recustomization.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <HDFilter> already exists in the output directory.
   Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
WARNING:sim:192 - Xco Parameter changed from
   (Coefficient_File,E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/MyData/HDFull.coe
   ) to
   (Coefficient_File,E:\Source\BatDroidV2\SourceFPGA\BatDoidV2\MyData\HDFull.coe
   ) during Recustomization.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'HDFilter'...
Generating metadata file...
Generating ISE project...
XCO file found: HDFilter.xco
XMDF file found: HDFilter_xmdf.tcl
Adding E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.asy
-view all -origin_type imported
Adding E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.ngc
-view all -origin_type created
Checking file
"E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.ngc" for
project device match ...
File "E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.ngc"
device information matches project device.
Adding E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.sym
-view all -origin_type imported
Adding E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/Source/BatDroidV2/SourceFPGA/BatDoidV2/ipcore_dir/tmp/_cg/HDFilter.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/HDFilter"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'HDFilter'.
