// Seed: 1404108110
module module_0;
  always @(id_1 or posedge id_1) begin : LABEL_0
    assert (1'h0);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  task id_30(input id_31, id_32);
    begin : LABEL_0
      begin : LABEL_0
        id_21 <= 1'b0;
      end
      id_21 <= id_5;
    end
  endtask
  wire id_33;
  and primCall (
      id_1,
      id_11,
      id_12,
      id_14,
      id_15,
      id_18,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_4,
      id_5,
      id_6,
      id_7
  );
  assign id_3[1] = (1);
  assign id_25   = 1;
  wire id_34;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
