

================================================================
== Vitis HLS Report for 'sha3_permutation_1'
================================================================
* Date:           Mon Aug 23 09:42:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.898 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      626|      626|  6.260 us|  6.260 us|  626|  626|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_137_1  |      624|      624|        26|         26|          1|    24|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 26, D = 26, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 28 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 2 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %keccak_context"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%keccak_context_addr = getelementptr i64 %keccak_context, i64 0, i64 1" [keccak256.c:108]   --->   Operation 30 'getelementptr' 'keccak_context_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%keccak_context_addr_1 = getelementptr i64 %keccak_context, i64 0, i64 10" [keccak256.c:114]   --->   Operation 31 'getelementptr' 'keccak_context_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%keccak_context_addr_2 = getelementptr i64 %keccak_context, i64 0, i64 0" [keccak256.c:150]   --->   Operation 32 'getelementptr' 'keccak_context_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%keccak_context_addr_3 = getelementptr i64 %keccak_context, i64 0, i64 5" [keccak256.c:92]   --->   Operation 33 'getelementptr' 'keccak_context_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%keccak_context_addr_4 = getelementptr i64 %keccak_context, i64 0, i64 15" [keccak256.c:92]   --->   Operation 34 'getelementptr' 'keccak_context_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%keccak_context_addr_5 = getelementptr i64 %keccak_context, i64 0, i64 20" [keccak256.c:92]   --->   Operation 35 'getelementptr' 'keccak_context_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%keccak_context_addr_6 = getelementptr i64 %keccak_context, i64 0, i64 6" [keccak256.c:92]   --->   Operation 36 'getelementptr' 'keccak_context_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%keccak_context_addr_7 = getelementptr i64 %keccak_context, i64 0, i64 11" [keccak256.c:92]   --->   Operation 37 'getelementptr' 'keccak_context_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%keccak_context_addr_8 = getelementptr i64 %keccak_context, i64 0, i64 16" [keccak256.c:92]   --->   Operation 38 'getelementptr' 'keccak_context_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%keccak_context_addr_9 = getelementptr i64 %keccak_context, i64 0, i64 21" [keccak256.c:92]   --->   Operation 39 'getelementptr' 'keccak_context_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%keccak_context_addr_10 = getelementptr i64 %keccak_context, i64 0, i64 2" [keccak256.c:91]   --->   Operation 40 'getelementptr' 'keccak_context_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%keccak_context_addr_11 = getelementptr i64 %keccak_context, i64 0, i64 7" [keccak256.c:92]   --->   Operation 41 'getelementptr' 'keccak_context_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%keccak_context_addr_12 = getelementptr i64 %keccak_context, i64 0, i64 12" [keccak256.c:92]   --->   Operation 42 'getelementptr' 'keccak_context_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%keccak_context_addr_13 = getelementptr i64 %keccak_context, i64 0, i64 17" [keccak256.c:92]   --->   Operation 43 'getelementptr' 'keccak_context_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%keccak_context_addr_14 = getelementptr i64 %keccak_context, i64 0, i64 22" [keccak256.c:92]   --->   Operation 44 'getelementptr' 'keccak_context_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%keccak_context_addr_15 = getelementptr i64 %keccak_context, i64 0, i64 3" [keccak256.c:91]   --->   Operation 45 'getelementptr' 'keccak_context_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%keccak_context_addr_16 = getelementptr i64 %keccak_context, i64 0, i64 8" [keccak256.c:92]   --->   Operation 46 'getelementptr' 'keccak_context_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%keccak_context_addr_17 = getelementptr i64 %keccak_context, i64 0, i64 13" [keccak256.c:92]   --->   Operation 47 'getelementptr' 'keccak_context_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%keccak_context_addr_18 = getelementptr i64 %keccak_context, i64 0, i64 18" [keccak256.c:92]   --->   Operation 48 'getelementptr' 'keccak_context_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%keccak_context_addr_19 = getelementptr i64 %keccak_context, i64 0, i64 23" [keccak256.c:92]   --->   Operation 49 'getelementptr' 'keccak_context_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%keccak_context_addr_20 = getelementptr i64 %keccak_context, i64 0, i64 4" [keccak256.c:91]   --->   Operation 50 'getelementptr' 'keccak_context_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%keccak_context_addr_21 = getelementptr i64 %keccak_context, i64 0, i64 9" [keccak256.c:92]   --->   Operation 51 'getelementptr' 'keccak_context_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%keccak_context_addr_22 = getelementptr i64 %keccak_context, i64 0, i64 14" [keccak256.c:92]   --->   Operation 52 'getelementptr' 'keccak_context_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%keccak_context_addr_23 = getelementptr i64 %keccak_context, i64 0, i64 19" [keccak256.c:92]   --->   Operation 53 'getelementptr' 'keccak_context_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%keccak_context_addr_24 = getelementptr i64 %keccak_context, i64 0, i64 24" [keccak256.c:92]   --->   Operation 54 'getelementptr' 'keccak_context_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%br_ln137 = br void" [keccak256.c:137]   --->   Operation 55 'br' 'br_ln137' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%round = phi i5 %add_ln137, void %.split16, i5 0, void" [keccak256.c:137]   --->   Operation 56 'phi' 'round' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.82ns)   --->   "%add_ln137 = add i5 %round, i5 1" [keccak256.c:137]   --->   Operation 57 'add' 'add_ln137' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.72ns)   --->   "%icmp_ln137 = icmp_eq  i5 %round, i5 24" [keccak256.c:137]   --->   Operation 59 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %.split16, void" [keccak256.c:137]   --->   Operation 61 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%round_cast = zext i5 %round" [keccak256.c:137]   --->   Operation 62 'zext' 'round_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.29ns)   --->   "%keccak_context_load = load i6 %keccak_context_addr_2" [keccak256.c:91]   --->   Operation 63 'load' 'keccak_context_load' <Predicate = (!icmp_ln137)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_2 : Operation 64 [2/2] (1.29ns)   --->   "%keccak_context_load_1 = load i6 %keccak_context_addr_3" [keccak256.c:92]   --->   Operation 64 'load' 'keccak_context_load_1' <Predicate = (!icmp_ln137)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%constants_addr = getelementptr i7 %constants, i64 0, i64 %round_cast" [keccak256.c:57]   --->   Operation 65 'getelementptr' 'constants_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (0.73ns)   --->   "%roundInfo = load i7 %constants_addr" [keccak256.c:57]   --->   Operation 66 'load' 'roundInfo' <Predicate = (!icmp_ln137)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 72> <ROM>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 67 [1/2] (1.29ns)   --->   "%keccak_context_load = load i6 %keccak_context_addr_2" [keccak256.c:91]   --->   Operation 67 'load' 'keccak_context_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%keccak_context_load_1 = load i6 %keccak_context_addr_3" [keccak256.c:92]   --->   Operation 68 'load' 'keccak_context_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_3 : Operation 69 [2/2] (1.29ns)   --->   "%keccak_context_load_3 = load i6 %keccak_context_addr_1" [keccak256.c:92]   --->   Operation 69 'load' 'keccak_context_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_3 : Operation 70 [2/2] (1.29ns)   --->   "%keccak_context_load_4 = load i6 %keccak_context_addr_4" [keccak256.c:92]   --->   Operation 70 'load' 'keccak_context_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_3 : Operation 71 [1/2] (0.73ns)   --->   "%roundInfo = load i7 %constants_addr" [keccak256.c:57]   --->   Operation 71 'load' 'roundInfo' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 72> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %roundInfo, i32 6" [keccak256.c:66]   --->   Operation 72 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%result = select i1 %tmp_18, i64 9223372036854775808, i64 0" [keccak256.c:66]   --->   Operation 73 'select' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %roundInfo, i32 5" [keccak256.c:67]   --->   Operation 74 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%result_2 = select i1 %tmp_18, i64 9223372039002259456, i64 2147483648" [keccak256.c:67]   --->   Operation 75 'select' 'result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.43ns) (out node of the LUT)   --->   "%result_3 = select i1 %tmp_19, i64 %result_2, i64 %result" [keccak256.c:67]   --->   Operation 76 'select' 'result_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %roundInfo, i32 4" [keccak256.c:68]   --->   Operation 77 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%or_ln68 = or i64 %result_3, i64 32768" [keccak256.c:68]   --->   Operation 78 'or' 'or_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.43ns) (out node of the LUT)   --->   "%result_4 = select i1 %tmp_20, i64 %or_ln68, i64 %result_3" [keccak256.c:68]   --->   Operation 79 'select' 'result_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node result_6)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %roundInfo, i32 3" [keccak256.c:69]   --->   Operation 80 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node result_6)   --->   "%result_5 = or i64 %result_4, i64 128" [keccak256.c:69]   --->   Operation 81 'or' 'result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.43ns) (out node of the LUT)   --->   "%result_6 = select i1 %tmp_21, i64 %result_5, i64 %result_4" [keccak256.c:69]   --->   Operation 82 'select' 'result_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %roundInfo, i32 2" [keccak256.c:70]   --->   Operation 83 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%or_ln70 = or i64 %result_6, i64 8" [keccak256.c:70]   --->   Operation 84 'or' 'or_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.43ns) (out node of the LUT)   --->   "%result_7 = select i1 %tmp_22, i64 %or_ln70, i64 %result_6" [keccak256.c:70]   --->   Operation 85 'select' 'result_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node result_9)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %roundInfo, i32 1" [keccak256.c:71]   --->   Operation 86 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node result_9)   --->   "%result_8 = or i64 %result_7, i64 2" [keccak256.c:71]   --->   Operation 87 'or' 'result_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.43ns) (out node of the LUT)   --->   "%result_9 = select i1 %tmp_23, i64 %result_8, i64 %result_7" [keccak256.c:71]   --->   Operation 88 'select' 'result_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 89 [1/2] (1.29ns)   --->   "%keccak_context_load_3 = load i6 %keccak_context_addr_1" [keccak256.c:92]   --->   Operation 89 'load' 'keccak_context_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_4 : Operation 90 [1/2] (1.29ns)   --->   "%keccak_context_load_4 = load i6 %keccak_context_addr_4" [keccak256.c:92]   --->   Operation 90 'load' 'keccak_context_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_4 : Operation 91 [2/2] (1.29ns)   --->   "%keccak_context_load_5 = load i6 %keccak_context_addr_5" [keccak256.c:92]   --->   Operation 91 'load' 'keccak_context_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_4 : Operation 92 [2/2] (1.29ns)   --->   "%keccak_context_load_6 = load i6 %keccak_context_addr" [keccak256.c:91]   --->   Operation 92 'load' 'keccak_context_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 93 [1/2] (1.29ns)   --->   "%keccak_context_load_5 = load i6 %keccak_context_addr_5" [keccak256.c:92]   --->   Operation 93 'load' 'keccak_context_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_5 : Operation 94 [1/2] (1.29ns)   --->   "%keccak_context_load_6 = load i6 %keccak_context_addr" [keccak256.c:91]   --->   Operation 94 'load' 'keccak_context_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_5 : Operation 95 [2/2] (1.29ns)   --->   "%keccak_context_load_7 = load i6 %keccak_context_addr_6" [keccak256.c:92]   --->   Operation 95 'load' 'keccak_context_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_5 : Operation 96 [2/2] (1.29ns)   --->   "%keccak_context_load_8 = load i6 %keccak_context_addr_7" [keccak256.c:92]   --->   Operation 96 'load' 'keccak_context_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 97 [1/2] (1.29ns)   --->   "%keccak_context_load_7 = load i6 %keccak_context_addr_6" [keccak256.c:92]   --->   Operation 97 'load' 'keccak_context_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_6 : Operation 98 [1/2] (1.29ns)   --->   "%keccak_context_load_8 = load i6 %keccak_context_addr_7" [keccak256.c:92]   --->   Operation 98 'load' 'keccak_context_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_6 : Operation 99 [2/2] (1.29ns)   --->   "%keccak_context_load_9 = load i6 %keccak_context_addr_8" [keccak256.c:92]   --->   Operation 99 'load' 'keccak_context_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_6 : Operation 100 [2/2] (1.29ns)   --->   "%keccak_context_load_10 = load i6 %keccak_context_addr_9" [keccak256.c:92]   --->   Operation 100 'load' 'keccak_context_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 101 [1/2] (1.29ns)   --->   "%keccak_context_load_9 = load i6 %keccak_context_addr_8" [keccak256.c:92]   --->   Operation 101 'load' 'keccak_context_load_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_7 : Operation 102 [1/2] (1.29ns)   --->   "%keccak_context_load_10 = load i6 %keccak_context_addr_9" [keccak256.c:92]   --->   Operation 102 'load' 'keccak_context_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_7 : Operation 103 [2/2] (1.29ns)   --->   "%keccak_context_load_2 = load i6 %keccak_context_addr_10" [keccak256.c:91]   --->   Operation 103 'load' 'keccak_context_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_7 : Operation 104 [2/2] (1.29ns)   --->   "%keccak_context_load_11 = load i6 %keccak_context_addr_11" [keccak256.c:92]   --->   Operation 104 'load' 'keccak_context_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 105 [1/2] (1.29ns)   --->   "%keccak_context_load_2 = load i6 %keccak_context_addr_10" [keccak256.c:91]   --->   Operation 105 'load' 'keccak_context_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_8 : Operation 106 [1/2] (1.29ns)   --->   "%keccak_context_load_11 = load i6 %keccak_context_addr_11" [keccak256.c:92]   --->   Operation 106 'load' 'keccak_context_load_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_8 : Operation 107 [2/2] (1.29ns)   --->   "%keccak_context_load_12 = load i6 %keccak_context_addr_12" [keccak256.c:92]   --->   Operation 107 'load' 'keccak_context_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_8 : Operation 108 [2/2] (1.29ns)   --->   "%keccak_context_load_13 = load i6 %keccak_context_addr_13" [keccak256.c:92]   --->   Operation 108 'load' 'keccak_context_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 109 [1/2] (1.29ns)   --->   "%keccak_context_load_12 = load i6 %keccak_context_addr_12" [keccak256.c:92]   --->   Operation 109 'load' 'keccak_context_load_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_9 : Operation 110 [1/2] (1.29ns)   --->   "%keccak_context_load_13 = load i6 %keccak_context_addr_13" [keccak256.c:92]   --->   Operation 110 'load' 'keccak_context_load_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_9 : Operation 111 [2/2] (1.29ns)   --->   "%keccak_context_load_14 = load i6 %keccak_context_addr_14" [keccak256.c:92]   --->   Operation 111 'load' 'keccak_context_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_9 : Operation 112 [2/2] (1.29ns)   --->   "%keccak_context_load_15 = load i6 %keccak_context_addr_15" [keccak256.c:91]   --->   Operation 112 'load' 'keccak_context_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 113 [1/2] (1.29ns)   --->   "%keccak_context_load_14 = load i6 %keccak_context_addr_14" [keccak256.c:92]   --->   Operation 113 'load' 'keccak_context_load_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_10 : Operation 114 [1/2] (1.29ns)   --->   "%keccak_context_load_15 = load i6 %keccak_context_addr_15" [keccak256.c:91]   --->   Operation 114 'load' 'keccak_context_load_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_10 : Operation 115 [2/2] (1.29ns)   --->   "%keccak_context_load_16 = load i6 %keccak_context_addr_16" [keccak256.c:92]   --->   Operation 115 'load' 'keccak_context_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_10 : Operation 116 [2/2] (1.29ns)   --->   "%keccak_context_load_17 = load i6 %keccak_context_addr_17" [keccak256.c:92]   --->   Operation 116 'load' 'keccak_context_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 117 [1/2] (1.29ns)   --->   "%keccak_context_load_16 = load i6 %keccak_context_addr_16" [keccak256.c:92]   --->   Operation 117 'load' 'keccak_context_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_11 : Operation 118 [1/2] (1.29ns)   --->   "%keccak_context_load_17 = load i6 %keccak_context_addr_17" [keccak256.c:92]   --->   Operation 118 'load' 'keccak_context_load_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_11 : Operation 119 [2/2] (1.29ns)   --->   "%keccak_context_load_18 = load i6 %keccak_context_addr_18" [keccak256.c:92]   --->   Operation 119 'load' 'keccak_context_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_11 : Operation 120 [2/2] (1.29ns)   --->   "%keccak_context_load_19 = load i6 %keccak_context_addr_19" [keccak256.c:92]   --->   Operation 120 'load' 'keccak_context_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 121 [1/2] (1.29ns)   --->   "%keccak_context_load_18 = load i6 %keccak_context_addr_18" [keccak256.c:92]   --->   Operation 121 'load' 'keccak_context_load_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_12 : Operation 122 [1/2] (1.29ns)   --->   "%keccak_context_load_19 = load i6 %keccak_context_addr_19" [keccak256.c:92]   --->   Operation 122 'load' 'keccak_context_load_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_12 : Operation 123 [2/2] (1.29ns)   --->   "%keccak_context_load_20 = load i6 %keccak_context_addr_20" [keccak256.c:91]   --->   Operation 123 'load' 'keccak_context_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_12 : Operation 124 [2/2] (1.29ns)   --->   "%keccak_context_load_21 = load i6 %keccak_context_addr_21" [keccak256.c:92]   --->   Operation 124 'load' 'keccak_context_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 125 [1/2] (1.29ns)   --->   "%keccak_context_load_20 = load i6 %keccak_context_addr_20" [keccak256.c:91]   --->   Operation 125 'load' 'keccak_context_load_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_13 : Operation 126 [1/2] (1.29ns)   --->   "%keccak_context_load_21 = load i6 %keccak_context_addr_21" [keccak256.c:92]   --->   Operation 126 'load' 'keccak_context_load_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_13 : Operation 127 [2/2] (1.29ns)   --->   "%keccak_context_load_22 = load i6 %keccak_context_addr_22" [keccak256.c:92]   --->   Operation 127 'load' 'keccak_context_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_13 : Operation 128 [2/2] (1.29ns)   --->   "%keccak_context_load_23 = load i6 %keccak_context_addr_23" [keccak256.c:92]   --->   Operation 128 'load' 'keccak_context_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 129 [1/2] (1.29ns)   --->   "%keccak_context_load_22 = load i6 %keccak_context_addr_22" [keccak256.c:92]   --->   Operation 129 'load' 'keccak_context_load_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_14 : Operation 130 [1/2] (1.29ns)   --->   "%keccak_context_load_23 = load i6 %keccak_context_addr_23" [keccak256.c:92]   --->   Operation 130 'load' 'keccak_context_load_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_14 : Operation 131 [2/2] (1.29ns)   --->   "%keccak_context_load_24 = load i6 %keccak_context_addr_24" [keccak256.c:92]   --->   Operation 131 'load' 'keccak_context_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_3)   --->   "%xor_ln92 = xor i64 %keccak_context_load_3, i64 %keccak_context_load_4" [keccak256.c:92]   --->   Operation 132 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_3)   --->   "%xor_ln92_1 = xor i64 %keccak_context_load_1, i64 %keccak_context_load_5" [keccak256.c:92]   --->   Operation 133 'xor' 'xor_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_3)   --->   "%xor_ln92_2 = xor i64 %xor_ln92_1, i64 %keccak_context_load" [keccak256.c:92]   --->   Operation 134 'xor' 'xor_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln92_3 = xor i64 %xor_ln92_2, i64 %xor_ln92" [keccak256.c:92]   --->   Operation 135 'xor' 'xor_ln92_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_7)   --->   "%xor_ln92_4 = xor i64 %keccak_context_load_8, i64 %keccak_context_load_9" [keccak256.c:92]   --->   Operation 136 'xor' 'xor_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_7)   --->   "%xor_ln92_5 = xor i64 %keccak_context_load_7, i64 %keccak_context_load_10" [keccak256.c:92]   --->   Operation 137 'xor' 'xor_ln92_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_7)   --->   "%xor_ln92_6 = xor i64 %xor_ln92_5, i64 %keccak_context_load_6" [keccak256.c:92]   --->   Operation 138 'xor' 'xor_ln92_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln92_7 = xor i64 %xor_ln92_6, i64 %xor_ln92_4" [keccak256.c:92]   --->   Operation 139 'xor' 'xor_ln92_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_11)   --->   "%xor_ln92_8 = xor i64 %keccak_context_load_12, i64 %keccak_context_load_13" [keccak256.c:92]   --->   Operation 140 'xor' 'xor_ln92_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_11)   --->   "%xor_ln92_9 = xor i64 %keccak_context_load_11, i64 %keccak_context_load_14" [keccak256.c:92]   --->   Operation 141 'xor' 'xor_ln92_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_11)   --->   "%xor_ln92_10 = xor i64 %xor_ln92_9, i64 %keccak_context_load_2" [keccak256.c:92]   --->   Operation 142 'xor' 'xor_ln92_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln92_11 = xor i64 %xor_ln92_10, i64 %xor_ln92_8" [keccak256.c:92]   --->   Operation 143 'xor' 'xor_ln92_11' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_15)   --->   "%xor_ln92_12 = xor i64 %keccak_context_load_17, i64 %keccak_context_load_18" [keccak256.c:92]   --->   Operation 144 'xor' 'xor_ln92_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_15)   --->   "%xor_ln92_13 = xor i64 %keccak_context_load_16, i64 %keccak_context_load_19" [keccak256.c:92]   --->   Operation 145 'xor' 'xor_ln92_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_15)   --->   "%xor_ln92_14 = xor i64 %xor_ln92_13, i64 %keccak_context_load_15" [keccak256.c:92]   --->   Operation 146 'xor' 'xor_ln92_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln92_15 = xor i64 %xor_ln92_14, i64 %xor_ln92_12" [keccak256.c:92]   --->   Operation 147 'xor' 'xor_ln92_15' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/2] (1.29ns)   --->   "%keccak_context_load_24 = load i6 %keccak_context_addr_24" [keccak256.c:92]   --->   Operation 148 'load' 'keccak_context_load_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_15 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_19)   --->   "%xor_ln92_16 = xor i64 %keccak_context_load_22, i64 %keccak_context_load_23" [keccak256.c:92]   --->   Operation 149 'xor' 'xor_ln92_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_19)   --->   "%xor_ln92_17 = xor i64 %keccak_context_load_21, i64 %keccak_context_load_24" [keccak256.c:92]   --->   Operation 150 'xor' 'xor_ln92_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_19)   --->   "%xor_ln92_18 = xor i64 %xor_ln92_17, i64 %keccak_context_load_20" [keccak256.c:92]   --->   Operation 151 'xor' 'xor_ln92_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln92_19 = xor i64 %xor_ln92_18, i64 %xor_ln92_16" [keccak256.c:92]   --->   Operation 152 'xor' 'xor_ln92_19' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %xor_ln92_7" [keccak256.c:96]   --->   Operation 153 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln92_7, i32 63" [keccak256.c:96]   --->   Operation 154 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln96, i1 %tmp" [keccak256.c:96]   --->   Operation 155 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.32ns)   --->   "%xor_ln96 = xor i64 %xor_ln92_19, i64 %or_ln" [keccak256.c:96]   --->   Operation 156 'xor' 'xor_ln96' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %xor_ln92_11" [keccak256.c:96]   --->   Operation 157 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln92_11, i32 63" [keccak256.c:96]   --->   Operation 158 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln96_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln96_1, i1 %tmp_13" [keccak256.c:96]   --->   Operation 159 'bitconcatenate' 'or_ln96_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.32ns)   --->   "%xor_ln96_1 = xor i64 %xor_ln92_3, i64 %or_ln96_1" [keccak256.c:96]   --->   Operation 160 'xor' 'xor_ln96_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %xor_ln92_15" [keccak256.c:96]   --->   Operation 161 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln92_15, i32 63" [keccak256.c:96]   --->   Operation 162 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln96_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln96_2, i1 %tmp_14" [keccak256.c:96]   --->   Operation 163 'bitconcatenate' 'or_ln96_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.32ns)   --->   "%xor_ln96_2 = xor i64 %xor_ln92_7, i64 %or_ln96_2" [keccak256.c:96]   --->   Operation 164 'xor' 'xor_ln96_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %xor_ln92_19" [keccak256.c:96]   --->   Operation 165 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln92_19, i32 63" [keccak256.c:96]   --->   Operation 166 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln96_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln96_3, i1 %tmp_15" [keccak256.c:96]   --->   Operation 167 'bitconcatenate' 'or_ln96_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.32ns)   --->   "%xor_ln96_3 = xor i64 %xor_ln92_11, i64 %or_ln96_3" [keccak256.c:96]   --->   Operation 168 'xor' 'xor_ln96_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %xor_ln92_3" [keccak256.c:96]   --->   Operation 169 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln92_3, i32 63" [keccak256.c:96]   --->   Operation 170 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln96_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln96_4, i1 %tmp_16" [keccak256.c:96]   --->   Operation 171 'bitconcatenate' 'or_ln96_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.32ns)   --->   "%xor_ln96_4 = xor i64 %xor_ln92_15, i64 %or_ln96_4" [keccak256.c:96]   --->   Operation 172 'xor' 'xor_ln96_4' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.32ns)   --->   "%xor_ln101 = xor i64 %keccak_context_load, i64 %xor_ln96" [keccak256.c:101]   --->   Operation 173 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.32ns)   --->   "%xor_ln101_1 = xor i64 %keccak_context_load_1, i64 %xor_ln96" [keccak256.c:101]   --->   Operation 174 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.32ns)   --->   "%xor_ln101_2 = xor i64 %keccak_context_load_3, i64 %xor_ln96" [keccak256.c:101]   --->   Operation 175 'xor' 'xor_ln101_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.32ns)   --->   "%xor_ln101_3 = xor i64 %keccak_context_load_4, i64 %xor_ln96" [keccak256.c:101]   --->   Operation 176 'xor' 'xor_ln101_3' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.32ns)   --->   "%xor_ln101_4 = xor i64 %keccak_context_load_5, i64 %xor_ln96" [keccak256.c:101]   --->   Operation 177 'xor' 'xor_ln101_4' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.32ns)   --->   "%xor_ln101_5 = xor i64 %keccak_context_load_6, i64 %xor_ln96_1" [keccak256.c:101]   --->   Operation 178 'xor' 'xor_ln101_5' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.32ns)   --->   "%xor_ln101_6 = xor i64 %keccak_context_load_7, i64 %xor_ln96_1" [keccak256.c:101]   --->   Operation 179 'xor' 'xor_ln101_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.32ns)   --->   "%xor_ln101_7 = xor i64 %keccak_context_load_8, i64 %xor_ln96_1" [keccak256.c:101]   --->   Operation 180 'xor' 'xor_ln101_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.32ns)   --->   "%xor_ln101_8 = xor i64 %keccak_context_load_9, i64 %xor_ln96_1" [keccak256.c:101]   --->   Operation 181 'xor' 'xor_ln101_8' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.32ns)   --->   "%xor_ln101_9 = xor i64 %keccak_context_load_10, i64 %xor_ln96_1" [keccak256.c:101]   --->   Operation 182 'xor' 'xor_ln101_9' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.32ns)   --->   "%xor_ln101_10 = xor i64 %keccak_context_load_2, i64 %xor_ln96_2" [keccak256.c:101]   --->   Operation 183 'xor' 'xor_ln101_10' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.32ns)   --->   "%xor_ln101_11 = xor i64 %keccak_context_load_11, i64 %xor_ln96_2" [keccak256.c:101]   --->   Operation 184 'xor' 'xor_ln101_11' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.32ns)   --->   "%xor_ln101_12 = xor i64 %keccak_context_load_12, i64 %xor_ln96_2" [keccak256.c:101]   --->   Operation 185 'xor' 'xor_ln101_12' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.32ns)   --->   "%xor_ln101_13 = xor i64 %keccak_context_load_13, i64 %xor_ln96_2" [keccak256.c:101]   --->   Operation 186 'xor' 'xor_ln101_13' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.32ns)   --->   "%xor_ln101_14 = xor i64 %keccak_context_load_14, i64 %xor_ln96_2" [keccak256.c:101]   --->   Operation 187 'xor' 'xor_ln101_14' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.32ns)   --->   "%xor_ln101_15 = xor i64 %keccak_context_load_15, i64 %xor_ln96_3" [keccak256.c:101]   --->   Operation 188 'xor' 'xor_ln101_15' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.32ns)   --->   "%xor_ln101_16 = xor i64 %keccak_context_load_16, i64 %xor_ln96_3" [keccak256.c:101]   --->   Operation 189 'xor' 'xor_ln101_16' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.32ns)   --->   "%xor_ln101_17 = xor i64 %keccak_context_load_17, i64 %xor_ln96_3" [keccak256.c:101]   --->   Operation 190 'xor' 'xor_ln101_17' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.32ns)   --->   "%xor_ln101_18 = xor i64 %keccak_context_load_18, i64 %xor_ln96_3" [keccak256.c:101]   --->   Operation 191 'xor' 'xor_ln101_18' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.32ns)   --->   "%xor_ln101_19 = xor i64 %keccak_context_load_19, i64 %xor_ln96_3" [keccak256.c:101]   --->   Operation 192 'xor' 'xor_ln101_19' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.32ns)   --->   "%xor_ln101_20 = xor i64 %keccak_context_load_20, i64 %xor_ln96_4" [keccak256.c:101]   --->   Operation 193 'xor' 'xor_ln101_20' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.32ns)   --->   "%xor_ln101_21 = xor i64 %keccak_context_load_21, i64 %xor_ln96_4" [keccak256.c:101]   --->   Operation 194 'xor' 'xor_ln101_21' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.32ns)   --->   "%xor_ln101_22 = xor i64 %keccak_context_load_22, i64 %xor_ln96_4" [keccak256.c:101]   --->   Operation 195 'xor' 'xor_ln101_22' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.32ns)   --->   "%xor_ln101_23 = xor i64 %keccak_context_load_23, i64 %xor_ln96_4" [keccak256.c:101]   --->   Operation 196 'xor' 'xor_ln101_23' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.32ns)   --->   "%xor_ln101_24 = xor i64 %keccak_context_load_24, i64 %xor_ln96_4" [keccak256.c:101]   --->   Operation 197 'xor' 'xor_ln101_24' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %xor_ln101_5" [keccak256.c:143]   --->   Operation 198 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln101_5, i32 63" [keccak256.c:143]   --->   Operation 199 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i64 %xor_ln101_10" [keccak256.c:143]   --->   Operation 200 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln143_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %xor_ln101_10, i32 2, i32 63" [keccak256.c:143]   --->   Operation 201 'partselect' 'lshr_ln143_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i64 %xor_ln101_15" [keccak256.c:143]   --->   Operation 202 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%lshr_ln143_2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %xor_ln101_15, i32 36, i32 63" [keccak256.c:143]   --->   Operation 203 'partselect' 'lshr_ln143_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln143_3 = trunc i64 %xor_ln101_20" [keccak256.c:143]   --->   Operation 204 'trunc' 'trunc_ln143_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln143_3 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %xor_ln101_20, i32 37, i32 63" [keccak256.c:143]   --->   Operation 205 'partselect' 'lshr_ln143_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln143_4 = trunc i64 %xor_ln101_1" [keccak256.c:143]   --->   Operation 206 'trunc' 'trunc_ln143_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%lshr_ln143_4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %xor_ln101_1, i32 28, i32 63" [keccak256.c:143]   --->   Operation 207 'partselect' 'lshr_ln143_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln143_5 = trunc i64 %xor_ln101_6" [keccak256.c:143]   --->   Operation 208 'trunc' 'trunc_ln143_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%lshr_ln143_5 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %xor_ln101_6, i32 20, i32 63" [keccak256.c:143]   --->   Operation 209 'partselect' 'lshr_ln143_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln143_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln143_5, i44 %lshr_ln143_5" [keccak256.c:143]   --->   Operation 210 'bitconcatenate' 'or_ln143_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln143_6 = trunc i64 %xor_ln101_11" [keccak256.c:143]   --->   Operation 211 'trunc' 'trunc_ln143_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln143_6 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %xor_ln101_11, i32 58, i32 63" [keccak256.c:143]   --->   Operation 212 'partselect' 'lshr_ln143_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln143_7 = trunc i64 %xor_ln101_16" [keccak256.c:143]   --->   Operation 213 'trunc' 'trunc_ln143_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln143_7 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %xor_ln101_16, i32 9, i32 63" [keccak256.c:143]   --->   Operation 214 'partselect' 'lshr_ln143_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln143_8 = trunc i64 %xor_ln101_21" [keccak256.c:143]   --->   Operation 215 'trunc' 'trunc_ln143_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%lshr_ln143_8 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %xor_ln101_21, i32 44, i32 63" [keccak256.c:143]   --->   Operation 216 'partselect' 'lshr_ln143_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln143_9 = trunc i64 %xor_ln101_2" [keccak256.c:143]   --->   Operation 217 'trunc' 'trunc_ln143_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%lshr_ln143_9 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %xor_ln101_2, i32 61, i32 63" [keccak256.c:143]   --->   Operation 218 'partselect' 'lshr_ln143_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln143_10 = trunc i64 %xor_ln101_7" [keccak256.c:143]   --->   Operation 219 'trunc' 'trunc_ln143_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%lshr_ln143_s = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %xor_ln101_7, i32 54, i32 63" [keccak256.c:143]   --->   Operation 220 'partselect' 'lshr_ln143_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln143_11 = trunc i64 %xor_ln101_12" [keccak256.c:143]   --->   Operation 221 'trunc' 'trunc_ln143_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%lshr_ln143_10 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %xor_ln101_12, i32 21, i32 63" [keccak256.c:143]   --->   Operation 222 'partselect' 'lshr_ln143_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln143_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln143_11, i43 %lshr_ln143_10" [keccak256.c:143]   --->   Operation 223 'bitconcatenate' 'or_ln143_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln143_12 = trunc i64 %xor_ln101_17" [keccak256.c:143]   --->   Operation 224 'trunc' 'trunc_ln143_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%lshr_ln143_11 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %xor_ln101_17, i32 39, i32 63" [keccak256.c:143]   --->   Operation 225 'partselect' 'lshr_ln143_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln143_13 = trunc i64 %xor_ln101_22" [keccak256.c:143]   --->   Operation 226 'trunc' 'trunc_ln143_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%lshr_ln143_12 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %xor_ln101_22, i32 25, i32 63" [keccak256.c:143]   --->   Operation 227 'partselect' 'lshr_ln143_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln143_14 = trunc i64 %xor_ln101_3" [keccak256.c:143]   --->   Operation 228 'trunc' 'trunc_ln143_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%lshr_ln143_13 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %xor_ln101_3, i32 23, i32 63" [keccak256.c:143]   --->   Operation 229 'partselect' 'lshr_ln143_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln143_15 = trunc i64 %xor_ln101_8" [keccak256.c:143]   --->   Operation 230 'trunc' 'trunc_ln143_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%lshr_ln143_14 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %xor_ln101_8, i32 19, i32 63" [keccak256.c:143]   --->   Operation 231 'partselect' 'lshr_ln143_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln143_16 = trunc i64 %xor_ln101_13" [keccak256.c:143]   --->   Operation 232 'trunc' 'trunc_ln143_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln143_15 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %xor_ln101_13, i32 49, i32 63" [keccak256.c:143]   --->   Operation 233 'partselect' 'lshr_ln143_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln143_17 = trunc i64 %xor_ln101_18" [keccak256.c:143]   --->   Operation 234 'trunc' 'trunc_ln143_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%lshr_ln143_16 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %xor_ln101_18, i32 43, i32 63" [keccak256.c:143]   --->   Operation 235 'partselect' 'lshr_ln143_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln143_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln143_17, i21 %lshr_ln143_16" [keccak256.c:143]   --->   Operation 236 'bitconcatenate' 'or_ln143_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln143_18 = trunc i64 %xor_ln101_23" [keccak256.c:143]   --->   Operation 237 'trunc' 'trunc_ln143_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln143_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %xor_ln101_23, i32 56, i32 63" [keccak256.c:143]   --->   Operation 238 'partselect' 'lshr_ln143_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln143_19 = trunc i64 %xor_ln101_4" [keccak256.c:143]   --->   Operation 239 'trunc' 'trunc_ln143_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%lshr_ln143_18 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %xor_ln101_4, i32 46, i32 63" [keccak256.c:143]   --->   Operation 240 'partselect' 'lshr_ln143_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln143_20 = trunc i64 %xor_ln101_9" [keccak256.c:143]   --->   Operation 241 'trunc' 'trunc_ln143_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%lshr_ln143_19 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %xor_ln101_9, i32 62, i32 63" [keccak256.c:143]   --->   Operation 242 'partselect' 'lshr_ln143_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln143_21 = trunc i64 %xor_ln101_14" [keccak256.c:143]   --->   Operation 243 'trunc' 'trunc_ln143_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%lshr_ln143_20 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %xor_ln101_14, i32 3, i32 63" [keccak256.c:143]   --->   Operation 244 'partselect' 'lshr_ln143_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln143_22 = trunc i64 %xor_ln101_19" [keccak256.c:143]   --->   Operation 245 'trunc' 'trunc_ln143_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%lshr_ln143_21 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %xor_ln101_19, i32 8, i32 63" [keccak256.c:143]   --->   Operation 246 'partselect' 'lshr_ln143_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln143_23 = trunc i64 %xor_ln101_24" [keccak256.c:143]   --->   Operation 247 'trunc' 'trunc_ln143_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%lshr_ln143_22 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %xor_ln101_24, i32 50, i32 63" [keccak256.c:143]   --->   Operation 248 'partselect' 'lshr_ln143_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln143_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln143_23, i14 %lshr_ln143_22" [keccak256.c:143]   --->   Operation 249 'bitconcatenate' 'or_ln143_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150)   --->   "%xor_ln126 = xor i64 %or_ln143_5, i64 18446744073709551615" [keccak256.c:126]   --->   Operation 250 'xor' 'xor_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150)   --->   "%and_ln126 = and i64 %or_ln143_10, i64 %xor_ln126" [keccak256.c:126]   --->   Operation 251 'and' 'and_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_1)   --->   "%xor_ln127 = xor i64 %or_ln143_10, i64 18446744073709551615" [keccak256.c:127]   --->   Operation 252 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_1)   --->   "%and_ln127 = and i64 %or_ln143_16, i64 %xor_ln127" [keccak256.c:127]   --->   Operation 253 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln127_1 = xor i64 %or_ln143_5, i64 %and_ln127" [keccak256.c:127]   --->   Operation 254 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (1.29ns)   --->   "%store_ln127 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr, i64 %xor_ln127_1, i8 255" [keccak256.c:127]   --->   Operation 255 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_15 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_1)   --->   "%xor_ln128 = xor i64 %or_ln143_16, i64 18446744073709551615" [keccak256.c:128]   --->   Operation 256 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_1)   --->   "%and_ln128 = and i64 %or_ln143_22, i64 %xor_ln128" [keccak256.c:128]   --->   Operation 257 'and' 'and_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln128_1 = xor i64 %or_ln143_10, i64 %and_ln128" [keccak256.c:128]   --->   Operation 258 'xor' 'xor_ln128_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (1.29ns)   --->   "%store_ln128 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_10, i64 %xor_ln128_1, i8 255" [keccak256.c:128]   --->   Operation 259 'store' 'store_ln128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_1)   --->   "%xor_ln129 = xor i64 %or_ln143_22, i64 18446744073709551615" [keccak256.c:129]   --->   Operation 260 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_1)   --->   "%and_ln129 = and i64 %xor_ln101, i64 %xor_ln129" [keccak256.c:129]   --->   Operation 261 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln129_1 = xor i64 %or_ln143_16, i64 %and_ln129" [keccak256.c:129]   --->   Operation 262 'xor' 'xor_ln129_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_1)   --->   "%xor_ln130 = xor i64 %xor_ln101, i64 18446744073709551615" [keccak256.c:130]   --->   Operation 263 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_1)   --->   "%and_ln130 = and i64 %or_ln143_5, i64 %xor_ln130" [keccak256.c:130]   --->   Operation 264 'and' 'and_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln130_1 = xor i64 %or_ln143_22, i64 %and_ln130" [keccak256.c:130]   --->   Operation 265 'xor' 'xor_ln130_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150)   --->   "%trunc_ln65 = trunc i7 %roundInfo" [keccak256.c:65]   --->   Operation 266 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150)   --->   "%or_ln72 = or i64 %result_9, i64 1" [keccak256.c:72]   --->   Operation 267 'or' 'or_ln72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150)   --->   "%result_10 = select i1 %trunc_ln65, i64 %or_ln72, i64 %result_9" [keccak256.c:72]   --->   Operation 268 'select' 'result_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln150)   --->   "%xor_ln150_1 = xor i64 %xor_ln101, i64 %result_10" [keccak256.c:150]   --->   Operation 269 'xor' 'xor_ln150_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.43ns) (out node of the LUT)   --->   "%xor_ln150 = xor i64 %xor_ln150_1, i64 %and_ln126" [keccak256.c:150]   --->   Operation 270 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.43> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 271 [1/1] (1.29ns)   --->   "%store_ln129 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_15, i64 %xor_ln129_1, i8 255" [keccak256.c:129]   --->   Operation 271 'store' 'store_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_16 : Operation 272 [1/1] (1.29ns)   --->   "%store_ln130 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_20, i64 %xor_ln130_1, i8 255" [keccak256.c:130]   --->   Operation 272 'store' 'store_ln130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 17 <SV = 16> <Delay = 1.62>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln143_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln143_2, i28 %lshr_ln143_2" [keccak256.c:143]   --->   Operation 273 'bitconcatenate' 'or_ln143_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln143_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln143_8, i20 %lshr_ln143_8" [keccak256.c:143]   --->   Operation 274 'bitconcatenate' 'or_ln143_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln143_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln143_9, i3 %lshr_ln143_9" [keccak256.c:143]   --->   Operation 275 'bitconcatenate' 'or_ln143_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln143_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln143_15, i45 %lshr_ln143_14" [keccak256.c:143]   --->   Operation 276 'bitconcatenate' 'or_ln143_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln143_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln143_21, i61 %lshr_ln143_20" [keccak256.c:143]   --->   Operation 277 'bitconcatenate' 'or_ln143_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_5)   --->   "%xor_ln126_1 = xor i64 %or_ln143_8, i64 18446744073709551615" [keccak256.c:126]   --->   Operation 278 'xor' 'xor_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_5)   --->   "%and_ln126_1 = and i64 %or_ln143_9, i64 %xor_ln126_1" [keccak256.c:126]   --->   Operation 279 'and' 'and_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln126_5 = xor i64 %and_ln126_1, i64 %or_ln143_2" [keccak256.c:126]   --->   Operation 280 'xor' 'xor_ln126_5' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (1.29ns)   --->   "%store_ln126 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_3, i64 %xor_ln126_5, i8 255" [keccak256.c:126]   --->   Operation 281 'store' 'store_ln126' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_6)   --->   "%xor_ln127_5 = xor i64 %or_ln143_9, i64 18446744073709551615" [keccak256.c:127]   --->   Operation 282 'xor' 'xor_ln127_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_6)   --->   "%and_ln127_1 = and i64 %or_ln143_14, i64 %xor_ln127_5" [keccak256.c:127]   --->   Operation 283 'and' 'and_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln127_6 = xor i64 %or_ln143_8, i64 %and_ln127_1" [keccak256.c:127]   --->   Operation 284 'xor' 'xor_ln127_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (1.29ns)   --->   "%store_ln127 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_6, i64 %xor_ln127_6, i8 255" [keccak256.c:127]   --->   Operation 285 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_17 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_6)   --->   "%xor_ln128_5 = xor i64 %or_ln143_14, i64 18446744073709551615" [keccak256.c:128]   --->   Operation 286 'xor' 'xor_ln128_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_6)   --->   "%and_ln128_1 = and i64 %or_ln143_20, i64 %xor_ln128_5" [keccak256.c:128]   --->   Operation 287 'and' 'and_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln128_6 = xor i64 %or_ln143_9, i64 %and_ln128_1" [keccak256.c:128]   --->   Operation 288 'xor' 'xor_ln128_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_6)   --->   "%xor_ln129_5 = xor i64 %or_ln143_20, i64 18446744073709551615" [keccak256.c:129]   --->   Operation 289 'xor' 'xor_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_6)   --->   "%and_ln129_1 = and i64 %or_ln143_2, i64 %xor_ln129_5" [keccak256.c:129]   --->   Operation 290 'and' 'and_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln129_6 = xor i64 %or_ln143_14, i64 %and_ln129_1" [keccak256.c:129]   --->   Operation 291 'xor' 'xor_ln129_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_6)   --->   "%xor_ln130_5 = xor i64 %or_ln143_2, i64 18446744073709551615" [keccak256.c:130]   --->   Operation 292 'xor' 'xor_ln130_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_6)   --->   "%and_ln130_1 = and i64 %or_ln143_8, i64 %xor_ln130_5" [keccak256.c:130]   --->   Operation 293 'and' 'and_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln130_6 = xor i64 %or_ln143_20, i64 %and_ln130_1" [keccak256.c:130]   --->   Operation 294 'xor' 'xor_ln130_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 295 [1/1] (1.29ns)   --->   "%store_ln128 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_11, i64 %xor_ln128_6, i8 255" [keccak256.c:128]   --->   Operation 295 'store' 'store_ln128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_18 : Operation 296 [1/1] (1.29ns)   --->   "%store_ln129 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_16, i64 %xor_ln129_6, i8 255" [keccak256.c:129]   --->   Operation 296 'store' 'store_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 19 <SV = 18> <Delay = 1.62>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%A1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln143, i1 %tmp_17" [keccak256.c:143]   --->   Operation 297 'bitconcatenate' 'A1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln143_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln143_6, i6 %lshr_ln143_6" [keccak256.c:143]   --->   Operation 298 'bitconcatenate' 'or_ln143_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln143_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln143_12, i25 %lshr_ln143_11" [keccak256.c:143]   --->   Operation 299 'bitconcatenate' 'or_ln143_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln143_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln143_18, i8 %lshr_ln143_17" [keccak256.c:143]   --->   Operation 300 'bitconcatenate' 'or_ln143_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln143_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln143_19, i18 %lshr_ln143_18" [keccak256.c:143]   --->   Operation 301 'bitconcatenate' 'or_ln143_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (1.29ns)   --->   "%store_ln130 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_21, i64 %xor_ln130_6, i8 255" [keccak256.c:130]   --->   Operation 302 'store' 'store_ln130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_19 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_6)   --->   "%xor_ln126_2 = xor i64 %or_ln143_6, i64 18446744073709551615" [keccak256.c:126]   --->   Operation 303 'xor' 'xor_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_6)   --->   "%and_ln126_2 = and i64 %or_ln143_11, i64 %xor_ln126_2" [keccak256.c:126]   --->   Operation 304 'and' 'and_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln126_6 = xor i64 %and_ln126_2, i64 %A1" [keccak256.c:126]   --->   Operation 305 'xor' 'xor_ln126_6' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (1.29ns)   --->   "%store_ln126 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_1, i64 %xor_ln126_6, i8 255" [keccak256.c:126]   --->   Operation 306 'store' 'store_ln126' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_7)   --->   "%xor_ln127_2 = xor i64 %or_ln143_11, i64 18446744073709551615" [keccak256.c:127]   --->   Operation 307 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_7)   --->   "%and_ln127_2 = and i64 %or_ln143_17, i64 %xor_ln127_2" [keccak256.c:127]   --->   Operation 308 'and' 'and_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln127_7 = xor i64 %or_ln143_6, i64 %and_ln127_2" [keccak256.c:127]   --->   Operation 309 'xor' 'xor_ln127_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_7)   --->   "%xor_ln128_2 = xor i64 %or_ln143_17, i64 18446744073709551615" [keccak256.c:128]   --->   Operation 310 'xor' 'xor_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_7)   --->   "%and_ln128_2 = and i64 %or_ln143_18, i64 %xor_ln128_2" [keccak256.c:128]   --->   Operation 311 'and' 'and_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln128_7 = xor i64 %or_ln143_11, i64 %and_ln128_2" [keccak256.c:128]   --->   Operation 312 'xor' 'xor_ln128_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_7)   --->   "%xor_ln129_2 = xor i64 %or_ln143_18, i64 18446744073709551615" [keccak256.c:129]   --->   Operation 313 'xor' 'xor_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_7)   --->   "%and_ln129_2 = and i64 %A1, i64 %xor_ln129_2" [keccak256.c:129]   --->   Operation 314 'and' 'and_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln129_7 = xor i64 %or_ln143_17, i64 %and_ln129_2" [keccak256.c:129]   --->   Operation 315 'xor' 'xor_ln129_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_7)   --->   "%xor_ln130_2 = xor i64 %A1, i64 18446744073709551615" [keccak256.c:130]   --->   Operation 316 'xor' 'xor_ln130_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_7)   --->   "%and_ln130_2 = and i64 %or_ln143_6, i64 %xor_ln130_2" [keccak256.c:130]   --->   Operation 317 'and' 'and_ln130_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln130_7 = xor i64 %or_ln143_18, i64 %and_ln130_2" [keccak256.c:130]   --->   Operation 318 'xor' 'xor_ln130_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 319 [1/1] (1.29ns)   --->   "%store_ln127 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_7, i64 %xor_ln127_7, i8 255" [keccak256.c:127]   --->   Operation 319 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_20 : Operation 320 [1/1] (1.29ns)   --->   "%store_ln128 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_12, i64 %xor_ln128_7, i8 255" [keccak256.c:128]   --->   Operation 320 'store' 'store_ln128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 321 [1/1] (1.29ns)   --->   "%store_ln129 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_17, i64 %xor_ln129_7, i8 255" [keccak256.c:129]   --->   Operation 321 'store' 'store_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_21 : Operation 322 [1/1] (1.29ns)   --->   "%store_ln130 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_22, i64 %xor_ln130_7, i8 255" [keccak256.c:130]   --->   Operation 322 'store' 'store_ln130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 22 <SV = 21> <Delay = 1.62>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln143_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln143_3, i27 %lshr_ln143_3" [keccak256.c:143]   --->   Operation 323 'bitconcatenate' 'or_ln143_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln143_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln143_4, i36 %lshr_ln143_4" [keccak256.c:143]   --->   Operation 324 'bitconcatenate' 'or_ln143_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%or_ln143_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln143_10, i10 %lshr_ln143_s" [keccak256.c:143]   --->   Operation 325 'bitconcatenate' 'or_ln143_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln143_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln143_16, i15 %lshr_ln143_15" [keccak256.c:143]   --->   Operation 326 'bitconcatenate' 'or_ln143_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln143_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln143_22, i56 %lshr_ln143_21" [keccak256.c:143]   --->   Operation 327 'bitconcatenate' 'or_ln143_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_7)   --->   "%xor_ln126_3 = xor i64 %or_ln143_4, i64 18446744073709551615" [keccak256.c:126]   --->   Operation 328 'xor' 'xor_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_7)   --->   "%and_ln126_3 = and i64 %or_ln143_s, i64 %xor_ln126_3" [keccak256.c:126]   --->   Operation 329 'and' 'and_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln126_7 = xor i64 %and_ln126_3, i64 %or_ln143_3" [keccak256.c:126]   --->   Operation 330 'xor' 'xor_ln126_7' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 331 [1/1] (1.29ns)   --->   "%store_ln126 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_4, i64 %xor_ln126_7, i8 255" [keccak256.c:126]   --->   Operation 331 'store' 'store_ln126' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_22 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_8)   --->   "%xor_ln127_3 = xor i64 %or_ln143_s, i64 18446744073709551615" [keccak256.c:127]   --->   Operation 332 'xor' 'xor_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_8)   --->   "%and_ln127_3 = and i64 %or_ln143_15, i64 %xor_ln127_3" [keccak256.c:127]   --->   Operation 333 'and' 'and_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln127_8 = xor i64 %or_ln143_4, i64 %and_ln127_3" [keccak256.c:127]   --->   Operation 334 'xor' 'xor_ln127_8' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (1.29ns)   --->   "%store_ln127 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_8, i64 %xor_ln127_8, i8 255" [keccak256.c:127]   --->   Operation 335 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_22 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_8)   --->   "%xor_ln128_3 = xor i64 %or_ln143_15, i64 18446744073709551615" [keccak256.c:128]   --->   Operation 336 'xor' 'xor_ln128_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_8)   --->   "%and_ln128_3 = and i64 %or_ln143_21, i64 %xor_ln128_3" [keccak256.c:128]   --->   Operation 337 'and' 'and_ln128_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln128_8 = xor i64 %or_ln143_s, i64 %and_ln128_3" [keccak256.c:128]   --->   Operation 338 'xor' 'xor_ln128_8' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_8)   --->   "%xor_ln129_3 = xor i64 %or_ln143_21, i64 18446744073709551615" [keccak256.c:129]   --->   Operation 339 'xor' 'xor_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_8)   --->   "%and_ln129_3 = and i64 %or_ln143_3, i64 %xor_ln129_3" [keccak256.c:129]   --->   Operation 340 'and' 'and_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln129_8 = xor i64 %or_ln143_15, i64 %and_ln129_3" [keccak256.c:129]   --->   Operation 341 'xor' 'xor_ln129_8' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_8)   --->   "%xor_ln130_3 = xor i64 %or_ln143_3, i64 18446744073709551615" [keccak256.c:130]   --->   Operation 342 'xor' 'xor_ln130_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_8)   --->   "%and_ln130_3 = and i64 %or_ln143_4, i64 %xor_ln130_3" [keccak256.c:130]   --->   Operation 343 'and' 'and_ln130_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln130_8 = xor i64 %or_ln143_21, i64 %and_ln130_3" [keccak256.c:130]   --->   Operation 344 'xor' 'xor_ln130_8' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 345 [1/1] (1.29ns)   --->   "%store_ln128 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_13, i64 %xor_ln128_8, i8 255" [keccak256.c:128]   --->   Operation 345 'store' 'store_ln128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_23 : Operation 346 [1/1] (1.29ns)   --->   "%store_ln129 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_18, i64 %xor_ln129_8, i8 255" [keccak256.c:129]   --->   Operation 346 'store' 'store_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln143_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln143_1, i62 %lshr_ln143_1" [keccak256.c:143]   --->   Operation 347 'bitconcatenate' 'or_ln143_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln143_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln143_7, i55 %lshr_ln143_7" [keccak256.c:143]   --->   Operation 348 'bitconcatenate' 'or_ln143_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln143_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln143_13, i39 %lshr_ln143_12" [keccak256.c:143]   --->   Operation 349 'bitconcatenate' 'or_ln143_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln143_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln143_14, i41 %lshr_ln143_13" [keccak256.c:143]   --->   Operation 350 'bitconcatenate' 'or_ln143_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln143_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln143_20, i2 %lshr_ln143_19" [keccak256.c:143]   --->   Operation 351 'bitconcatenate' 'or_ln143_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (1.29ns)   --->   "%store_ln130 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_23, i64 %xor_ln130_8, i8 255" [keccak256.c:130]   --->   Operation 352 'store' 'store_ln130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_24 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_8)   --->   "%xor_ln126_4 = xor i64 %or_ln143_7, i64 18446744073709551615" [keccak256.c:126]   --->   Operation 353 'xor' 'xor_ln126_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln126_8)   --->   "%and_ln126_4 = and i64 %or_ln143_12, i64 %xor_ln126_4" [keccak256.c:126]   --->   Operation 354 'and' 'and_ln126_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln126_8 = xor i64 %and_ln126_4, i64 %or_ln143_1" [keccak256.c:126]   --->   Operation 355 'xor' 'xor_ln126_8' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (1.29ns)   --->   "%store_ln126 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_5, i64 %xor_ln126_8, i8 255" [keccak256.c:126]   --->   Operation 356 'store' 'store_ln126' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_24 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_9)   --->   "%xor_ln127_4 = xor i64 %or_ln143_12, i64 18446744073709551615" [keccak256.c:127]   --->   Operation 357 'xor' 'xor_ln127_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_9)   --->   "%and_ln127_4 = and i64 %or_ln143_13, i64 %xor_ln127_4" [keccak256.c:127]   --->   Operation 358 'and' 'and_ln127_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln127_9 = xor i64 %or_ln143_7, i64 %and_ln127_4" [keccak256.c:127]   --->   Operation 359 'xor' 'xor_ln127_9' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_9)   --->   "%xor_ln128_4 = xor i64 %or_ln143_13, i64 18446744073709551615" [keccak256.c:128]   --->   Operation 360 'xor' 'xor_ln128_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln128_9)   --->   "%and_ln128_4 = and i64 %or_ln143_19, i64 %xor_ln128_4" [keccak256.c:128]   --->   Operation 361 'and' 'and_ln128_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln128_9 = xor i64 %or_ln143_12, i64 %and_ln128_4" [keccak256.c:128]   --->   Operation 362 'xor' 'xor_ln128_9' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_9)   --->   "%xor_ln129_4 = xor i64 %or_ln143_19, i64 18446744073709551615" [keccak256.c:129]   --->   Operation 363 'xor' 'xor_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_9)   --->   "%and_ln129_4 = and i64 %or_ln143_1, i64 %xor_ln129_4" [keccak256.c:129]   --->   Operation 364 'and' 'and_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln129_9 = xor i64 %or_ln143_13, i64 %and_ln129_4" [keccak256.c:129]   --->   Operation 365 'xor' 'xor_ln129_9' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_9)   --->   "%xor_ln130_4 = xor i64 %or_ln143_1, i64 18446744073709551615" [keccak256.c:130]   --->   Operation 366 'xor' 'xor_ln130_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln130_9)   --->   "%and_ln130_4 = and i64 %or_ln143_7, i64 %xor_ln130_4" [keccak256.c:130]   --->   Operation 367 'and' 'and_ln130_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [1/1] (0.32ns) (out node of the LUT)   --->   "%xor_ln130_9 = xor i64 %or_ln143_19, i64 %and_ln130_4" [keccak256.c:130]   --->   Operation 368 'xor' 'xor_ln130_9' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 369 [1/1] (1.29ns)   --->   "%store_ln127 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_9, i64 %xor_ln127_9, i8 255" [keccak256.c:127]   --->   Operation 369 'store' 'store_ln127' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_25 : Operation 370 [1/1] (1.29ns)   --->   "%store_ln128 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_14, i64 %xor_ln128_9, i8 255" [keccak256.c:128]   --->   Operation 370 'store' 'store_ln128' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 371 [1/1] (1.29ns)   --->   "%store_ln129 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_19, i64 %xor_ln129_9, i8 255" [keccak256.c:129]   --->   Operation 371 'store' 'store_ln129' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_26 : Operation 372 [1/1] (1.29ns)   --->   "%store_ln130 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_24, i64 %xor_ln130_9, i8 255" [keccak256.c:130]   --->   Operation 372 'store' 'store_ln130' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [keccak256.c:137]   --->   Operation 373 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (1.29ns)   --->   "%store_ln150 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_2, i64 %xor_ln150, i8 255" [keccak256.c:150]   --->   Operation 374 'store' 'store_ln150' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 50> <RAM>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 375 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 2> <Delay = 0.00>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [keccak256.c:152]   --->   Operation 376 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('round', keccak256.c:137) with incoming values : ('add_ln137', keccak256.c:137) [32]  (0.46 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load', keccak256.c:91) on array 'keccak_context' [41]  (1.3 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'load' operation ('roundInfo', keccak256.c:57) on array 'constants' [302]  (0.73 ns)
	'select' operation ('result', keccak256.c:67) [308]  (0.438 ns)
	'select' operation ('result', keccak256.c:68) [311]  (0.438 ns)
	'select' operation ('result', keccak256.c:69) [314]  (0.438 ns)
	'select' operation ('result', keccak256.c:70) [317]  (0.438 ns)
	'select' operation ('result', keccak256.c:71) [320]  (0.438 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_3', keccak256.c:92) on array 'keccak_context' [43]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_5', keccak256.c:92) on array 'keccak_context' [45]  (1.3 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_7', keccak256.c:92) on array 'keccak_context' [51]  (1.3 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_9', keccak256.c:92) on array 'keccak_context' [53]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_2', keccak256.c:91) on array 'keccak_context' [59]  (1.3 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_12', keccak256.c:92) on array 'keccak_context' [61]  (1.3 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_14', keccak256.c:92) on array 'keccak_context' [63]  (1.3 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_16', keccak256.c:92) on array 'keccak_context' [69]  (1.3 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_18', keccak256.c:92) on array 'keccak_context' [71]  (1.3 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_20', keccak256.c:91) on array 'keccak_context' [77]  (1.3 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_22', keccak256.c:92) on array 'keccak_context' [79]  (1.3 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'load' operation ('keccak_context_load_24', keccak256.c:92) on array 'keccak_context' [81]  (1.3 ns)
	'xor' operation ('xor_ln92_17', keccak256.c:92) [83]  (0 ns)
	'xor' operation ('xor_ln92_18', keccak256.c:92) [84]  (0 ns)
	'xor' operation ('xor_ln92_19', keccak256.c:92) [85]  (0.326 ns)
	'xor' operation ('xor_ln96_3', keccak256.c:96) [101]  (0.326 ns)
	'xor' operation ('xor_ln101_18', keccak256.c:101) [124]  (0.326 ns)
	'and' operation ('and_ln127', keccak256.c:127) [206]  (0 ns)
	'xor' operation ('xor_ln127_1', keccak256.c:127) [207]  (0.326 ns)
	'store' operation ('store_ln127', keccak256.c:127) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [208]  (1.3 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln129', keccak256.c:129) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [216]  (1.3 ns)

 <State 17>: 1.62ns
The critical path consists of the following:
	'xor' operation ('xor_ln126_5', keccak256.c:126) [223]  (0.326 ns)
	'store' operation ('store_ln126', keccak256.c:126) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [224]  (1.3 ns)

 <State 18>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln128', keccak256.c:128) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [232]  (1.3 ns)

 <State 19>: 1.62ns
The critical path consists of the following:
	'xor' operation ('xor_ln126_6', keccak256.c:126) [243]  (0.326 ns)
	'store' operation ('store_ln126', keccak256.c:126) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [244]  (1.3 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln127', keccak256.c:127) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [248]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln129', keccak256.c:129) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [256]  (1.3 ns)

 <State 22>: 1.62ns
The critical path consists of the following:
	'xor' operation ('xor_ln126_7', keccak256.c:126) [263]  (0.326 ns)
	'store' operation ('store_ln126', keccak256.c:126) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [264]  (1.3 ns)

 <State 23>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln128', keccak256.c:128) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [272]  (1.3 ns)

 <State 24>: 1.62ns
The critical path consists of the following:
	'xor' operation ('xor_ln126_8', keccak256.c:126) [283]  (0.326 ns)
	'store' operation ('store_ln126', keccak256.c:126) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [284]  (1.3 ns)

 <State 25>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln127', keccak256.c:127) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [288]  (1.3 ns)

 <State 26>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln129', keccak256.c:129) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [296]  (1.3 ns)

 <State 27>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln150', keccak256.c:150) of constant <constant:_ssdm_op_Write.bram.i64> on array 'keccak_context' [325]  (1.3 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
