{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489698891957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489698891957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 18:14:51 2017 " "Processing started: Thu Mar 16 18:14:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489698891957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489698891957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489698891957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_85c_slow.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_85c_slow.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698894238 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_0c_slow.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_0c_slow.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698894679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_min_1200mv_0c_fast.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_min_1200mv_0c_fast.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698895139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER.vho E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER.vho in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698895595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_85c_vhd_slow.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_85c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698896696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_7_1200mv_0c_vhd_slow.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_7_1200mv_0c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698897169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_min_1200mv_0c_vhd_fast.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698897638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRUEBA_PLAYER_vhd.sdo E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/ simulation " "Generated file PRUEBA_PLAYER_vhd.sdo in folder \"E:/Mega/Facultad/FPGA/SuperHexagon2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489698898158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489698898353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 18:14:58 2017 " "Processing ended: Thu Mar 16 18:14:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489698898353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489698898353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489698898353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489698898353 ""}
