# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2_bram.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2_bram.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../project_2_bram.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2_bram.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../project_2_bram.srcs/sim_1/new/testbench_bram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
