strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"20:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1d8d6e6850>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="20:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_16:AL" -> "20:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1d8d68ebd0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = r_reg & { 5{ ~reset } } | r_reg & { 5{ reset } } | feedback_value;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'reset', 'r_reg', 'reset', 'feedback_value']"];
	"Leaf_16:AL" -> "15:AS";
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1d8d6f1250>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_next']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1d8d6fd6d0>",
		fillcolor=turquoise,
		label="17:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1d8d6fd610>]",
		style=filled,
		typ=Block];
	"16:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"17:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"15:AS" -> "16:AL";
}
