/* Generated by Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.a" *)
module a(stall, kill, payload__fence_i, payload__branch_taken, payload__branch_predict_taken, payload__mret, \valid$1 , d_branch_taken, d_fetch_misaligned, \valid$2 , \valid$3 , m_raise, \valid$4 , \stall$5 , rst, clk, valid);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:444" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:600" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:600" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:600" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$47 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
  wire \$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:15" *)
  input d_branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:17" *)
  input d_fetch_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:58" *)
  wire \kill$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:48" *)
  input m_raise;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  output \stall$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output valid;
  reg valid = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \valid$next ;
  assign \$11  = \$8  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \kill$10 ;
  assign \$13  = payload__fence_i & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:444" *) \valid$3 ;
  assign \$15  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$13 ;
  assign \$17  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:600" *) d_fetch_misaligned;
  assign \$19  = d_branch_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:600" *) \$17 ;
  assign \$21  = \$19  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:600" *) \valid$2 ;
  assign \$23  = \$15  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$21 ;
  assign \$25  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *) payload__branch_taken;
  assign \$27  = payload__branch_predict_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *) \$25 ;
  assign \$29  = \$27  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *) \valid$4 ;
  assign \$31  = \$23  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$29 ;
  assign \$33  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) payload__branch_predict_taken;
  assign \$35  = \$33  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) payload__branch_taken;
  assign \$37  = \$35  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) \valid$4 ;
  assign \$39  = \$31  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$37 ;
  assign \$41  = m_raise | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *) payload__mret;
  assign \$43  = \$41  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *) \valid$4 ;
  assign \$45  = \$39  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$43 ;
  assign \$47  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) stall;
  assign \$6  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *) \stall$5 ;
  assign \$8  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) stall;
  always @(posedge clk)
      valid <= \valid$next ;
  always @* begin
    \valid$next  = valid;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
    casez ({ \$11 , \$6  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" */
      2'b?1:
          \valid$next  = \valid$1 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" */
      2'b1?:
          \valid$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \valid$next  = 1'h0;
    endcase
  end
  assign \stall$5  = \$47 ;
  assign \kill$10  = \$45 ;
  assign kill = \kill$10 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.adder" *)
module adder(src1, src2, result, overflow, carry, sub);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:22" *)
  wire [32:0] \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:28" *)
  wire \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:28" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:28" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:27" *)
  wire [32:0] \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:23" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:23" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:23" *)
  wire \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:14" *)
  output carry;
  reg carry;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:15" *)
  output overflow;
  reg overflow;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:13" *)
  output [31:0] result;
  reg [31:0] result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:10" *)
  input [31:0] src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:11" *)
  input [31:0] src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:9" *)
  input sub;
  assign \$9  = \$5  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:23" *) \$7 ;
  assign \$11  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:28" *) src1[31];
  assign \$13  = \$11  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:28" *) src2[31];
  assign \$15  = \$13  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:28" *) result[31];
  assign \$1  = src1 - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:22" *) src2;
  assign \$3  = src1 + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:27" *) src2;
  assign \$5  = src1[31] != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:23" *) src2[31];
  assign \$7  = result[31] == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:23" *) src2[31];
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:20" *)
    casez (sub)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:20" */
      1'h1:
          { carry, result } = \$1 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:25" */
      default:
          { carry, result } = \$3 ;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:20" *)
    casez (sub)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:20" */
      1'h1:
          overflow = \$9 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:25" */
      default:
          overflow = \$15 ;
    endcase
  end
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.compare" *)
module compare(zero, negative, overflow, carry, condition_met, op);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:26" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:32" *)
  wire \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:32" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:34" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:28" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:28" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:28" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:30" *)
  wire \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:15" *)
  input carry;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:17" *)
  output condition_met;
  reg condition_met;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:13" *)
  input negative;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:11" *)
  input [2:0] op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:14" *)
  input overflow;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:12" *)
  input zero;
  assign \$9  = negative == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:30" *) overflow;
  assign \$11  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:32" *) zero;
  assign \$13  = \$11  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:32" *) carry;
  assign \$15  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:34" *) carry;
  assign \$1  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:26" *) zero;
  assign \$3  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:28" *) zero;
  assign \$5  = negative != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:28" *) overflow;
  assign \$7  = \$3  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:28" *) \$5 ;
  always @* begin
    condition_met = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:22" *)
    casez (op)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:23" */
      3'h0:
          condition_met = zero;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:25" */
      3'h1:
          condition_met = \$1 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:27" */
      3'h4:
          condition_met = \$7 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:29" */
      3'h5:
          condition_met = \$9 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:31" */
      3'h6:
          condition_met = \$13 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:33" */
      3'h7:
          condition_met = \$15 ;
    endcase
  end
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.csrf" *)
module csrf(\r__base$1 , port__addr, port__en, \port__en$2 , \port__addr$3 , port__data, \port__data$4 , we, r__uie, r__sie, r__wpri0, r__mie, r__upie, r__spie, r__wpri1, r__mpie, r__spp, r__wpri2, r__mpp, r__fs, r__xs, r__mprv, r__sum, r__mxr, r__tvm, r__tw, r__tsr, r__wpri3, r__sd, w__uie, w__sie, w__wpri0, w__mie, w__upie, w__spie, w__wpri1, w__mpie, w__spp, w__wpri2, w__mpp, w__fs, w__xs, w__mprv, w__sum, w__mxr, w__tvm, w__tw, w__tsr, w__wpri3, w__sd, \we$5 , r__extensions, r__wiri0, r__mxl, w__extensions, w__wiri0, w__mxl, \we$6 , r__usie, r__ssie, \r__wpri0$7 , r__msie, r__utie, r__stie, \r__wpri1$8 , r__mtie, r__ueie, r__seie, \r__wpri2$9 , r__meie, \r__wpri3$10 , w__usie, w__ssie, \w__wpri0$11 , w__msie, w__utie, w__stie, \w__wpri1$12 , w__mtie, w__ueie, w__seie, \w__wpri2$13 , w__meie, \w__wpri3$14 , \we$15 , r__mode, w__mode, w__base, \we$16 , r__value, w__value, \we$17 , r__zero, w__zero, \w__base$18 , \we$19 , r__ecode, r__interrupt, w__ecode, w__interrupt, \we$20 , \r__value$21 , \w__value$22 , \we$23 , r__usip, r__ssip, \r__wiri0$24 , r__msip, r__utip, r__stip, r__wiri1, r__mtip, r__ueip, r__seip, r__wiri2, r__meip, r__wiri3, w__usip, w__ssip, \w__wiri0$25 , w__msip, w__utip, w__stip, w__wiri1, w__mtip, w__ueip, w__seip, w__wiri2, w__meip, w__wiri3, \we$26 , \r__value$27 , \w__value$28 , \we$29 , \r__value$30 , \w__value$31 , r__base);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$32 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$34 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$36 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$38 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$40 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$42 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$44 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$46 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$48 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$50 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *)
  wire [31:0] \$52 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$64 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$66 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$68 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$70 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$72 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$74 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$76 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$78 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$80 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$82 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *)
  wire [31:0] \$84 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  input [12:0] port__addr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:69" *)
  input [12:0] \port__addr$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:69" *)
  input [31:0] port__data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  output [31:0] \port__data$4 ;
  reg [31:0] \port__data$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  input port__en;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:69" *)
  input \port__en$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [29:0] r__base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [29:0] \r__base$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [30:0] r__ecode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [25:0] r__extensions;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__fs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__meie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__meip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__mie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__mode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__mpie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__mpp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__mprv;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__msie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__msip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__mtie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__mtip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__mxl;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__mxr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__sd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__seie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__seip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__sie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__spie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__spp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__ssie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__ssip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__stie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__stip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__sum;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__tsr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__tvm;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__tw;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__ueie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__ueip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__uie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__upie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__usie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__usip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__utie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__utip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [31:0] r__value;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [31:0] \r__value$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [31:0] \r__value$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [31:0] \r__value$30 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [3:0] r__wiri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input \r__wiri0$24 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__wiri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__wiri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [19:0] r__wiri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__wpri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input \r__wpri0$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input r__wpri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input \r__wpri1$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__wpri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input \r__wpri2$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [7:0] r__wpri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [19:0] \r__wpri3$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__xs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  input [1:0] r__zero;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$54 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$55 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$56 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$57 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$58 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$59 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$60 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$61 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$62 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:33" *)
  reg \re$63 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [29:0] w__base;
  reg [29:0] w__base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [29:0] \w__base$18 ;
  reg [29:0] \w__base$18 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [30:0] w__ecode;
  reg [30:0] w__ecode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [25:0] w__extensions;
  reg [25:0] w__extensions;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__fs;
  reg [1:0] w__fs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__interrupt;
  reg w__interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__meie;
  reg w__meie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__meip;
  reg w__meip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__mie;
  reg w__mie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__mode;
  reg [1:0] w__mode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__mpie;
  reg w__mpie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__mpp;
  reg [1:0] w__mpp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__mprv;
  reg w__mprv;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__msie;
  reg w__msie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__msip;
  reg w__msip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__mtie;
  reg w__mtie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__mtip;
  reg w__mtip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__mxl;
  reg [1:0] w__mxl;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__mxr;
  reg w__mxr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__sd;
  reg w__sd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__seie;
  reg w__seie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__seip;
  reg w__seip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__sie;
  reg w__sie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__spie;
  reg w__spie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__spp;
  reg w__spp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__ssie;
  reg w__ssie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__ssip;
  reg w__ssip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__stie;
  reg w__stie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__stip;
  reg w__stip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__sum;
  reg w__sum;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__tsr;
  reg w__tsr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__tvm;
  reg w__tvm;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__tw;
  reg w__tw;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__ueie;
  reg w__ueie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__ueip;
  reg w__ueip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__uie;
  reg w__uie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__upie;
  reg w__upie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__usie;
  reg w__usie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__usip;
  reg w__usip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__utie;
  reg w__utie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__utip;
  reg w__utip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [31:0] w__value;
  reg [31:0] w__value;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [31:0] \w__value$22 ;
  reg [31:0] \w__value$22 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [31:0] \w__value$28 ;
  reg [31:0] \w__value$28 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [31:0] \w__value$31 ;
  reg [31:0] \w__value$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [3:0] w__wiri0;
  reg [3:0] w__wiri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output \w__wiri0$25 ;
  reg \w__wiri0$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__wiri1;
  reg w__wiri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__wiri2;
  reg w__wiri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [19:0] w__wiri3;
  reg [19:0] w__wiri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__wpri0;
  reg w__wpri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output \w__wpri0$11 ;
  reg \w__wpri0$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output w__wpri1;
  reg w__wpri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output \w__wpri1$12 ;
  reg \w__wpri1$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__wpri2;
  reg [1:0] w__wpri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output \w__wpri2$13 ;
  reg \w__wpri2$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [7:0] w__wpri3;
  reg [7:0] w__wpri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [19:0] \w__wpri3$14 ;
  reg [19:0] \w__wpri3$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__xs;
  reg [1:0] w__xs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  output [1:0] w__zero;
  reg [1:0] w__zero;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output we;
  reg we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$15 ;
  reg \we$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$16 ;
  reg \we$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$17 ;
  reg \we$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$19 ;
  reg \we$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$20 ;
  reg \we$20 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$23 ;
  reg \we$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$26 ;
  reg \we$26 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$29 ;
  reg \we$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$5 ;
  reg \we$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  output \we$6 ;
  reg \we$6 ;
  assign \$32  = { r__sd, r__wpri3, r__tsr, r__tw, r__tvm, r__mxr, r__sum, r__mprv, r__xs, r__fs, r__mpp, r__wpri2, r__spp, r__mpie, r__wpri1, r__spie, r__upie, r__mie, r__wpri0, r__sie, r__uie } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd2155870651;
  assign \$34  = { r__mxl, r__wiri0, r__extensions } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd3288334335;
  assign \$36  = { \r__wpri3$10 , r__meie, \r__wpri2$9 , r__seie, r__ueie, r__mtie, \r__wpri1$8 , r__stie, r__utie, r__msie, \r__wpri0$7 , r__ssie, r__usie } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 12'hbbb;
  assign \$38  = { r__base, r__mode } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967295;
  assign \$40  = r__value & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967295;
  assign \$42  = { \r__base$1 , r__zero } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967292;
  assign \$44  = { r__interrupt, r__ecode } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967295;
  assign \$46  = \r__value$21  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967295;
  assign \$48  = { r__wiri3, r__meip, r__wiri2, r__seip, r__ueip, r__mtip, r__wiri1, r__stip, r__utip, r__msip, \r__wiri0$24 , r__ssip, r__usip } & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 12'hbbb;
  assign \$50  = \r__value$27  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967295;
  assign \$52  = \r__value$30  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:82" *) 32'd4294967295;
  assign \$64  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd2155870651;
  assign \$66  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd3288334335;
  assign \$68  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 12'hbbb;
  assign \$70  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967295;
  assign \$72  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967295;
  assign \$74  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967292;
  assign \$76  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967295;
  assign \$78  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967295;
  assign \$80  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 12'hbbb;
  assign \$82  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967295;
  assign \$84  = port__data & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:91" *) 32'd4294967295;
  always @* begin
    re = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0300:
          re = port__en;
    endcase
  end
  always @* begin
    \port__data$4  = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0300:
          \port__data$4  = \$32 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0301:
          \port__data$4  = \$34 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0304:
          \port__data$4  = \$36 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0305:
          \port__data$4  = \$38 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0340:
          \port__data$4  = \$40 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0341:
          \port__data$4  = \$42 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0342:
          \port__data$4  = \$44 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0343:
          \port__data$4  = \$46 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0344:
          \port__data$4  = \$48 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0330:
          \port__data$4  = \$50 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0360:
          \port__data$4  = \$52 ;
    endcase
  end
  always @* begin
    \re$62  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0330:
          \re$62  = port__en;
    endcase
  end
  always @* begin
    \re$63  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0360:
          \re$63  = port__en;
    endcase
  end
  always @* begin
    we = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0300:
          we = \port__en$2 ;
    endcase
  end
  always @* begin
    w__uie = 1'h0;
    w__sie = 1'h0;
    w__wpri0 = 1'h0;
    w__mie = 1'h0;
    w__upie = 1'h0;
    w__spie = 1'h0;
    w__wpri1 = 1'h0;
    w__mpie = 1'h0;
    w__spp = 1'h0;
    w__wpri2 = 2'h0;
    w__mpp = 2'h0;
    w__fs = 2'h0;
    w__xs = 2'h0;
    w__mprv = 1'h0;
    w__sum = 1'h0;
    w__mxr = 1'h0;
    w__tvm = 1'h0;
    w__tw = 1'h0;
    w__tsr = 1'h0;
    w__wpri3 = 8'h00;
    w__sd = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0300:
          { w__sd, w__wpri3, w__tsr, w__tw, w__tvm, w__mxr, w__sum, w__mprv, w__xs, w__fs, w__mpp, w__wpri2, w__spp, w__mpie, w__wpri1, w__spie, w__upie, w__mie, w__wpri0, w__sie, w__uie } = \$64 ;
    endcase
  end
  always @* begin
    \re$54  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0301:
          \re$54  = port__en;
    endcase
  end
  always @* begin
    \re$55  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0304:
          \re$55  = port__en;
    endcase
  end
  always @* begin
    \we$5  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0301:
          \we$5  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__extensions = 26'h0000000;
    w__wiri0 = 4'h0;
    w__mxl = 2'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0301:
          { w__mxl, w__wiri0, w__extensions } = \$66 ;
    endcase
  end
  always @* begin
    \we$6  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0304:
          \we$6  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__usie = 1'h0;
    w__ssie = 1'h0;
    \w__wpri0$11  = 1'h0;
    w__msie = 1'h0;
    w__utie = 1'h0;
    w__stie = 1'h0;
    \w__wpri1$12  = 1'h0;
    w__mtie = 1'h0;
    w__ueie = 1'h0;
    w__seie = 1'h0;
    \w__wpri2$13  = 1'h0;
    w__meie = 1'h0;
    \w__wpri3$14  = 20'h00000;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0304:
          { \w__wpri3$14 , w__meie, \w__wpri2$13 , w__seie, w__ueie, w__mtie, \w__wpri1$12 , w__stie, w__utie, w__msie, \w__wpri0$11 , w__ssie, w__usie } = \$68 ;
    endcase
  end
  always @* begin
    \re$56  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0305:
          \re$56  = port__en;
    endcase
  end
  always @* begin
    \re$57  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0340:
          \re$57  = port__en;
    endcase
  end
  always @* begin
    \we$15  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0305:
          \we$15  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__mode = 2'h0;
    w__base = 30'h00000000;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0305:
          { w__base, w__mode } = \$70 ;
    endcase
  end
  always @* begin
    \we$16  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0340:
          \we$16  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__value = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0340:
          w__value = \$72 ;
    endcase
  end
  always @* begin
    \we$17  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0341:
          \we$17  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__zero = 2'h0;
    \w__base$18  = 30'h00000000;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0341:
          { \w__base$18 , w__zero } = \$74 ;
    endcase
  end
  always @* begin
    \re$58  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0341:
          \re$58  = port__en;
    endcase
  end
  always @* begin
    \we$19  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0342:
          \we$19  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__ecode = 31'h00000000;
    w__interrupt = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0342:
          { w__interrupt, w__ecode } = \$76 ;
    endcase
  end
  always @* begin
    \we$20  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0343:
          \we$20  = \port__en$2 ;
    endcase
  end
  always @* begin
    \w__value$22  = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0343:
          \w__value$22  = \$78 ;
    endcase
  end
  always @* begin
    \we$23  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0344:
          \we$23  = \port__en$2 ;
    endcase
  end
  always @* begin
    w__usip = 1'h0;
    w__ssip = 1'h0;
    \w__wiri0$25  = 1'h0;
    w__msip = 1'h0;
    w__utip = 1'h0;
    w__stip = 1'h0;
    w__wiri1 = 1'h0;
    w__mtip = 1'h0;
    w__ueip = 1'h0;
    w__seip = 1'h0;
    w__wiri2 = 1'h0;
    w__meip = 1'h0;
    w__wiri3 = 20'h00000;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0344:
          { w__wiri3, w__meip, w__wiri2, w__seip, w__ueip, w__mtip, w__wiri1, w__stip, w__utip, w__msip, \w__wiri0$25 , w__ssip, w__usip } = \$80 ;
    endcase
  end
  always @* begin
    \re$59  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0342:
          \re$59  = port__en;
    endcase
  end
  always @* begin
    \we$26  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0330:
          \we$26  = \port__en$2 ;
    endcase
  end
  always @* begin
    \re$60  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0343:
          \re$60  = port__en;
    endcase
  end
  always @* begin
    \w__value$28  = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0330:
          \w__value$28  = \$82 ;
    endcase
  end
  always @* begin
    \we$29  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0360:
          \we$29  = \port__en$2 ;
    endcase
  end
  always @* begin
    \w__value$31  = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:86" *)
    casez (\port__addr$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:88" */
      13'h0360:
          \w__value$31  = \$84 ;
    endcase
  end
  always @* begin
    \re$61  = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:77" *)
    casez (port__addr)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:79" */
      13'h0344:
          \re$61  = port__en;
    endcase
  end
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.d" *)
module d(stall, kill, \valid$1 , \stall$2 , \kill$3 , payload__branch_taken, payload__branch_predict_taken, payload__mret, \valid$4 , \valid$5 , m_raise, \valid$6 , \stall$7 , x_lock, m_lock, rst, clk, valid);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
  wire \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:58" *)
  wire \kill$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \kill$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:467" *)
  input m_lock;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:48" *)
  input m_raise;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input \stall$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  output \stall$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \valid$1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  output \valid$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:466" *)
  input x_lock;
  assign \$10  = valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) \$8 ;
  assign \$12  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *) \stall$7 ;
  assign \$14  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \stall$2 ;
  assign \$17  = \$14  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \kill$16 ;
  assign \$19  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) payload__branch_predict_taken;
  assign \$21  = \$19  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) payload__branch_taken;
  assign \$23  = \$21  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) \valid$6 ;
  assign \$25  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$23 ;
  assign \$27  = m_raise | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *) payload__mret;
  assign \$29  = \$27  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *) \valid$6 ;
  assign \$31  = \$25  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$29 ;
  assign \$33  = x_lock & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *) \valid$5 ;
  assign \$35  = m_lock & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *) \valid$6 ;
  assign \$37  = \$33  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *) \$35 ;
  assign \$39  = \$37  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:488" *) \valid$4 ;
  assign \$41  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \$39 ;
  assign \$43  = \$41  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \stall$2 ;
  assign \$8  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) kill;
  always @(posedge clk)
      \valid$1  <= \valid$1$next ;
  always @* begin
    \valid$1$next  = \valid$1 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
    casez ({ \$17 , \$12  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" */
      2'b?1:
          \valid$1$next  = \valid$4 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" */
      2'b1?:
          \valid$1$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \valid$1$next  = 1'h0;
    endcase
  end
  assign \stall$7  = \$43 ;
  assign \kill$16  = \$31 ;
  assign \kill$3  = \kill$16 ;
  assign stall = \stall$7 ;
  assign \valid$4  = \$10 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.data_sel" *)
module data_sel(x_funct3, x_store_operand, w_offset, w_funct3, w_load_data, x_mask, x_store_data, w_load_result, x_misaligned, x_offset);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:34" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:46" *)
  wire [70:0] \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:48" *)
  wire [78:0] \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:48" *)
  wire [5:0] \$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:48" *)
  wire [78:0] \$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:56" *)
  wire [7:0] \$18 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/back/rtlil.py:564" *)
  wire [5:0] \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:57" *)
  wire [15:0] \$22 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/back/rtlil.py:564" *)
  wire [5:0] \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:52" *)
  wire [31:0] \$26 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:64" *)
  wire [31:0] \$28 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:38" *)
  wire [3:0] \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:53" *)
  wire [31:0] \$30 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:68" *)
  wire [31:0] \$32 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:40" *)
  wire [4:0] \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:40" *)
  wire [4:0] \$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:46" *)
  wire [70:0] \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:46" *)
  wire [5:0] \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:52" *)
  wire [7:0] w_byte;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:19" *)
  input [2:0] w_funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:53" *)
  wire [15:0] w_half;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:20" *)
  input [31:0] w_load_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:25" *)
  output [31:0] w_load_result;
  reg [31:0] w_load_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:18" *)
  input [1:0] w_offset;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:16" *)
  input [2:0] x_funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:23" *)
  output [3:0] x_mask;
  reg [3:0] x_mask;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:22" *)
  output x_misaligned;
  reg x_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:15" *)
  input [1:0] x_offset;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:24" *)
  output [31:0] x_store_data;
  reg [31:0] x_store_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:17" *)
  input [31:0] x_store_operand;
  assign \$9  = x_offset * (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:46" *) 4'h8;
  assign \$11  = x_store_operand[7:0] <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:46" *) \$9 ;
  assign \$14  = x_offset[1] * (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:48" *) 5'h10;
  assign \$16  = x_store_operand[15:0] <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:48" *) \$14 ;
  assign \$1  = | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:34" *) x_offset;
  assign \$19  = w_offset * (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/back/rtlil.py:564" *) 4'h8;
  assign \$18  = w_load_data >> \$19 ;
  assign \$23  = w_offset[1] * (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/back/rtlil.py:564" *) 5'h10;
  assign \$22  = w_load_data >> \$23 ;
  assign \$26  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:52" *) $signed(w_byte);
  assign \$28  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:64" *) { 1'h0, w_byte };
  assign \$30  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:53" *) $signed(w_half);
  assign \$32  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:68" *) { 1'h0, w_half };
  assign \$3  = 1'h1 <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:38" *) x_offset;
  assign \$6  = 2'h3 <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:40" *) x_offset;
  always @* begin
    x_misaligned = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:30" *)
    casez (x_funct3)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:31" */
      3'h1, 3'h5:
          x_misaligned = x_offset[0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:33" */
      3'h2:
          x_misaligned = \$1 ;
    endcase
  end
  always @* begin
    x_mask = 4'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:36" *)
    casez (x_funct3)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:37" */
      3'h0, 3'h4:
          x_mask = \$3 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:39" */
      3'h1, 3'h5:
          x_mask = \$5 [3:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:41" */
      3'h2:
          x_mask = 4'hf;
    endcase
  end
  always @* begin
    x_store_data = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:44" *)
    casez (x_funct3)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:45" */
      3'h0:
          x_store_data = \$8 [31:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:47" */
      3'h1:
          x_store_data = \$13 [31:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:49" */
      3'h2:
          x_store_data = x_store_operand;
    endcase
  end
  always @* begin
    w_load_result = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:60" *)
    casez (w_funct3)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:61" */
      3'h0:
          w_load_result = \$26 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:63" */
      3'h4:
          w_load_result = \$28 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:65" */
      3'h1:
          w_load_result = \$30 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:67" */
      3'h5:
          w_load_result = \$32 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:69" */
      3'h2:
          w_load_result = w_load_data;
    endcase
  end
  assign \$5  = \$6 ;
  assign \$8  = \$11 ;
  assign \$13  = \$16 ;
  assign w_half = \$22 ;
  assign w_byte = \$18 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.decoder" *)
module decoder(rs1, rs2, csr, immediate, rs1_re, rs2_re, lui, auipc, branch, jump, illegal, rd, rd_we, bypass_x, bypass_m, funct3, load, store, adder, adder_sub, compare, \logic , shift, direction, sext, fence_i, csr_we, ecall, ebreak, mret, multiply, divide, instruction);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$101 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$103 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$105 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$107 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$109 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:74" *)
  wire [31:0] \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$111 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$113 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$115 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$117 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$119 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$121 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$123 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$125 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$127 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$129 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$131 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$133 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$135 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$137 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$139 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$141 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$143 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$145 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$147 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$149 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$151 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$153 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$155 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$157 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$159 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$161 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$163 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$165 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$167 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$169 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$171 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$173 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$175 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$177 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$179 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$181 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$183 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$185 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$187 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$189 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$191 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$193 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$195 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$197 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$199 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:70" *)
  wire [31:0] \$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$201 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$203 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$205 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$207 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:170" *)
  wire \$209 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:170" *)
  wire \$211 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$213 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$215 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$217 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$219 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$221 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$223 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$225 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$227 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$229 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$231 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$233 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$235 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$237 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$239 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$241 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$243 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$245 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$247 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$249 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$251 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$253 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$255 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$257 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$259 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$261 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$263 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$265 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$267 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$269 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$271 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$273 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$275 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$277 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$279 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$281 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$283 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$285 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$287 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$289 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$291 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$293 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$295 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$297 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$299 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$301 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$303 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$305 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$307 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$309 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$311 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$313 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$315 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$317 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$319 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$321 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$323 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$325 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$327 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$329 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$331 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$333 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$335 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$337 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$339 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$341 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$343 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$345 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$347 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$349 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$351 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$353 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$355 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$357 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$359 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$361 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$363 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$365 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$367 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$369 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$371 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$373 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$375 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$377 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$379 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$381 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$383 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$385 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$387 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$389 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$391 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$393 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$395 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$397 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$399 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:71" *)
  wire [31:0] \$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$401 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$403 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$405 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$407 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$409 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$411 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$413 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$415 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$417 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$419 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$421 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$423 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$425 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$427 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$429 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$431 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$433 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$435 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$437 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$439 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$441 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$443 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$445 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$447 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$449 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *)
  wire \$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$451 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$453 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$455 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$457 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$459 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$461 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$463 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$465 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$467 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$469 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *)
  wire \$47 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$471 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$473 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$475 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$477 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:208" *)
  wire \$479 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:209" *)
  wire \$481 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:211" *)
  wire \$483 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:212" *)
  wire \$485 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$487 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$489 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *)
  wire \$49 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$491 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$493 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$495 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$497 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$499 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$501 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$503 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$505 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$507 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$509 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$51 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$511 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$513 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$515 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$517 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$519 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$521 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$523 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$525 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$527 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$529 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$53 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$531 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$533 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$535 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$537 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$539 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$541 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$543 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$545 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$547 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$549 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$55 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$551 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$553 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$555 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$557 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$559 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$561 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$563 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$565 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$567 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$569 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$57 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$571 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$573 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$575 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$577 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$579 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$581 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$583 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$585 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$587 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$589 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$59 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$591 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$593 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$595 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$597 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$599 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:72" *)
  wire [31:0] \$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$601 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$603 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$605 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$607 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$609 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$61 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$611 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$613 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$615 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$617 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$619 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$621 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$623 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$625 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$627 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$629 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$63 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$631 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$633 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$635 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$637 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$639 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$641 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$643 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$645 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$647 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$649 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$65 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$651 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$653 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$655 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$657 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$659 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$661 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$663 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$665 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$667 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$669 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$67 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$671 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$673 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$675 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$677 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:244" *)
  wire \$679 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:244" *)
  wire \$681 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:244" *)
  wire \$683 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:246" *)
  wire \$685 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:246" *)
  wire \$687 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:246" *)
  wire \$689 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$69 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:247" *)
  wire \$691 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:247" *)
  wire \$693 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:248" *)
  wire \$695 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:248" *)
  wire \$697 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:249" *)
  wire \$699 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:249" *)
  wire \$701 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *)
  wire \$703 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *)
  wire \$705 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *)
  wire \$707 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *)
  wire \$709 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$71 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:252" *)
  wire \$711 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:252" *)
  wire \$713 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:254" *)
  wire \$715 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$717 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$718 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$720 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$722 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$724 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$726 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$728 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$73 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$730 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$732 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$734 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$736 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$738 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$740 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$742 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$744 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$746 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *)
  wire \$749 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$75 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$77 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$79 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:124" *)
  wire [34:0] \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$81 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$83 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$85 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$87 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$89 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:124" *)
  wire [34:0] \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$91 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$93 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$95 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *)
  wire \$97 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *)
  wire \$99 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:40" *)
  output adder;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:41" *)
  output adder_sub;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:49" *)
  output auipc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:72" *)
  wire [12:0] bimm12;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:51" *)
  output branch;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:36" *)
  output bypass_m;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:35" *)
  output bypass_x;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:52" *)
  output compare;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:53" *)
  output csr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:54" *)
  output csr_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:46" *)
  output direction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:44" *)
  output divide;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:57" *)
  output ebreak;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:56" *)
  output ecall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:39" *)
  output fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:77" *)
  reg [2:0] fmt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:68" *)
  wire [11:0] funct12;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:59" *)
  output [2:0] funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:66" *)
  wire [2:0] \funct3$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:67" *)
  wire [6:0] funct7;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:70" *)
  wire [11:0] iimm12;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:60" *)
  output illegal;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:34" *)
  output [31:0] immediate;
  reg [31:0] immediate;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:26" *)
  input [31:0] instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:74" *)
  wire [20:0] jimm20;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:50" *)
  output jump;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:37" *)
  output load;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:42" *)
  output \logic ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:48" *)
  output lui;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:58" *)
  output mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:43" *)
  output multiply;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:65" *)
  wire [4:0] opcode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:55" *)
  wire privileged;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:28" *)
  output [4:0] rd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:29" *)
  output rd_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:30" *)
  output [4:0] rs1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:31" *)
  output rs1_re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:32" *)
  output [4:0] rs2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:33" *)
  output rs2_re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:47" *)
  output sext;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:45" *)
  output shift;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:71" *)
  wire [11:0] simm12;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:38" *)
  output store;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:73" *)
  wire [19:0] uimm20;
  assign \$9  = uimm20 <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:124" *) 4'hc;
  assign \$99  = \$85  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$97 ;
  assign \$101  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h18;
  assign \$103  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$105  = \$101  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$103 ;
  assign \$107  = \$105  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$109  = \$107  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$111  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h18;
  assign \$113  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$115  = \$111  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$113 ;
  assign \$117  = \$115  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$11  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:74" *) $signed(jimm20);
  assign \$119  = \$117  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$121  = \$109  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$119 ;
  assign \$123  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h18;
  assign \$125  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$127  = \$123  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$125 ;
  assign \$129  = \$127  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$131  = \$129  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$133  = \$121  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$131 ;
  assign \$135  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h18;
  assign \$137  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$13  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) 1'h0;
  assign \$139  = \$135  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$137 ;
  assign \$141  = \$139  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$143  = \$141  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$145  = \$133  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$143 ;
  assign \$147  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h18;
  assign \$149  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h6;
  assign \$151  = \$147  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$149 ;
  assign \$153  = \$151  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$155  = \$153  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$157  = \$145  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$155 ;
  assign \$15  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) 1'h1;
  assign \$159  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h18;
  assign \$161  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h7;
  assign \$163  = \$159  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$161 ;
  assign \$165  = \$163  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$167  = \$165  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$169  = \$157  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$167 ;
  assign \$171  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$173  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$175  = \$171  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$173 ;
  assign \$177  = \$175  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$17  = \$13  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) \$15 ;
  assign \$179  = \$177  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$181  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$183  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$185  = \$181  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$183 ;
  assign \$187  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$189  = \$185  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$187 ;
  assign \$191  = \$189  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$193  = \$179  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$191 ;
  assign \$195  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$197  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$19  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) 3'h4;
  assign \$199  = \$195  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$197 ;
  assign \$201  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 6'h20;
  assign \$203  = \$199  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$201 ;
  assign \$205  = \$203  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$207  = \$193  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$205 ;
  assign \$209  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:170" *) 6'h20;
  assign \$211  = rs2_re & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:170" *) \$209 ;
  assign \$213  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$215  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$217  = \$213  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$215 ;
  assign \$21  = \$17  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) \$19 ;
  assign \$219  = \$217  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$221  = \$219  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$223  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$225  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h6;
  assign \$227  = \$223  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$225 ;
  assign \$229  = \$227  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$231  = \$229  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$233  = \$221  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$231 ;
  assign \$235  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$237  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h7;
  assign \$23  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) 3'h5;
  assign \$239  = \$235  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$237 ;
  assign \$241  = \$239  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$243  = \$241  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$245  = \$233  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$243 ;
  assign \$247  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$249  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$251  = \$247  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$249 ;
  assign \$253  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$255  = \$251  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$253 ;
  assign \$257  = \$255  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$25  = \$21  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:133" *) \$23 ;
  assign \$259  = \$245  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$257 ;
  assign \$261  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$263  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h6;
  assign \$265  = \$261  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$263 ;
  assign \$267  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$269  = \$265  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$267 ;
  assign \$271  = \$269  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$273  = \$259  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$271 ;
  assign \$275  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$277  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h7;
  assign \$27  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) 1'h0;
  assign \$279  = \$275  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$277 ;
  assign \$281  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$283  = \$279  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$281 ;
  assign \$285  = \$283  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$287  = \$273  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$285 ;
  assign \$289  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$291  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$293  = \$289  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$291 ;
  assign \$295  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$297  = \$293  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$295 ;
  assign \$2  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:70" *) $signed(iimm12);
  assign \$29  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) 1'h1;
  assign \$299  = \$297  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$301  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$303  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$305  = \$301  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$303 ;
  assign \$307  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$309  = \$305  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$307 ;
  assign \$311  = \$309  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$313  = \$299  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$311 ;
  assign \$315  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$317  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h2;
  assign \$31  = \$27  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) \$29 ;
  assign \$319  = \$315  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$317 ;
  assign \$321  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$323  = \$319  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$321 ;
  assign \$325  = \$323  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$327  = \$313  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$325 ;
  assign \$329  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$331  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h3;
  assign \$333  = \$329  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$331 ;
  assign \$335  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$337  = \$333  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$335 ;
  assign \$33  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) 2'h2;
  assign \$339  = \$337  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$341  = \$327  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$339 ;
  assign \$343  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$345  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$347  = \$343  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$345 ;
  assign \$349  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$351  = \$347  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$349 ;
  assign \$353  = \$351  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$355  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$357  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$35  = \$31  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) \$33 ;
  assign \$359  = \$355  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$357 ;
  assign \$361  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$363  = \$359  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$361 ;
  assign \$365  = \$363  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$367  = \$353  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$365 ;
  assign \$369  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$371  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h6;
  assign \$373  = \$369  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$371 ;
  assign \$375  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$377  = \$373  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$375 ;
  assign \$37  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) 2'h3;
  assign \$379  = \$377  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$381  = \$367  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$379 ;
  assign \$383  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$385  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h7;
  assign \$387  = \$383  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$385 ;
  assign \$389  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$391  = \$387  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$389 ;
  assign \$393  = \$391  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$395  = \$381  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$393 ;
  assign \$397  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$39  = \$35  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:134" *) \$37 ;
  assign \$399  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$401  = \$397  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$399 ;
  assign \$403  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$405  = \$401  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$403 ;
  assign \$407  = \$405  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$409  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$411  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$413  = \$409  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$411 ;
  assign \$415  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$417  = \$413  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$415 ;
  assign \$41  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *) 1'h0;
  assign \$419  = \$417  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$421  = \$407  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$419 ;
  assign \$423  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$425  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$427  = \$423  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$425 ;
  assign \$429  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 6'h20;
  assign \$431  = \$427  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$429 ;
  assign \$433  = \$431  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$435  = \$421  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$433 ;
  assign \$437  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$43  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *) 2'h2;
  assign \$439  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$441  = \$437  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$439 ;
  assign \$443  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$445  = \$441  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$443 ;
  assign \$447  = \$445  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$449  = \$435  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$447 ;
  assign \$451  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$453  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$455  = \$451  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$453 ;
  assign \$457  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$45  = \$41  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *) \$43 ;
  assign \$459  = \$455  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$457 ;
  assign \$461  = \$459  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$463  = \$449  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$461 ;
  assign \$465  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$467  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$469  = \$465  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$467 ;
  assign \$471  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 6'h20;
  assign \$473  = \$469  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$471 ;
  assign \$475  = \$473  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$477  = \$463  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$475 ;
  assign \$47  = fmt == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *) 2'h3;
  assign \$479  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:208" *) 3'h5;
  assign \$481  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:209" *) 6'h20;
  assign \$483  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:211" *) 4'hd;
  assign \$485  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:212" *) 3'h5;
  assign \$487  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1b;
  assign \$489  = \$487  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$491  = \$489  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$493  = \$491  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$495  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h19;
  assign \$497  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$4  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:71" *) $signed(simm12);
  assign \$49  = \$45  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:135" *) \$47 ;
  assign \$499  = \$495  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$497 ;
  assign \$501  = \$499  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$503  = \$501  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$505  = \$493  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$503 ;
  assign \$507  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$509  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$511  = \$507  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$509 ;
  assign \$513  = \$511  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$515  = \$513  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$517  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$51  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$519  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$521  = \$517  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$519 ;
  assign \$523  = \$521  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$525  = \$523  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$527  = \$515  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$525 ;
  assign \$529  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$531  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$533  = \$529  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$531 ;
  assign \$535  = \$533  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$537  = \$535  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$53  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h2;
  assign \$539  = \$527  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$537 ;
  assign \$541  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$543  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$545  = \$541  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$543 ;
  assign \$547  = \$545  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$549  = \$547  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$551  = \$539  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$549 ;
  assign \$553  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$555  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h2;
  assign \$557  = \$553  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$555 ;
  assign \$55  = \$51  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$53 ;
  assign \$559  = \$557  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$561  = \$559  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$563  = \$551  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$561 ;
  assign \$565  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'h8;
  assign \$567  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$569  = \$565  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$567 ;
  assign \$571  = \$569  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$573  = \$571  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$575  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'h8;
  assign \$577  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$57  = \$55  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$579  = \$575  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$577 ;
  assign \$581  = \$579  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$583  = \$581  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$585  = \$573  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$583 ;
  assign \$587  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'h8;
  assign \$589  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h2;
  assign \$591  = \$587  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$589 ;
  assign \$593  = \$591  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$595  = \$593  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$597  = \$585  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$595 ;
  assign \$59  = \$57  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$599  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h3;
  assign \$601  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$603  = \$599  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$601 ;
  assign \$605  = \$603  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$607  = \$605  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$609  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1c;
  assign \$611  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$613  = \$609  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$611 ;
  assign \$615  = \$613  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$617  = \$615  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$61  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h4;
  assign \$619  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1c;
  assign \$621  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h2;
  assign \$623  = \$619  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$621 ;
  assign \$625  = \$623  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$627  = \$625  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$629  = \$617  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$627 ;
  assign \$631  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1c;
  assign \$633  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h3;
  assign \$635  = \$631  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$633 ;
  assign \$637  = \$635  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$63  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h3;
  assign \$639  = \$637  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$641  = \$629  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$639 ;
  assign \$643  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1c;
  assign \$645  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h5;
  assign \$647  = \$643  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$645 ;
  assign \$649  = \$647  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$651  = \$649  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$653  = \$641  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$651 ;
  assign \$655  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1c;
  assign \$657  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h6;
  assign \$65  = \$61  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$63 ;
  assign \$659  = \$655  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$657 ;
  assign \$661  = \$659  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$663  = \$661  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$665  = \$653  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$663 ;
  assign \$667  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 5'h1c;
  assign \$669  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 3'h7;
  assign \$671  = \$667  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$669 ;
  assign \$673  = \$671  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$675  = \$673  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$677  = \$665  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$675 ;
  assign \$67  = \$65  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$679  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:244" *) \funct3$1 [1];
  assign \$681  = rs1 != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:244" *) 1'h0;
  assign \$683  = \$679  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:244" *) \$681 ;
  assign \$685  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:246" *) 5'h1c;
  assign \$687  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:246" *) 1'h0;
  assign \$689  = \$685  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:246" *) \$687 ;
  assign \$691  = funct12 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:247" *) 1'h0;
  assign \$693  = privileged & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:247" *) \$691 ;
  assign \$695  = funct12 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:248" *) 1'h1;
  assign \$697  = privileged & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:248" *) \$695 ;
  assign \$6  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:72" *) $signed(bimm12);
  assign \$69  = \$67  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$699  = funct12 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:249" *) 10'h302;
  assign \$701  = privileged & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:249" *) \$699 ;
  assign \$703  = adder | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *) \logic ;
  assign \$705  = \$703  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *) lui;
  assign \$707  = \$705  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *) auipc;
  assign \$709  = \$707  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:251" *) csr;
  assign \$711  = compare | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:252" *) divide;
  assign \$713  = \$711  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:252" *) shift;
  assign \$715  = instruction[1:0] != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:254" *) 2'h3;
  assign \$718  = compare | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) branch;
  assign \$71  = \$59  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$69 ;
  assign \$720  = \$718  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) adder;
  assign \$722  = \$720  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) \logic ;
  assign \$724  = \$722  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) multiply;
  assign \$726  = \$724  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) divide;
  assign \$728  = \$726  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) shift;
  assign \$730  = \$728  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) lui;
  assign \$732  = \$730  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) auipc;
  assign \$734  = \$732  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) jump;
  assign \$736  = \$734  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) load;
  assign \$738  = \$736  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) store;
  assign \$73  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$740  = \$738  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) csr;
  assign \$742  = \$740  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) ecall;
  assign \$744  = \$742  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) ebreak;
  assign \$746  = \$744  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) mret;
  assign \$717  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) \$746 ;
  assign \$749  = \$715  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:257" *) \$717 ;
  assign \$75  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h2;
  assign \$77  = \$73  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$75 ;
  assign \$79  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$81  = \$77  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$79 ;
  assign \$83  = \$81  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  assign \$85  = \$71  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:147" *) \$83 ;
  assign \$87  = opcode == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 4'hc;
  assign \$89  = \funct3$1  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 2'h3;
  assign \$91  = \$87  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$89 ;
  assign \$93  = funct7 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h0;
  assign \$95  = \$91  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) \$93 ;
  assign \$97  = \$95  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:146" *) 1'h1;
  always @* begin
    immediate = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:116" *)
    casez (fmt)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:117" */
      3'h1:
          immediate = \$2 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:119" */
      3'h2:
          immediate = \$4 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:121" */
      3'h3:
          immediate = \$6 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:123" */
      3'h4:
          immediate = \$8 [31:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:125" */
      3'h5:
          immediate = \$11 ;
    endcase
  end
  always @* begin
    fmt = 3'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:92" *)
    casez (opcode)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:93" */
      5'h0d:
          fmt = 3'h4;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:95" */
      5'h05:
          fmt = 3'h4;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:97" */
      5'h1b:
          fmt = 3'h5;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:99" */
      5'h19:
          fmt = 3'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:101" */
      5'h18:
          fmt = 3'h3;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:103" */
      5'h00:
          fmt = 3'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:105" */
      5'h08:
          fmt = 3'h2;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:107" */
      5'h04:
          fmt = 3'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:109" */
      5'h0c:
          fmt = 3'h0;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:111" */
      5'h03:
          fmt = 3'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:113" */
      5'h1c:
          fmt = 3'h1;
    endcase
  end
  assign \$8  = \$9 ;
  assign illegal = \$749 ;
  assign bypass_m = \$713 ;
  assign bypass_x = \$709 ;
  assign mret = \$701 ;
  assign ebreak = \$697 ;
  assign ecall = \$693 ;
  assign privileged = \$689 ;
  assign csr_we = \$683 ;
  assign csr = \$677 ;
  assign fence_i = \$607 ;
  assign store = \$597 ;
  assign load = \$563 ;
  assign jump = \$505 ;
  assign auipc = \$485 ;
  assign lui = \$483 ;
  assign sext = \$481 ;
  assign direction = \$479 ;
  assign shift = \$477 ;
  assign divide = \$395 ;
  assign multiply = \$341 ;
  assign \logic  = \$287 ;
  assign adder_sub = \$211 ;
  assign adder = \$207 ;
  assign branch = \$169 ;
  assign compare = \$99 ;
  assign funct3 = \funct3$1 ;
  assign rs2_re = \$49 ;
  assign rs1_re = \$39 ;
  assign rd_we = \$25 ;
  assign rs2 = instruction[24:20];
  assign rs1 = instruction[19:15];
  assign rd = instruction[11:7];
  assign jimm20 = { instruction[31], instruction[19:12], instruction[20], instruction[30:21], 1'h0 };
  assign uimm20 = instruction[31:12];
  assign bimm12 = { instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 };
  assign simm12 = { instruction[31:25], instruction[11:7] };
  assign iimm12 = instruction[31:20];
  assign funct12 = instruction[31:20];
  assign funct7 = instruction[31:25];
  assign \funct3$1  = instruction[14:12];
  assign opcode = instruction[6:2];
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.divider" *)
module divider(x_src1, x_src2, x_valid, x_stall, m_result, rst, clk, m_busy, x_op);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:41" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:12" *)
  wire [32:0] \$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$101 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$103 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$105 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *)
  wire \$107 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$109 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$111 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$113 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
  wire \$115 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$117 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$119 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *)
  wire [32:0] \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$121 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$123 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *)
  wire \$125 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
  wire \$127 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:97" *)
  wire [6:0] \$129 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:97" *)
  wire [6:0] \$130 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$132 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$134 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$136 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
  wire \$138 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$140 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$142 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$144 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$146 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *)
  wire \$148 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
  wire \$150 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
  wire \$152 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:98" *)
  wire [33:0] \$154 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:98" *)
  wire [33:0] \$155 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:116" *)
  wire [31:0] \$157 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *)
  wire [32:0] \$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *)
  wire [32:0] \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:13" *)
  wire [32:0] \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *)
  wire [32:0] \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *)
  wire \$22 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:43" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$47 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$49 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:43" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$51 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *)
  wire \$53 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
  wire \$55 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:111" *)
  wire [32:0] \$57 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:111" *)
  wire [32:0] \$58 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:56" *)
  wire [32:0] \$60 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:111" *)
  wire [32:0] \$62 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$64 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$66 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$68 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *)
  wire [32:0] \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
  wire \$70 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$72 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$74 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$76 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$78 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *)
  wire [32:0] \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *)
  wire \$80 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
  wire \$82 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:112" *)
  wire [32:0] \$84 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:112" *)
  wire [32:0] \$85 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:58" *)
  wire [32:0] \$87 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:112" *)
  wire [32:0] \$89 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$91 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$93 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
  wire \$95 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
  wire \$97 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *)
  wire \$99 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:59" *)
  reg [32:0] difference;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:57" *)
  reg [31:0] divisor = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:57" *)
  reg [31:0] \divisor$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
  reg fsm_state = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
  reg \fsm_state$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:18" *)
  output m_busy;
  reg m_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:52" *)
  reg m_modulus = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:52" *)
  reg \m_modulus$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:53" *)
  reg m_negative = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:53" *)
  reg \m_negative$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:17" *)
  output [31:0] m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:56" *)
  reg [31:0] quotient = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:56" *)
  reg [31:0] \quotient$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:58" *)
  reg [31:0] remainder = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:58" *)
  reg [31:0] \remainder$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:55" *)
  reg [5:0] timer = 6'h20;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:55" *)
  reg [5:0] \timer$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:45" *)
  wire [31:0] x_dividend;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:46" *)
  wire [31:0] x_divisor;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:25" *)
  reg x_enable;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:26" *)
  reg x_modulus;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:39" *)
  reg x_negative;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:11" *)
  input [2:0] x_op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:27" *)
  reg x_signed;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:12" *)
  input [31:0] x_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:13" *)
  input [31:0] x_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:15" *)
  input x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:14" *)
  input x_valid;
  assign \$99  = $signed(x_src1) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd2147483648);
  assign \$101  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$99 ;
  assign \$103  = $signed(x_src2) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd4294967295);
  assign \$105  = \$101  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$103 ;
  assign \$107  = x_dividend == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *) 1'h0;
  assign \$10  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:12" *) x_src1;
  assign \$109  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$111  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$113  = \$109  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$111 ;
  assign \$115  = x_divisor == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *) 1'h0;
  assign \$117  = $signed(x_src1) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd2147483648);
  assign \$119  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$117 ;
  assign \$121  = $signed(x_src2) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd4294967295);
  assign \$123  = \$119  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$121 ;
  assign \$125  = x_dividend == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *) 1'h0;
  assign \$127  = timer != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *) 1'h0;
  assign \$130  = timer - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:97" *) 1'h1;
  assign \$132  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$134  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$136  = \$132  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$134 ;
  assign \$138  = x_divisor == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *) 1'h0;
  assign \$13  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *) x_src1[31];
  assign \$140  = $signed(x_src1) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd2147483648);
  assign \$142  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$140 ;
  assign \$144  = $signed(x_src2) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd4294967295);
  assign \$146  = \$142  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$144 ;
  assign \$148  = x_dividend == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *) 1'h0;
  assign \$12  = \$13  ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *) \$8  : \$10 ;
  assign \$150  = timer != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *) 1'h0;
  assign \$152  = timer != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *) 1'h0;
  assign \$155  = { remainder, quotient[31] } - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:98" *) divisor;
  assign \$157  = m_modulus ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:116" *) remainder : quotient;
  assign \$17  = - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *) x_src2;
  assign \$1  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:41" *) x_src1[31];
  assign \$19  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:13" *) x_src2;
  assign \$22  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *) x_src2[31];
  assign \$21  = \$22  ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:49" *) \$17  : \$19 ;
  assign \$25  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$27  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$29  = \$25  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$27 ;
  assign \$31  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$33  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$35  = \$31  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$33 ;
  assign \$37  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$3  = x_src1[31] ^ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:43" *) x_src2[31];
  assign \$39  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$41  = \$37  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$39 ;
  assign \$43  = x_divisor == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *) 1'h0;
  assign \$45  = $signed(x_src1) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd2147483648);
  assign \$47  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$45 ;
  assign \$49  = $signed(x_src2) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd4294967295);
  assign \$51  = \$47  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$49 ;
  assign \$53  = x_dividend == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *) 1'h0;
  assign \$55  = timer != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *) 1'h0;
  assign \$58  = - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:111" *) quotient;
  assign \$5  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:43" *) \$3 ;
  assign \$60  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:56" *) quotient;
  assign \$62  = m_negative ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:111" *) \$58  : \$60 ;
  assign \$64  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$66  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$68  = \$64  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$66 ;
  assign \$70  = x_divisor == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *) 1'h0;
  assign \$72  = $signed(x_src1) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd2147483648);
  assign \$74  = x_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$72 ;
  assign \$76  = $signed(x_src2) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) $signed(32'd4294967295);
  assign \$78  = \$74  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" *) \$76 ;
  assign \$80  = x_dividend == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" *) 1'h0;
  assign \$82  = timer != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *) 1'h0;
  assign \$85  = - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:112" *) remainder;
  assign \$87  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:58" *) remainder;
  assign \$8  = - (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:48" *) x_src1;
  assign \$89  = m_negative ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:112" *) \$85  : \$87 ;
  assign \$91  = x_enable & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_valid;
  assign \$93  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) x_stall;
  assign \$95  = \$91  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *) \$93 ;
  assign \$97  = x_divisor == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *) 1'h0;
  always @(posedge clk)
      fsm_state <= \fsm_state$next ;
  always @(posedge clk)
      timer <= \timer$next ;
  always @(posedge clk)
      divisor <= \divisor$next ;
  always @(posedge clk)
      remainder <= \remainder$next ;
  always @(posedge clk)
      quotient <= \quotient$next ;
  always @(posedge clk)
      m_negative <= \m_negative$next ;
  always @(posedge clk)
      m_modulus <= \m_modulus$next ;
  always @* begin
    x_enable = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:29" *)
    casez (x_op)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:30" */
      3'h4:
          x_enable = 1'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:32" */
      3'h5:
          x_enable = 1'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:34" */
      3'h6:
          x_enable = 1'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:36" */
      3'h7:
          x_enable = 1'h1;
    endcase
  end
  always @* begin
    x_signed = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:29" *)
    casez (x_op)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:30" */
      3'h4:
          x_signed = 1'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:34" */
      3'h6:
          x_signed = 1'h1;
    endcase
  end
  always @* begin
    \divisor$next  = divisor;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$95 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
                casez ({ \$107 , \$105 , \$97  })
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" */
                  3'b??1:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" */
                  3'b1??:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:85" */
                  default:
                      \divisor$next  = x_divisor;
                endcase
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \divisor$next  = 32'd0;
    endcase
  end
  always @* begin
    \timer$next  = timer;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$113 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
                casez ({ \$125 , \$123 , \$115  })
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" */
                  3'b??1:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" */
                  3'b1??:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:85" */
                  default:
                      \timer$next  = 6'h20;
                endcase
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:94" */
      /* \nmigen.decoding  = "DIVIDE/1" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
          casez (\$127 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" */
            1'h1:
                \timer$next  = \$129 [5:0];
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \timer$next  = 6'h20;
    endcase
  end
  always @* begin
    \fsm_state$next  = fsm_state;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$136 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
                casez ({ \$148 , \$146 , \$138  })
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" */
                  3'b??1:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" */
                  3'b?1?:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" */
                  3'b1??:
                      /* empty */;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:85" */
                  default:
                      \fsm_state$next  = 1'h1;
                endcase
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:94" */
      /* \nmigen.decoding  = "DIVIDE/1" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
          casez (\$150 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" */
            1'h1:
                /* empty */;
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:109" */
            default:
                \fsm_state$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 1'h0;
    endcase
  end
  always @* begin
    m_busy = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:94" */
      /* \nmigen.decoding  = "DIVIDE/1" */
      1'h1:
          m_busy = 1'h1;
    endcase
  end
  always @* begin
    difference = 33'h000000000;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:94" */
      /* \nmigen.decoding  = "DIVIDE/1" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
          casez (\$152 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" */
            1'h1:
                difference = \$154 [32:0];
          endcase
    endcase
  end
  always @* begin
    x_modulus = 1'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:29" *)
    casez (x_op)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:34" */
      3'h6:
          x_modulus = 1'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:36" */
      3'h7:
          x_modulus = 1'h1;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:40" *)
    casez (x_modulus)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:40" */
      1'h1:
          x_negative = \$1 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:42" */
      default:
          x_negative = \$5 ;
    endcase
  end
  always @* begin
    \m_modulus$next  = m_modulus;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$29 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                \m_modulus$next  = x_modulus;
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_modulus$next  = 1'h0;
    endcase
  end
  always @* begin
    \m_negative$next  = m_negative;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$35 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                \m_negative$next  = x_negative;
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_negative$next  = 1'h0;
    endcase
  end
  always @* begin
    \quotient$next  = quotient;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$41 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
                casez ({ \$53 , \$51 , \$43  })
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" */
                  3'b??1:
                      \quotient$next  = 32'd4294967295;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" */
                  3'b?1?:
                      \quotient$next  = x_src1;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" */
                  3'b1??:
                      \quotient$next  = 32'd0;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:85" */
                  default:
                      \quotient$next  = x_dividend;
                endcase
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:94" */
      /* \nmigen.decoding  = "DIVIDE/1" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
          casez (\$55 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:99" *)
                casez (difference[32])
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:99" */
                  1'h1:
                      \quotient$next  = { quotient[30:0], 1'h0 };
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:104" */
                  default:
                      \quotient$next  = { quotient[30:0], 1'h1 };
                endcase
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:109" */
            default:
                \quotient$next  = \$57 [31:0];
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \quotient$next  = 32'd0;
    endcase
  end
  always @* begin
    \remainder$next  = remainder;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:61" *)
    casez (fsm_state)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:62" */
      /* \nmigen.decoding  = "IDLE/0" */
      1'h0:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" *)
          casez (\$68 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:63" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" *)
                casez ({ \$80 , \$78 , \$70  })
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:68" */
                  3'b??1:
                      \remainder$next  = x_src1;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:74" */
                  3'b?1?:
                      \remainder$next  = 32'd0;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:80" */
                  3'b1??:
                      \remainder$next  = 32'd0;
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:85" */
                  default:
                      \remainder$next  = 32'd0;
                endcase
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:94" */
      /* \nmigen.decoding  = "DIVIDE/1" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" *)
          casez (\$82 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:96" */
            1'h1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:99" *)
                casez (difference[32])
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:99" */
                  1'h1:
                      \remainder$next  = { remainder[30:0], quotient[31] };
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:104" */
                  default:
                      \remainder$next  = difference[31:0];
                endcase
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:109" */
            default:
                \remainder$next  = \$84 [31:0];
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \remainder$next  = 32'd0;
    endcase
  end
  assign \$7  = \$12 ;
  assign \$16  = \$21 ;
  assign \$57  = \$62 ;
  assign \$84  = \$89 ;
  assign \$129  = \$130 ;
  assign \$154  = \$155 ;
  assign m_result = \$157 ;
  assign x_divisor = \$21 [31:0];
  assign x_dividend = \$12 [31:0];
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.exception" *)
module exception(r__base, \r__base$1 , external_interrupt, timer_interrupt, software_interrupt, m_fetch_misaligned, m_fetch_error, m_fetch_badaddr, m_load_misaligned, m_load_error, m_store_misaligned, m_store_error, m_loadstore_badaddr, m_branch_target, m_illegal, m_ecall, m_pc, m_instruction, m_result, m_mret, m_stall, m_valid, m_ebreak, rst, clk, we, r__uie, r__sie, r__wpri0, r__mie, r__upie, r__spie, r__wpri1, r__mpie, r__spp, r__wpri2, r__mpp, r__fs, r__xs, r__mprv, r__sum, r__mxr, r__tvm, r__tw, r__tsr, r__wpri3, r__sd, w__uie, w__sie, w__wpri0, w__mie, w__upie, w__spie, w__wpri1, w__mpie, w__spp, w__wpri2, w__mpp, w__fs, w__xs, w__mprv, w__sum, w__mxr, w__tvm, w__tw, w__tsr, w__wpri3, w__sd, \we$2 , r__extensions, r__wiri0, r__mxl, w__extensions, w__wiri0, w__mxl, \we$3 , r__usie, r__ssie, \r__wpri0$4 , r__msie, r__utie, r__stie, \r__wpri1$5 , r__mtie, r__ueie, r__seie, \r__wpri2$6 , r__meie, \r__wpri3$7 , w__usie, w__ssie, \w__wpri0$8 , w__msie, w__utie, w__stie, \w__wpri1$9 , w__mtie, w__ueie, w__seie, \w__wpri2$10 , w__meie, \w__wpri3$11 , \we$12 , r__mode, w__mode, w__base, \we$13 , r__value, w__value, \we$14 , r__zero, w__zero, \w__base$15 , \we$16 , r__ecode, r__interrupt, w__ecode, w__interrupt, \we$17 , \r__value$18 , \w__value$19 , \we$20 , r__usip, r__ssip, \r__wiri0$21 , r__msip, r__utip, r__stip, r__wiri1, r__mtip, r__ueip, r__seip, r__wiri2, r__meip, r__wiri3, w__usip, w__ssip, \w__wiri0$22 , w__msip, w__utip, w__stip, w__wiri1, w__mtip, w__ueip, w__seip, w__wiri2, w__meip, w__wiri3, \we$23 , \r__value$24 , \w__value$25 , \we$26 , \r__value$27 , \w__value$28 , m_raise);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *)
  wire [30:0] \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *)
  wire [30:0] \$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$47 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
  wire \$49 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" *)
  wire \$51 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:102" *)
  wire [32:0] \$53 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:102" *)
  wire [32:0] \$54 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:110" *)
  wire [32:0] \$56 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:110" *)
  wire [32:0] \$57 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:74" *)
  wire \$59 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:71" *)
  wire [31:0] \$61 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:79" *)
  wire \$63 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:80" *)
  wire \$65 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:81" *)
  wire \$67 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *)
  wire \$69 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *)
  wire \$71 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *)
  wire \$73 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *)
  wire \$75 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:25" *)
  input [31:0] external_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:75" *)
  wire [15:0] interrupt_pe_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:77" *)
  wire interrupt_pe_n;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *)
  wire [3:0] interrupt_pe_o;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:37" *)
  input [31:0] m_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:39" *)
  input m_ebreak;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:40" *)
  input m_ecall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:31" *)
  input [29:0] m_fetch_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:30" *)
  input m_fetch_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:29" *)
  input m_fetch_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:38" *)
  input m_illegal;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:42" *)
  input [31:0] m_instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:33" *)
  input m_load_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:32" *)
  input m_load_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:36" *)
  input [29:0] m_loadstore_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:44" *)
  input m_mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:41" *)
  input [31:0] m_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:48" *)
  output m_raise;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:43" *)
  input [31:0] m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:45" *)
  input m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:35" *)
  input m_store_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:34" *)
  input m_store_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:46" *)
  input m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [29:0] r__base;
  reg [29:0] r__base = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [29:0] \r__base$1 ;
  reg [29:0] \r__base$1  = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [29:0] \r__base$1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [29:0] \r__base$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [30:0] r__ecode;
  reg [30:0] r__ecode = 31'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [30:0] \r__ecode$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [25:0] r__extensions;
  reg [25:0] r__extensions = 26'h0000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [25:0] \r__extensions$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__fs;
  reg [1:0] r__fs = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__fs$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__interrupt;
  reg r__interrupt = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__interrupt$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__meie;
  reg r__meie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__meie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__meip;
  reg r__meip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__meip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__mie;
  reg r__mie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__mie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__mode;
  reg [1:0] r__mode = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__mode$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__mpie;
  reg r__mpie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__mpie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__mpp;
  reg [1:0] r__mpp = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__mpp$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__mprv;
  reg r__mprv = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__mprv$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__msie;
  reg r__msie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__msie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__msip;
  reg r__msip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__msip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__mtie;
  reg r__mtie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__mtie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__mtip;
  reg r__mtip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__mtip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__mxl;
  reg [1:0] r__mxl = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__mxl$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__mxr;
  reg r__mxr = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__mxr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__sd;
  reg r__sd = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__sd$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__seie;
  reg r__seie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__seie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__seip;
  reg r__seip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__seip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__sie;
  reg r__sie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__sie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__spie;
  reg r__spie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__spie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__spp;
  reg r__spp = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__spp$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__ssie;
  reg r__ssie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__ssie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__ssip;
  reg r__ssip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__ssip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__stie;
  reg r__stie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__stie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__stip;
  reg r__stip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__stip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__sum;
  reg r__sum = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__sum$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__tsr;
  reg r__tsr = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__tsr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__tvm;
  reg r__tvm = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__tvm$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__tw;
  reg r__tw = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__tw$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__ueie;
  reg r__ueie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__ueie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__ueip;
  reg r__ueip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__ueip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__uie;
  reg r__uie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__uie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__upie;
  reg r__upie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__upie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__usie;
  reg r__usie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__usie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__usip;
  reg r__usip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__usip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__utie;
  reg r__utie = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__utie$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__utip;
  reg r__utip = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__utip$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [31:0] r__value;
  reg [31:0] r__value = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [31:0] \r__value$18 ;
  reg [31:0] \r__value$18  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [31:0] \r__value$18$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [31:0] \r__value$24 ;
  reg [31:0] \r__value$24  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [31:0] \r__value$24$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [31:0] \r__value$27 ;
  reg [31:0] \r__value$27  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [31:0] \r__value$27$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [31:0] \r__value$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [3:0] r__wiri0;
  reg [3:0] r__wiri0 = 4'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output \r__wiri0$21 ;
  reg \r__wiri0$21  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wiri0$21$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [3:0] \r__wiri0$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__wiri1;
  reg r__wiri1 = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wiri1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__wiri2;
  reg r__wiri2 = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wiri2$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [19:0] r__wiri3;
  reg [19:0] r__wiri3 = 20'h00000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [19:0] \r__wiri3$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__wpri0;
  reg r__wpri0 = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output \r__wpri0$4 ;
  reg \r__wpri0$4  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wpri0$4$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wpri0$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output r__wpri1;
  reg r__wpri1 = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output \r__wpri1$5 ;
  reg \r__wpri1$5  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wpri1$5$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wpri1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__wpri2;
  reg [1:0] r__wpri2 = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output \r__wpri2$6 ;
  reg \r__wpri2$6  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg \r__wpri2$6$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__wpri2$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [7:0] r__wpri3;
  reg [7:0] r__wpri3 = 8'h00;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [19:0] \r__wpri3$7 ;
  reg [19:0] \r__wpri3$7  = 20'h00000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [19:0] \r__wpri3$7$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [7:0] \r__wpri3$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__xs;
  reg [1:0] r__xs = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__xs$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  output [1:0] r__zero;
  reg [1:0] r__zero = 2'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  reg [1:0] \r__zero$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:27" *)
  input software_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:26" *)
  input timer_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:75" *)
  wire [15:0] trap_pe_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:77" *)
  wire trap_pe_n;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *)
  wire [3:0] trap_pe_o;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [29:0] w__base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [29:0] \w__base$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [30:0] w__ecode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [25:0] w__extensions;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__fs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__meie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__meip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__mie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__mode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__mpie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__mpp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__mprv;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__msie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__msip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__mtie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__mtip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__mxl;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__mxr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__sd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__seie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__seip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__sie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__spie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__spp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__ssie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__ssip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__stie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__stip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__sum;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__tsr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__tvm;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__tw;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__ueie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__ueip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__uie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__upie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__usie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__usip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__utie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__utip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [31:0] w__value;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [31:0] \w__value$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [31:0] \w__value$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [31:0] \w__value$28 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [3:0] w__wiri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input \w__wiri0$22 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__wiri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__wiri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [19:0] w__wiri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__wpri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input \w__wpri0$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input w__wpri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input \w__wpri1$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__wpri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input \w__wpri2$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [7:0] w__wpri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [19:0] \w__wpri3$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__xs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  input [1:0] w__zero;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$20 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$26 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  input \we$3 ;
  assign \$29  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) m_stall;
  assign \$31  = m_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) \$29 ;
  assign \$33  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) m_stall;
  assign \$35  = m_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) \$33 ;
  assign \$37  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) m_stall;
  assign \$39  = m_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) \$37 ;
  assign \$41  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" *) trap_pe_n;
  assign \$43  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *) trap_pe_o;
  assign \$45  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *) interrupt_pe_o;
  assign \$47  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) m_stall;
  assign \$49  = m_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *) \$47 ;
  assign \$51  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" *) trap_pe_n;
  assign \$54  = m_fetch_badaddr <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:102" *) 2'h2;
  assign \$57  = m_loadstore_badaddr <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:110" *) 2'h2;
  assign \$59  = | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:74" *) \r__value$27 ;
  assign \$61  = external_interrupt & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:71" *) \r__value$24 ;
  assign \$63  = r__msip & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:79" *) r__msie;
  assign \$65  = r__mtip & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:80" *) r__mtie;
  assign \$67  = r__meip & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:81" *) r__meie;
  assign \$69  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *) trap_pe_n;
  assign \$71  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *) interrupt_pe_n;
  assign \$73  = \$71  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *) r__mie;
  assign \$75  = \$69  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:84" *) \$73 ;
  always @(posedge clk)
      \r__value$27  <= \r__value$27$next ;
  always @(posedge clk)
      \r__value$24  <= \r__value$24$next ;
  always @(posedge clk)
      r__usip <= \r__usip$next ;
  always @(posedge clk)
      r__ssip <= \r__ssip$next ;
  always @(posedge clk)
      \r__wiri0$21  <= \r__wiri0$21$next ;
  always @(posedge clk)
      r__msip <= \r__msip$next ;
  always @(posedge clk)
      r__utip <= \r__utip$next ;
  always @(posedge clk)
      r__stip <= \r__stip$next ;
  always @(posedge clk)
      r__wiri1 <= \r__wiri1$next ;
  always @(posedge clk)
      r__mtip <= \r__mtip$next ;
  always @(posedge clk)
      r__ueip <= \r__ueip$next ;
  always @(posedge clk)
      r__seip <= \r__seip$next ;
  always @(posedge clk)
      r__wiri2 <= \r__wiri2$next ;
  always @(posedge clk)
      r__meip <= \r__meip$next ;
  always @(posedge clk)
      r__wiri3 <= \r__wiri3$next ;
  always @(posedge clk)
      \r__value$18  <= \r__value$18$next ;
  always @(posedge clk)
      r__ecode <= \r__ecode$next ;
  always @(posedge clk)
      r__interrupt <= \r__interrupt$next ;
  always @(posedge clk)
      r__zero <= \r__zero$next ;
  always @(posedge clk)
      \r__base$1  <= \r__base$1$next ;
  always @(posedge clk)
      r__value <= \r__value$next ;
  always @(posedge clk)
      r__mode <= \r__mode$next ;
  always @(posedge clk)
      r__base <= \r__base$next ;
  always @(posedge clk)
      r__usie <= \r__usie$next ;
  always @(posedge clk)
      r__ssie <= \r__ssie$next ;
  always @(posedge clk)
      \r__wpri0$4  <= \r__wpri0$4$next ;
  always @(posedge clk)
      r__msie <= \r__msie$next ;
  always @(posedge clk)
      r__utie <= \r__utie$next ;
  always @(posedge clk)
      r__stie <= \r__stie$next ;
  always @(posedge clk)
      \r__wpri1$5  <= \r__wpri1$5$next ;
  always @(posedge clk)
      r__mtie <= \r__mtie$next ;
  always @(posedge clk)
      r__ueie <= \r__ueie$next ;
  always @(posedge clk)
      r__seie <= \r__seie$next ;
  always @(posedge clk)
      \r__wpri2$6  <= \r__wpri2$6$next ;
  always @(posedge clk)
      r__meie <= \r__meie$next ;
  always @(posedge clk)
      \r__wpri3$7  <= \r__wpri3$7$next ;
  always @(posedge clk)
      r__extensions <= \r__extensions$next ;
  always @(posedge clk)
      r__wiri0 <= \r__wiri0$next ;
  always @(posedge clk)
      r__mxl <= \r__mxl$next ;
  always @(posedge clk)
      r__uie <= \r__uie$next ;
  always @(posedge clk)
      r__sie <= \r__sie$next ;
  always @(posedge clk)
      r__wpri0 <= \r__wpri0$next ;
  always @(posedge clk)
      r__mie <= \r__mie$next ;
  always @(posedge clk)
      r__upie <= \r__upie$next ;
  always @(posedge clk)
      r__spie <= \r__spie$next ;
  always @(posedge clk)
      r__wpri1 <= \r__wpri1$next ;
  always @(posedge clk)
      r__mpie <= \r__mpie$next ;
  always @(posedge clk)
      r__spp <= \r__spp$next ;
  always @(posedge clk)
      r__wpri2 <= \r__wpri2$next ;
  always @(posedge clk)
      r__mpp <= \r__mpp$next ;
  always @(posedge clk)
      r__fs <= \r__fs$next ;
  always @(posedge clk)
      r__xs <= \r__xs$next ;
  always @(posedge clk)
      r__mprv <= \r__mprv$next ;
  always @(posedge clk)
      r__sum <= \r__sum$next ;
  always @(posedge clk)
      r__mxr <= \r__mxr$next ;
  always @(posedge clk)
      r__tvm <= \r__tvm$next ;
  always @(posedge clk)
      r__tw <= \r__tw$next ;
  always @(posedge clk)
      r__tsr <= \r__tsr$next ;
  always @(posedge clk)
      r__wpri3 <= \r__wpri3$next ;
  always @(posedge clk)
      r__sd <= \r__sd$next ;
  interrupt_pe interrupt_pe (
    .i(interrupt_pe_i),
    .n(interrupt_pe_n),
    .o(interrupt_pe_o)
  );
  trap_pe trap_pe (
    .i(trap_pe_i),
    .n(trap_pe_n),
    .o(trap_pe_o)
  );
  always @* begin
    \r__uie$next  = r__uie;
    \r__sie$next  = r__sie;
    \r__wpri0$next  = r__wpri0;
    \r__mie$next  = r__mie;
    \r__upie$next  = r__upie;
    \r__spie$next  = r__spie;
    \r__wpri1$next  = r__wpri1;
    \r__mpie$next  = r__mpie;
    \r__spp$next  = r__spp;
    \r__wpri2$next  = r__wpri2;
    \r__mpp$next  = r__mpp;
    \r__fs$next  = r__fs;
    \r__xs$next  = r__xs;
    \r__mprv$next  = r__mprv;
    \r__sum$next  = r__sum;
    \r__mxr$next  = r__mxr;
    \r__tvm$next  = r__tvm;
    \r__tw$next  = r__tw;
    \r__tsr$next  = r__tsr;
    \r__wpri3$next  = r__wpri3;
    \r__sd$next  = r__sd;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (we)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__sd$next , \r__wpri3$next , \r__tsr$next , \r__tw$next , \r__tvm$next , \r__mxr$next , \r__sum$next , \r__mprv$next , \r__xs$next , \r__fs$next , \r__mpp$next , \r__wpri2$next , \r__spp$next , \r__mpie$next , \r__wpri1$next , \r__spie$next , \r__upie$next , \r__mie$next , \r__wpri0$next , \r__sie$next , \r__uie$next  } = { w__sd, w__wpri3, w__tsr, w__tw, w__tvm, w__mxr, w__sum, w__mprv, w__xs, w__fs, w__mpp, w__wpri2, w__spp, w__mpie, w__wpri1, w__spie, w__upie, w__mie, w__wpri0, w__sie, w__uie };
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
    casez (\$31 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" *)
          casez ({ m_mret, m_raise })
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" */
            2'b?1:
              begin
                \r__mpie$next  = r__mie;
                \r__mie$next  = 1'h0;
              end
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:118" */
            2'b1?:
                \r__mie$next  = r__mpie;
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__uie$next  = 1'h0;
          \r__sie$next  = 1'h0;
          \r__wpri0$next  = 1'h0;
          \r__mie$next  = 1'h0;
          \r__upie$next  = 1'h0;
          \r__spie$next  = 1'h0;
          \r__wpri1$next  = 1'h0;
          \r__mpie$next  = 1'h0;
          \r__spp$next  = 1'h0;
          \r__wpri2$next  = 2'h0;
          \r__mpp$next  = 2'h0;
          \r__fs$next  = 2'h0;
          \r__xs$next  = 2'h0;
          \r__mprv$next  = 1'h0;
          \r__sum$next  = 1'h0;
          \r__mxr$next  = 1'h0;
          \r__tvm$next  = 1'h0;
          \r__tw$next  = 1'h0;
          \r__tsr$next  = 1'h0;
          \r__wpri3$next  = 8'h00;
          \r__sd$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    \r__extensions$next  = r__extensions;
    \r__wiri0$next  = r__wiri0;
    \r__mxl$next  = r__mxl;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$2 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__mxl$next , \r__wiri0$next , \r__extensions$next  } = { w__mxl, w__wiri0, w__extensions };
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__extensions$next  = 26'h0000000;
          \r__wiri0$next  = 4'h0;
          \r__mxl$next  = 2'h0;
        end
    endcase
  end
  always @* begin
    \r__usie$next  = r__usie;
    \r__ssie$next  = r__ssie;
    \r__wpri0$4$next  = \r__wpri0$4 ;
    \r__msie$next  = r__msie;
    \r__utie$next  = r__utie;
    \r__stie$next  = r__stie;
    \r__wpri1$5$next  = \r__wpri1$5 ;
    \r__mtie$next  = r__mtie;
    \r__ueie$next  = r__ueie;
    \r__seie$next  = r__seie;
    \r__wpri2$6$next  = \r__wpri2$6 ;
    \r__meie$next  = r__meie;
    \r__wpri3$7$next  = \r__wpri3$7 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$3 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__wpri3$7$next , \r__meie$next , \r__wpri2$6$next , \r__seie$next , \r__ueie$next , \r__mtie$next , \r__wpri1$5$next , \r__stie$next , \r__utie$next , \r__msie$next , \r__wpri0$4$next , \r__ssie$next , \r__usie$next  } = { \w__wpri3$11 , w__meie, \w__wpri2$10 , w__seie, w__ueie, w__mtie, \w__wpri1$9 , w__stie, w__utie, w__msie, \w__wpri0$8 , w__ssie, w__usie };
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__usie$next  = 1'h0;
          \r__ssie$next  = 1'h0;
          \r__wpri0$4$next  = 1'h0;
          \r__msie$next  = 1'h0;
          \r__utie$next  = 1'h0;
          \r__stie$next  = 1'h0;
          \r__wpri1$5$next  = 1'h0;
          \r__mtie$next  = 1'h0;
          \r__ueie$next  = 1'h0;
          \r__seie$next  = 1'h0;
          \r__wpri2$6$next  = 1'h0;
          \r__meie$next  = 1'h0;
          \r__wpri3$7$next  = 20'h00000;
        end
    endcase
  end
  always @* begin
    \r__mode$next  = r__mode;
    \r__base$next  = r__base;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$12 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__base$next , \r__mode$next  } = { w__base, w__mode };
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__mode$next  = 2'h0;
          \r__base$next  = 30'h00000000;
        end
    endcase
  end
  always @* begin
    \r__value$next  = r__value;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$13 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          \r__value$next  = w__value;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \r__value$next  = 32'd0;
    endcase
  end
  always @* begin
    \r__zero$next  = r__zero;
    \r__base$1$next  = \r__base$1 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$14 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__base$1$next , \r__zero$next  } = { \w__base$15 , w__zero };
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
    casez (\$35 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" *)
          casez ({ m_mret, m_raise })
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" */
            2'b?1:
                \r__base$1$next  = m_pc[31:2];
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__zero$next  = 2'h0;
          \r__base$1$next  = 30'h00000000;
        end
    endcase
  end
  always @* begin
    \r__ecode$next  = r__ecode;
    \r__interrupt$next  = r__interrupt;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$16 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__interrupt$next , \r__ecode$next  } = { w__interrupt, w__ecode };
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
    casez (\$39 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" *)
          casez ({ m_mret, m_raise })
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" */
            2'b?1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" *)
                casez (\$41 )
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" */
                  1'h1:
                    begin
                      \r__ecode$next  = \$43 ;
                      \r__interrupt$next  = 1'h0;
                    end
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:113" */
                  default:
                    begin
                      \r__ecode$next  = \$45 ;
                      \r__interrupt$next  = 1'h1;
                    end
                endcase
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__ecode$next  = 31'h00000000;
          \r__interrupt$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    \r__value$18$next  = \r__value$18 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$17 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          \r__value$18$next  = \w__value$19 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" *)
    casez (\$49 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:86" */
      1'h1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" *)
          casez ({ m_mret, m_raise })
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:87" */
            2'b?1:
                (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" *)
                casez (\$51 )
                  /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:93" */
                  1'h1:
                      (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:98" *)
                      casez (trap_pe_o)
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:99" */
                        4'h0:
                            \r__value$18$next  = m_branch_target;
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:101" */
                        4'h1:
                            \r__value$18$next  = \$53 [31:0];
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:103" */
                        4'h2:
                            \r__value$18$next  = m_instruction;
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:105" */
                        4'h3:
                            \r__value$18$next  = m_pc;
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:107" */
                        4'h4, 4'h6:
                            \r__value$18$next  = m_result;
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:109" */
                        4'h5, 4'h7:
                            \r__value$18$next  = \$56 [31:0];
                        /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:111" */
                        default:
                            \r__value$18$next  = 32'd0;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \r__value$18$next  = 32'd0;
    endcase
  end
  always @* begin
    \r__usip$next  = r__usip;
    \r__ssip$next  = r__ssip;
    \r__wiri0$21$next  = \r__wiri0$21 ;
    \r__utip$next  = r__utip;
    \r__stip$next  = r__stip;
    \r__wiri1$next  = r__wiri1;
    \r__ueip$next  = r__ueip;
    \r__seip$next  = r__seip;
    \r__wiri2$next  = r__wiri2;
    \r__wiri3$next  = r__wiri3;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$20 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          { \r__wiri3$next , \r__meip$next , \r__wiri2$next , \r__seip$next , \r__ueip$next , \r__mtip$next , \r__wiri1$next , \r__stip$next , \r__utip$next , \r__msip$next , \r__wiri0$21$next , \r__ssip$next , \r__usip$next  } = { w__wiri3, w__meip, w__wiri2, w__seip, w__ueip, w__mtip, w__wiri1, w__stip, w__utip, w__msip, \w__wiri0$22 , w__ssip, w__usip };
    endcase
    begin
        \r__msip$next  = software_interrupt;
    end
    begin
        \r__mtip$next  = timer_interrupt;
    end
    begin
        \r__meip$next  = \$59 ;
    end
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
        begin
          \r__usip$next  = 1'h0;
          \r__ssip$next  = 1'h0;
          \r__wiri0$21$next  = 1'h0;
          \r__msip$next  = 1'h0;
          \r__utip$next  = 1'h0;
          \r__stip$next  = 1'h0;
          \r__wiri1$next  = 1'h0;
          \r__mtip$next  = 1'h0;
          \r__ueip$next  = 1'h0;
          \r__seip$next  = 1'h0;
          \r__wiri2$next  = 1'h0;
          \r__meip$next  = 1'h0;
          \r__wiri3$next  = 20'h00000;
        end
    endcase
  end
  always @* begin
    \r__value$24$next  = \r__value$24 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" *)
    casez (\we$23 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:54" */
      1'h1:
          \r__value$24$next  = \w__value$25 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \r__value$24$next  = 32'd0;
    endcase
  end
  always @* begin
    \r__value$27$next  = \$61 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \r__value$27$next  = 32'd0;
    endcase
  end
  assign \$53  = \$54 ;
  assign \$56  = \$57 ;
  assign m_raise = \$75 ;
  assign interrupt_pe_i[11] = \$67 ;
  assign interrupt_pe_i[7] = \$65 ;
  assign interrupt_pe_i[3] = \$63 ;
  assign { interrupt_pe_i[15:12], interrupt_pe_i[10:8], interrupt_pe_i[6:4], interrupt_pe_i[2:0] } = 13'h0000;
  assign trap_pe_i[11] = m_ecall;
  assign trap_pe_i[7] = m_store_error;
  assign trap_pe_i[6] = m_store_misaligned;
  assign trap_pe_i[5] = m_load_error;
  assign trap_pe_i[4] = m_load_misaligned;
  assign trap_pe_i[3] = m_ebreak;
  assign trap_pe_i[2] = m_illegal;
  assign trap_pe_i[1] = m_fetch_error;
  assign trap_pe_i[0] = m_fetch_misaligned;
  assign { trap_pe_i[15:12], trap_pe_i[10:8] } = 7'h00;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.f" *)
module f(stall, kill, \valid$1 , \stall$2 , \kill$3 , payload__fence_i, payload__branch_taken, payload__branch_predict_taken, payload__mret, \valid$4 , m_raise, \valid$5 , \stall$6 , \valid$7 , rst, clk, valid);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
  wire \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:444" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:58" *)
  wire \kill$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \kill$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:48" *)
  input m_raise;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input \stall$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  output \stall$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \valid$1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  output \valid$7 ;
  assign \$10  = valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) \$8 ;
  assign \$12  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *) \stall$6 ;
  assign \$14  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \stall$2 ;
  assign \$17  = \$14  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \kill$16 ;
  assign \$19  = payload__fence_i & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:444" *) \valid$4 ;
  assign \$21  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$19 ;
  assign \$23  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *) payload__branch_taken;
  assign \$25  = payload__branch_predict_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *) \$23 ;
  assign \$27  = \$25  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:602" *) \valid$5 ;
  assign \$29  = \$21  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$27 ;
  assign \$31  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) payload__branch_predict_taken;
  assign \$33  = \$31  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) payload__branch_taken;
  assign \$35  = \$33  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:604" *) \valid$5 ;
  assign \$37  = \$29  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$35 ;
  assign \$39  = m_raise | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *) payload__mret;
  assign \$41  = \$39  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:605" *) \valid$5 ;
  assign \$43  = \$37  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$41 ;
  assign \$45  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \stall$2 ;
  assign \$8  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) kill;
  always @(posedge clk)
      \valid$1  <= \valid$1$next ;
  always @* begin
    \valid$1$next  = \valid$1 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
    casez ({ \$17 , \$12  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" */
      2'b?1:
          \valid$1$next  = \valid$7 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" */
      2'b1?:
          \valid$1$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \valid$1$next  = 1'h0;
    endcase
  end
  assign \stall$6  = \$45 ;
  assign \kill$16  = \$43 ;
  assign \kill$3  = \kill$16 ;
  assign stall = \stall$6 ;
  assign \valid$7  = \$10 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.fetch" *)
module fetch(a_stall, a_valid, f_stall, f_valid, ibus__adr, ibus__dat_r, ibus__cyc, ibus__stb, ibus__ack, ibus__err, f_instruction, f_fetch_error, f_badaddr, rst, clk, a_busy, f_busy, a_pc);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:94" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:94" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
  wire \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:63" *)
  output a_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:57" *)
  input [31:0] a_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:58" *)
  input a_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:59" *)
  input a_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:67" *)
  output [29:0] f_badaddr;
  reg [29:0] f_badaddr = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:67" *)
  reg [29:0] \f_badaddr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:64" *)
  output f_busy;
  reg f_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:66" *)
  output f_fetch_error;
  reg f_fetch_error = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:66" *)
  reg \f_fetch_error$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:65" *)
  output [31:0] f_instruction;
  reg [31:0] f_instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:60" *)
  input f_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:61" *)
  input f_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  input ibus__ack;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  output [29:0] ibus__adr;
  reg [29:0] ibus__adr = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  reg [29:0] \ibus__adr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  output ibus__cyc;
  reg ibus__cyc = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  reg \ibus__cyc$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  input [31:0] ibus__dat_r;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  input ibus__err;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  output ibus__stb;
  reg ibus__stb = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  reg \ibus__stb$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:74" *)
  reg [31:0] ibus_rdata = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:74" *)
  reg [31:0] \ibus_rdata$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  assign \$9  = \$5  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) \$7 ;
  assign \$11  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) a_stall;
  assign \$13  = a_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) \$11 ;
  assign \$15  = ibus__ack | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) ibus__err;
  assign \$17  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) f_valid;
  assign \$1  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) a_stall;
  assign \$19  = \$15  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) \$17 ;
  assign \$21  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) a_stall;
  assign \$23  = a_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) \$21 ;
  assign \$25  = ibus__ack | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) ibus__err;
  assign \$27  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) f_valid;
  assign \$29  = \$25  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) \$27 ;
  assign \$31  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) a_stall;
  assign \$33  = a_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) \$31 ;
  assign \$35  = ibus__cyc & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" *) ibus__err;
  assign \$37  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:94" *) f_stall;
  assign \$3  = a_valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" *) \$1 ;
  assign \$39  = ibus__cyc & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" *) ibus__err;
  assign \$41  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:94" *) f_stall;
  assign \$5  = ibus__ack | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) ibus__err;
  assign \$7  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *) f_valid;
  always @(posedge clk)
      f_badaddr <= \f_badaddr$next ;
  always @(posedge clk)
      f_fetch_error <= \f_fetch_error$next ;
  always @(posedge clk)
      ibus__adr <= \ibus__adr$next ;
  always @(posedge clk)
      ibus_rdata <= \ibus_rdata$next ;
  always @(posedge clk)
      ibus__stb <= \ibus__stb$next ;
  always @(posedge clk)
      ibus__cyc <= \ibus__cyc$next ;
  always @* begin
    \ibus__cyc$next  = ibus__cyc;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" *)
    casez ({ \$3 , ibus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" */
      2'b?1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
          casez (\$9 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" */
            1'h1:
                \ibus__cyc$next  = 1'h0;
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" */
      2'b1?:
          \ibus__cyc$next  = 1'h1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \ibus__cyc$next  = 1'h0;
    endcase
  end
  always @* begin
    \ibus__stb$next  = ibus__stb;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" *)
    casez ({ \$13 , ibus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" */
      2'b?1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
          casez (\$19 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" */
            1'h1:
                \ibus__stb$next  = 1'h0;
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" */
      2'b1?:
          \ibus__stb$next  = 1'h1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \ibus__stb$next  = 1'h0;
    endcase
  end
  always @* begin
    \ibus_rdata$next  = ibus_rdata;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" *)
    casez ({ \$23 , ibus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" */
      2'b?1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" *)
          casez (\$29 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:76" */
            1'h1:
                \ibus_rdata$next  = ibus__dat_r;
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \ibus_rdata$next  = 32'd0;
    endcase
  end
  always @* begin
    \ibus__adr$next  = ibus__adr;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" *)
    casez ({ \$33 , ibus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:75" */
      2'b?1:
          /* empty */;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:82" */
      2'b1?:
          \ibus__adr$next  = a_pc[31:2];
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \ibus__adr$next  = 30'h00000000;
    endcase
  end
  always @* begin
    \f_fetch_error$next  = f_fetch_error;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" *)
    casez ({ \$37 , \$35  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" */
      2'b?1:
          \f_fetch_error$next  = 1'h1;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:94" */
      2'b1?:
          \f_fetch_error$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \f_fetch_error$next  = 1'h0;
    endcase
  end
  always @* begin
    \f_badaddr$next  = f_badaddr;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" *)
    casez ({ \$41 , \$39  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:89" */
      2'b?1:
          \f_badaddr$next  = ibus__adr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \f_badaddr$next  = 30'h00000000;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:99" *)
    casez (f_fetch_error)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:99" */
      1'h1:
          f_busy = 1'h0;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:104" */
      default:
          f_busy = ibus__cyc;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:99" *)
    casez (f_fetch_error)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:99" */
      1'h1:
          f_instruction = 32'd19;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:104" */
      default:
          f_instruction = ibus_rdata;
    endcase
  end
  assign a_busy = ibus__cyc;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.exception.interrupt_pe" *)
module interrupt_pe(n, o, i);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:84" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:75" *)
  input [15:0] i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:77" *)
  output n;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *)
  output [3:0] o;
  reg [3:0] o;
  assign \$1  = i == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:84" *) 1'h0;
  always @* begin
    o = 4'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[15])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hf;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[14])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'he;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[13])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hd;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[12])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hc;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[11])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hb;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[10])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'ha;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[9])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h9;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[8])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h8;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[7])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h7;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[6])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h6;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[5])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h5;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[4])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h4;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[3])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h3;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[2])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h2;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[1])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[0])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h0;
    endcase
  end
  assign n = \$1 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.loadstore" *)
module loadstore(m_store_error, m_badaddr, x_addr, x_mask, x_load, x_store, x_store_data, x_stall, x_valid, m_stall, m_valid, dbus__adr, dbus__dat_w, dbus__dat_r, dbus__sel, dbus__cyc, dbus__stb, dbus__ack, dbus__we, dbus__err, m_load_data, rst, clk, x_busy, m_busy, m_load_error);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$47 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$49 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$51 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$53 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$55 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$57 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$59 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$61 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$63 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$65 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$67 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$69 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$71 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *)
  wire \$73 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *)
  wire \$75 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" *)
  wire \$77 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:120" *)
  wire \$79 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *)
  wire \$81 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" *)
  wire \$83 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *)
  wire \$85 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" *)
  wire \$87 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:132" *)
  wire \$89 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
  wire \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  input dbus__ack;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  output [29:0] dbus__adr;
  reg [29:0] dbus__adr = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  reg [29:0] \dbus__adr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  output dbus__cyc;
  reg dbus__cyc = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  reg \dbus__cyc$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  input [31:0] dbus__dat_r;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  output [31:0] dbus__dat_w;
  reg [31:0] dbus__dat_w = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  reg [31:0] \dbus__dat_w$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  input dbus__err;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  output [3:0] dbus__sel;
  reg [3:0] dbus__sel = 4'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  reg [3:0] \dbus__sel$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  output dbus__stb;
  reg dbus__stb = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  reg \dbus__stb$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  output dbus__we;
  reg dbus__we = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  reg \dbus__we$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:94" *)
  output [29:0] m_badaddr;
  reg [29:0] m_badaddr = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:94" *)
  reg [29:0] \m_badaddr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:90" *)
  output m_busy;
  reg m_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:91" *)
  output [31:0] m_load_data;
  reg [31:0] m_load_data = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:91" *)
  reg [31:0] \m_load_data$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:92" *)
  output m_load_error;
  reg m_load_error = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:92" *)
  reg \m_load_error$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:86" *)
  input m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:93" *)
  output m_store_error;
  reg m_store_error = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:93" *)
  reg \m_store_error$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:87" *)
  input m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:79" *)
  input [31:0] x_addr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:89" *)
  output x_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:81" *)
  input x_load;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:80" *)
  input [3:0] x_mask;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:84" *)
  input x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:82" *)
  input x_store;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:83" *)
  input [31:0] x_store_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:85" *)
  input x_valid;
  assign \$9  = dbus__ack | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) dbus__err;
  assign \$11  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) m_valid;
  assign \$13  = \$9  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) \$11 ;
  assign \$15  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$17  = \$15  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$1  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$19  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$21  = \$17  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$19 ;
  assign \$23  = dbus__ack | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) dbus__err;
  assign \$25  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) m_valid;
  assign \$27  = \$23  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) \$25 ;
  assign \$29  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$31  = \$29  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$33  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$35  = \$31  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$33 ;
  assign \$37  = dbus__ack | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) dbus__err;
  assign \$3  = \$1  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$39  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) m_valid;
  assign \$41  = \$37  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *) \$39 ;
  assign \$43  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$45  = \$43  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$47  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$49  = \$45  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$47 ;
  assign \$51  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$53  = \$51  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$55  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$57  = \$53  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$55 ;
  assign \$5  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$59  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$61  = \$59  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$63  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$65  = \$61  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$63 ;
  assign \$67  = x_load | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_store;
  assign \$69  = \$67  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_valid;
  assign \$71  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) x_stall;
  assign \$73  = \$69  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$71 ;
  assign \$75  = dbus__cyc & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *) dbus__err;
  assign \$77  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" *) m_stall;
  assign \$7  = \$3  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" *) \$5 ;
  assign \$79  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:120" *) dbus__we;
  assign \$81  = dbus__cyc & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *) dbus__err;
  assign \$83  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" *) m_stall;
  assign \$85  = dbus__cyc & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *) dbus__err;
  assign \$87  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" *) m_stall;
  assign \$89  = m_load_error | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:132" *) m_store_error;
  always @(posedge clk)
      dbus__stb <= \dbus__stb$next ;
  always @(posedge clk)
      dbus__cyc <= \dbus__cyc$next ;
  always @(posedge clk)
      m_badaddr <= \m_badaddr$next ;
  always @(posedge clk)
      m_store_error <= \m_store_error$next ;
  always @(posedge clk)
      m_load_error <= \m_load_error$next ;
  always @(posedge clk)
      dbus__dat_w <= \dbus__dat_w$next ;
  always @(posedge clk)
      dbus__we <= \dbus__we$next ;
  always @(posedge clk)
      dbus__sel <= \dbus__sel$next ;
  always @(posedge clk)
      dbus__adr <= \dbus__adr$next ;
  always @(posedge clk)
      m_load_data <= \m_load_data$next ;
  always @* begin
    \dbus__cyc$next  = dbus__cyc;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$7 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
          casez (\$13 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" */
            1'h1:
                \dbus__cyc$next  = 1'h0;
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" */
      2'b1?:
          \dbus__cyc$next  = 1'h1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \dbus__cyc$next  = 1'h0;
    endcase
  end
  always @* begin
    \dbus__stb$next  = dbus__stb;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$21 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
          casez (\$27 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" */
            1'h1:
                \dbus__stb$next  = 1'h0;
          endcase
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" */
      2'b1?:
          \dbus__stb$next  = 1'h1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \dbus__stb$next  = 1'h0;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:132" *)
    casez (\$89 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:132" */
      1'h1:
          m_busy = 1'h0;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:134" */
      default:
          m_busy = dbus__cyc;
    endcase
  end
  always @* begin
    \m_load_data$next  = m_load_data;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$35 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" *)
          casez (\$41 )
            /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:102" */
            1'h1:
                \m_load_data$next  = dbus__dat_r;
          endcase
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_load_data$next  = 32'd0;
    endcase
  end
  always @* begin
    \dbus__adr$next  = dbus__adr;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$49 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          /* empty */;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" */
      2'b1?:
          \dbus__adr$next  = x_addr[31:2];
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \dbus__adr$next  = 30'h00000000;
    endcase
  end
  always @* begin
    \dbus__sel$next  = dbus__sel;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$57 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          /* empty */;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" */
      2'b1?:
          \dbus__sel$next  = x_mask;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \dbus__sel$next  = 4'h0;
    endcase
  end
  always @* begin
    \dbus__we$next  = dbus__we;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$65 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          /* empty */;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" */
      2'b1?:
          \dbus__we$next  = x_store;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \dbus__we$next  = 1'h0;
    endcase
  end
  always @* begin
    \dbus__dat_w$next  = dbus__dat_w;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" *)
    casez ({ \$73 , dbus__cyc })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:101" */
      2'b?1:
          /* empty */;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:108" */
      2'b1?:
          \dbus__dat_w$next  = x_store_data;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \dbus__dat_w$next  = 32'd0;
    endcase
  end
  always @* begin
    \m_load_error$next  = m_load_error;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *)
    casez ({ \$77 , \$75  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" */
      2'b?1:
          \m_load_error$next  = \$79 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" */
      2'b1?:
          \m_load_error$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_load_error$next  = 1'h0;
    endcase
  end
  always @* begin
    \m_store_error$next  = m_store_error;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *)
    casez ({ \$83 , \$81  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" */
      2'b?1:
          \m_store_error$next  = dbus__we;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:124" */
      2'b1?:
          \m_store_error$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_store_error$next  = 1'h0;
    endcase
  end
  always @* begin
    \m_badaddr$next  = m_badaddr;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" *)
    casez ({ \$87 , \$85  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:118" */
      2'b?1:
          \m_badaddr$next  = dbus__adr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_badaddr$next  = 30'h00000000;
    endcase
  end
  assign x_busy = dbus__cyc;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.logic" *)
module \logic (src1, src2, result, op);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:22" *)
  wire [31:0] \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:24" *)
  wire [31:0] \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:26" *)
  wire [31:0] \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:11" *)
  input [2:0] op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:15" *)
  output [31:0] result;
  reg [31:0] result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:12" *)
  input [31:0] src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:13" *)
  input [31:0] src2;
  assign \$1  = src1 ^ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:22" *) src2;
  assign \$3  = src1 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:24" *) src2;
  assign \$5  = src1 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:26" *) src2;
  always @* begin
    result = 32'd0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:20" *)
    casez (op)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:21" */
      3'h4:
          result = \$1 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:23" */
      3'h6:
          result = \$3 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:25" */
      3'h7:
          result = \$5 ;
    endcase
  end
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.m" *)
module m(stall, kill, \valid$1 , \stall$2 , \kill$3 , payload__exception, \valid$4 , \valid$5 , \valid$6 , \valid$7 , \stall$8 , rst, clk, a_busy, f_busy, m_busy, x_busy, \m_busy$9 , valid);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
  wire \$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:404" *)
  wire \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:274" *)
  wire \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:275" *)
  wire \$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:427" *)
  wire \$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:428" *)
  wire \$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:63" *)
  input a_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:64" *)
  input f_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:58" *)
  wire \kill$18 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \kill$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:18" *)
  input m_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:90" *)
  input \m_busy$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input payload__exception;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input \stall$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  output \stall$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \valid$1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  output \valid$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  input \valid$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:89" *)
  input x_busy;
  assign \$10  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) kill;
  assign \$12  = valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) \$10 ;
  assign \$14  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *) \stall$8 ;
  assign \$16  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \stall$2 ;
  assign \$19  = \$16  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \kill$18 ;
  assign \$21  = payload__exception & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:404" *) \valid$1 ;
  assign \$23  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:95" *) \$21 ;
  assign \$25  = a_busy & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:274" *) \valid$4 ;
  assign \$27  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \$25 ;
  assign \$29  = f_busy & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:275" *) \valid$7 ;
  assign \$31  = \$27  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \$29 ;
  assign \$33  = \$31  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) m_busy;
  assign \$35  = x_busy & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:427" *) \valid$5 ;
  assign \$37  = \$33  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \$35 ;
  assign \$39  = \m_busy$9  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:428" *) \valid$6 ;
  assign \$41  = \$37  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \$39 ;
  assign \$43  = \$41  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \stall$2 ;
  always @(posedge clk)
      \valid$1  <= \valid$1$next ;
  always @* begin
    \valid$1$next  = \valid$1 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
    casez ({ \$19 , \$14  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" */
      2'b?1:
          \valid$1$next  = \valid$6 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" */
      2'b1?:
          \valid$1$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \valid$1$next  = 1'h0;
    endcase
  end
  assign \stall$8  = \$43 ;
  assign \kill$18  = \$23 ;
  assign \kill$3  = \kill$18 ;
  assign stall = \stall$8 ;
  assign \valid$6  = \$12 ;
endmodule

(* generator = "nMigen" *)
(* top =  1  *)
(* \nmigen.hierarchy  = "minerva_cpu" *)
module minerva_cpu(timer_interrupt, software_interrupt, ibus__ack, ibus__adr, ibus__bte, ibus__cti, ibus__cyc, ibus__dat_r, ibus__dat_w, ibus__sel, ibus__stb, ibus__we, ibus__err, dbus__ack, dbus__adr, dbus__bte, dbus__cti, dbus__cyc, dbus__dat_r, dbus__dat_w, dbus__sel, dbus__stb, dbus__we, dbus__err, clk, rst, external_interrupt);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:249" *)
  wire \$171 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:249" *)
  wire \$173 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:301" *)
  wire \$180 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:306" *)
  wire \$182 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:311" *)
  wire \$184 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ast.py:230" *)
  wire [12:0] \$186 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:313" *)
  wire \$188 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:321" *)
  wire [2:0] \$190 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:324" *)
  wire [2:0] \$192 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *)
  wire [31:0] \$194 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$195 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *)
  wire [31:0] \$197 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$200 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *)
  wire [31:0] \$202 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *)
  wire [31:0] \$204 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:317" *)
  wire \$205 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:325" *)
  wire [31:0] \$208 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:330" *)
  wire \$210 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:330" *)
  wire \$212 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:330" *)
  wire \$214 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:332" *)
  wire [31:0] \$216 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:364" *)
  wire [3:0] \$218 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:364" *)
  wire [3:0] \$219 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [3:0] \$221 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:364" *)
  wire [3:0] \$223 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:365" *)
  wire \$225 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:375" *)
  wire \$227 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:375" *)
  wire \$229 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:378" *)
  wire \$231 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:380" *)
  wire \$233 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *)
  wire \$237 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *)
  wire \$239 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *)
  wire \$241 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *)
  wire \$243 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *)
  wire \$245 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *)
  wire \$247 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *)
  wire \$249 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *)
  wire \$251 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *)
  wire \$253 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *)
  wire \$255 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *)
  wire \$257 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *)
  wire \$259 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *)
  wire \$261 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *)
  wire \$263 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *)
  wire \$265 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *)
  wire \$267 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *)
  wire \$269 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *)
  wire \$271 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *)
  wire \$273 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *)
  wire \$275 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *)
  wire \$277 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *)
  wire \$279 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *)
  wire \$281 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *)
  wire \$283 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$285 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:478" *)
  wire \$287 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:478" *)
  wire \$289 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$291 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:479" *)
  wire \$293 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:479" *)
  wire \$295 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$297 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$299 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$301 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$303 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$305 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$307 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *)
  wire \$309 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$311 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$313 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$315 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$317 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$319 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$321 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *)
  wire \$323 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:498" *)
  wire [32:0] \$325 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:498" *)
  wire [32:0] \$326 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$328 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *)
  wire [31:0] \$330 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$331 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *)
  wire [31:0] \$333 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \$336 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *)
  wire [31:0] \$338 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *)
  wire [31:0] \$340 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:317" *)
  wire \$341 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *)
  wire \$344 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *)
  wire \$346 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *)
  wire \$348 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *)
  wire \$350 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *)
  wire \$352 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *)
  wire \$354 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [12:0] \$356 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:550" *)
  wire \$358 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:550" *)
  wire \$360 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:550" *)
  wire \$362 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:564" *)
  wire \$364 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:564" *)
  wire \$366 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:566" *)
  wire \$368 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:568" *)
  wire \$370 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:570" *)
  wire \$372 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:577" *)
  wire \$374 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:579" *)
  wire \$376 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:581" *)
  wire \$378 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:583" *)
  wire \$380 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:585" *)
  wire \$382 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:695" *)
  wire \$384 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:57" *)
  wire [32:0] \$386 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
  wire \$388 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
  wire \$390 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
  wire \$392 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
  wire \$394 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$396 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$398 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$400 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$402 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$404 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$406 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$408 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$410 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$412 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$414 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$416 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$418 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$420 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$422 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$424 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$426 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$428 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$430 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$432 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$434 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$436 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$438 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$440 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$442 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$444 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$446 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$448 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$450 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$452 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$454 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$456 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$458 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$460 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$462 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:743" *)
  wire \$464 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:743" *)
  wire \$466 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$468 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$470 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
  wire \$472 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$474 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$476 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$478 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$480 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$482 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$484 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$486 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$488 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$490 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$492 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$494 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:765" *)
  wire \$496 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$498 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$500 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$502 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$504 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$506 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$508 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$510 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$512 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$514 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:774" *)
  wire \$516 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:774" *)
  wire \$518 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$520 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:775" *)
  wire [31:0] \$522 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:775" *)
  wire [31:0] \$524 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:775" *)
  wire \$525 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$528 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$530 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$532 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$534 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$536 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$538 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$540 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
  wire \$542 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$544 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$546 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$548 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$550 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$552 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$554 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$556 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$558 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
  wire \$560 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:15" *)
  wire a_d_branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:17" *)
  wire a_d_fetch_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:48" *)
  wire a_m_raise;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_payload__branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_payload__branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_payload__fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_payload__mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  wire \a_stall$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire a_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  wire \a_valid$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  wire \a_valid$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  wire \a_valid$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  wire \a_valid$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:14" *)
  wire adder_carry;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:15" *)
  wire adder_overflow;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:13" *)
  wire [31:0] adder_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:10" *)
  wire [31:0] adder_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:11" *)
  wire [31:0] adder_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/adder.py:9" *)
  wire adder_sub;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:15" *)
  wire compare_carry;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:17" *)
  wire compare_condition_met;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:13" *)
  wire compare_negative;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:11" *)
  wire [2:0] compare_op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:14" *)
  wire compare_overflow;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/compare.py:12" *)
  wire compare_zero;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  reg [12:0] csrf_port__addr = 13'h0000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:69" *)
  wire [12:0] \csrf_port__addr$54 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  reg [12:0] \csrf_port__addr$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:69" *)
  wire [31:0] csrf_port__data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  wire [31:0] \csrf_port__data$55 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:64" *)
  wire csrf_port__en;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:69" *)
  wire \csrf_port__en$53 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire d_kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \d_kill$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:467" *)
  wire d_m_lock;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:557" *)
  reg [31:0] d_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:558" *)
  reg [31:0] d_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire d_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \d_stall$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  wire \d_stall$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire d_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \d_valid$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:466" *)
  wire d_x_lock;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:19" *)
  wire [2:0] data_sel_w_funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:20" *)
  wire [31:0] data_sel_w_load_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:25" *)
  wire [31:0] data_sel_w_load_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:18" *)
  wire [1:0] data_sel_w_offset;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:16" *)
  wire [2:0] data_sel_x_funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:23" *)
  wire [3:0] data_sel_x_mask;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:22" *)
  wire data_sel_x_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:15" *)
  wire [1:0] data_sel_x_offset;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:24" *)
  wire [31:0] data_sel_x_store_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:17" *)
  wire [31:0] data_sel_x_store_operand;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  input dbus__ack;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output [29:0] dbus__adr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output [1:0] dbus__bte;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire [1:0] \dbus__bte$236 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output [2:0] dbus__cti;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire [2:0] \dbus__cti$235 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output dbus__cyc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  input [31:0] dbus__dat_r;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output [31:0] dbus__dat_w;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  input dbus__err;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output [3:0] dbus__sel;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output dbus__stb;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:149" *)
  output dbus__we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:40" *)
  wire decoder_adder;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:41" *)
  wire decoder_adder_sub;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:49" *)
  wire decoder_auipc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:51" *)
  wire decoder_branch;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:36" *)
  wire decoder_bypass_m;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:35" *)
  wire decoder_bypass_x;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:52" *)
  wire decoder_compare;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:53" *)
  wire decoder_csr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:54" *)
  wire decoder_csr_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:46" *)
  wire decoder_direction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:44" *)
  wire decoder_divide;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:57" *)
  wire decoder_ebreak;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:56" *)
  wire decoder_ecall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:39" *)
  wire decoder_fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:59" *)
  wire [2:0] decoder_funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:60" *)
  wire decoder_illegal;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:34" *)
  wire [31:0] decoder_immediate;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:26" *)
  wire [31:0] decoder_instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:50" *)
  wire decoder_jump;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:37" *)
  wire decoder_load;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:42" *)
  wire decoder_logic;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:48" *)
  wire decoder_lui;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:58" *)
  wire decoder_mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:43" *)
  wire decoder_multiply;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:28" *)
  wire [4:0] decoder_rd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:29" *)
  wire decoder_rd_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:30" *)
  wire [4:0] decoder_rs1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:31" *)
  wire decoder_rs1_re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:32" *)
  wire [4:0] decoder_rs2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:33" *)
  wire decoder_rs2_re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:47" *)
  wire decoder_sext;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:45" *)
  wire decoder_shift;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/decoder.py:38" *)
  wire decoder_store;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:17" *)
  wire [31:0] divider_m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:11" *)
  wire [2:0] divider_x_op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:12" *)
  wire [31:0] divider_x_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:13" *)
  wire [31:0] divider_x_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:15" *)
  wire divider_x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:14" *)
  wire divider_x_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:25" *)
  wire [31:0] exception_external_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:37" *)
  wire [31:0] exception_m_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:39" *)
  wire exception_m_ebreak;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:40" *)
  wire exception_m_ecall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:31" *)
  wire [29:0] exception_m_fetch_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:30" *)
  wire exception_m_fetch_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:29" *)
  wire exception_m_fetch_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:38" *)
  wire exception_m_illegal;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:42" *)
  wire [31:0] exception_m_instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:33" *)
  wire exception_m_load_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:32" *)
  wire exception_m_load_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:36" *)
  wire [29:0] exception_m_loadstore_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:44" *)
  wire exception_m_mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:41" *)
  wire [31:0] exception_m_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:43" *)
  wire [31:0] exception_m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:45" *)
  wire exception_m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:35" *)
  wire exception_m_store_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:34" *)
  wire exception_m_store_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:46" *)
  wire exception_m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [29:0] exception_r__base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [29:0] \exception_r__base$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [30:0] exception_r__ecode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [25:0] exception_r__extensions;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__fs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__meie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__meip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__mie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__mode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__mpie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__mpp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__mprv;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__msie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__msip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__mtie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__mtip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__mxl;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__mxr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__sd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__seie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__seip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__sie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__spie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__spp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__ssie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__ssip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__stie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__stip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__sum;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__tsr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__tvm;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__tw;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__ueie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__ueip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__uie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__upie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__usie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__usip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__utie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__utip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [31:0] exception_r__value;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [31:0] \exception_r__value$42 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [31:0] \exception_r__value$48 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [31:0] \exception_r__value$51 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [3:0] exception_r__wiri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire \exception_r__wiri0$45 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__wiri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__wiri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [19:0] exception_r__wiri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__wpri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire \exception_r__wpri0$28 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire exception_r__wpri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire \exception_r__wpri1$29 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__wpri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire \exception_r__wpri2$30 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [7:0] exception_r__wpri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [19:0] \exception_r__wpri3$31 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__xs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:31" *)
  wire [1:0] exception_r__zero;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:27" *)
  wire exception_software_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/exception.py:26" *)
  wire exception_timer_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [29:0] exception_w__base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [29:0] \exception_w__base$39 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [30:0] exception_w__ecode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [25:0] exception_w__extensions;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__fs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__meie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__meip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__mie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__mode;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__mpie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__mpp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__mprv;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__msie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__msip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__mtie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__mtip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__mxl;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__mxr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__sd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__seie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__seip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__sie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__spie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__spp;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__ssie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__ssip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__stie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__stip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__sum;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__tsr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__tvm;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__tw;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__ueie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__ueip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__uie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__upie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__usie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__usip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__utie;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__utip;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [31:0] exception_w__value;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [31:0] \exception_w__value$43 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [31:0] \exception_w__value$49 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [31:0] \exception_w__value$52 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [3:0] exception_w__wiri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire \exception_w__wiri0$46 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__wiri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__wiri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [19:0] exception_w__wiri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__wpri0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire \exception_w__wpri0$32 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire exception_w__wpri1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire \exception_w__wpri1$33 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__wpri2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire \exception_w__wpri2$34 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [7:0] exception_w__wpri3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [19:0] \exception_w__wpri3$35 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__xs;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:32" *)
  wire [1:0] exception_w__zero;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire exception_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$26 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$36 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$37 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$38 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$40 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$41 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$44 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$47 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/csr.py:34" *)
  wire \exception_we$50 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:145" *)
  input [31:0] external_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire f_kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \f_kill$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire f_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \f_stall$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  wire \f_stall$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire f_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  wire \f_valid$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \f_valid$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:57" *)
  wire [31:0] fetch_a_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:58" *)
  wire fetch_a_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:59" *)
  wire fetch_a_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:67" *)
  wire [29:0] fetch_f_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:66" *)
  wire fetch_f_fetch_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:65" *)
  wire [31:0] fetch_f_instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:60" *)
  wire fetch_f_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:61" *)
  wire fetch_f_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire fetch_ibus__ack;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire [29:0] fetch_ibus__adr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire fetch_ibus__cyc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire [31:0] fetch_ibus__dat_r;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire fetch_ibus__err;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire fetch_ibus__stb;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  reg [4:0] gprf_r_addr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  reg [4:0] \gprf_r_addr$57 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  wire [31:0] gprf_r_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  wire [31:0] \gprf_r_data$58 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  wire [4:0] gprf_w_addr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  wire [31:0] gprf_w_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:67" *)
  wire gprf_w_en;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  input ibus__ack;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output [29:0] ibus__adr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output [1:0] ibus__bte;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire [1:0] \ibus__bte$179 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output [2:0] ibus__cti;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire [2:0] \ibus__cti$178 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output ibus__cyc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  input [31:0] ibus__dat_r;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output [31:0] ibus__dat_w;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire [31:0] \ibus__dat_w$175 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  input ibus__err;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output [3:0] ibus__sel;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire [3:0] \ibus__sel$176 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output ibus__stb;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:148" *)
  output ibus__we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:55" *)
  wire \ibus__we$177 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__ack;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire [29:0] loadstore_dbus__adr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__cyc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire [31:0] loadstore_dbus__dat_r;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire [31:0] loadstore_dbus__dat_w;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__err;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire [3:0] loadstore_dbus__sel;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__stb;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:77" *)
  wire loadstore_dbus__we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:94" *)
  wire [29:0] loadstore_m_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:91" *)
  wire [31:0] loadstore_m_load_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:92" *)
  wire loadstore_m_load_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:86" *)
  wire loadstore_m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:93" *)
  wire loadstore_m_store_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:87" *)
  wire loadstore_m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:79" *)
  wire [31:0] loadstore_x_addr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:81" *)
  wire loadstore_x_load;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:80" *)
  wire [3:0] loadstore_x_mask;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:84" *)
  wire loadstore_x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:82" *)
  wire loadstore_x_store;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:83" *)
  wire [31:0] loadstore_x_store_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:85" *)
  wire loadstore_x_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:11" *)
  wire [2:0] logic_op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:15" *)
  wire [31:0] logic_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:12" *)
  wire [31:0] logic_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/logic.py:13" *)
  wire [31:0] logic_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:63" *)
  wire m_a_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:64" *)
  wire m_f_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire m_kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \m_kill$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/divider.py:18" *)
  wire m_m_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:90" *)
  wire \m_m_busy$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg m_payload__exception = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \m_payload__exception$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:464" *)
  wire m_raw_csr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:457" *)
  wire m_raw_rs1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:460" *)
  wire m_raw_rs2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:493" *)
  reg [31:0] m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \m_stall$20 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  wire \m_stall$22 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \m_valid$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/loadstore.py:89" *)
  wire m_x_busy;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:15" *)
  wire multiplier_m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:17" *)
  wire [31:0] multiplier_w_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:11" *)
  wire [2:0] multiplier_x_op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:12" *)
  wire [31:0] multiplier_x_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:13" *)
  wire [31:0] multiplier_x_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:14" *)
  wire multiplier_x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__adder;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__adder$86  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__adder$86$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__adder_sub;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__adder_sub$87  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__adder_sub$87$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__branch;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch$96  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch$96$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch_predict_taken$145  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch_predict_taken$145$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch_predict_taken$98  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch_predict_taken$98$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg payload__branch_taken = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__branch_taken$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__branch_target$143 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__branch_target$144  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__branch_target$144$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__branch_target$97  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__branch_target$97$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__bypass_m;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__bypass_m$124 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__bypass_m$125  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__bypass_m$125$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__bypass_m$82  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__bypass_m$82$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__bypass_x;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__bypass_x$81  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__bypass_x$81$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__compare;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__compare$136 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__compare$137  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__compare$137$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__compare$95  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__compare$95$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__condition_met;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__condition_met$142  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__condition_met$142$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__csr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__csr$146 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr$147  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr$147$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr$99  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr$99$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [11:0] payload__csr_adr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [11:0] \payload__csr_adr$100  = 12'h000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [11:0] \payload__csr_adr$100$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [11:0] \payload__csr_adr$148 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [11:0] \payload__csr_adr$149  = 12'h000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [11:0] \payload__csr_adr$149$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__csr_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__csr_result$152  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__csr_result$152$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__csr_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr_we$101  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr_we$101$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__csr_we$150 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr_we$151  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__csr_we$151$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__direction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__direction$92  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__direction$92$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__divide;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__divide$140 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__divide$141  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__divide$141$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__divide$90  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__divide$90$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__ebreak;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ebreak$103  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ebreak$103$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__ebreak$118 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ebreak$119  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ebreak$119$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__ecall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ecall$102  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ecall$102$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__ecall$116 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ecall$117  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__ecall$117$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__exception;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__exception$154 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__exception$170 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg payload__fence_i = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fence_i$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [29:0] payload__fetch_badaddr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [29:0] \payload__fetch_badaddr$111 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [29:0] \payload__fetch_badaddr$112  = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [29:0] \payload__fetch_badaddr$112$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [29:0] \payload__fetch_badaddr$64  = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [29:0] \payload__fetch_badaddr$64$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [29:0] \payload__fetch_badaddr$71 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [29:0] \payload__fetch_badaddr$72  = 30'h00000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [29:0] \payload__fetch_badaddr$72$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__fetch_error;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__fetch_error$109 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fetch_error$110  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fetch_error$110$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fetch_error$63  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fetch_error$63$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__fetch_error$69 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fetch_error$70  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__fetch_error$70$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [2:0] payload__funct3;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [2:0] \payload__funct3$126 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [2:0] \payload__funct3$127  = 3'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [2:0] \payload__funct3$127$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [2:0] \payload__funct3$161 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [2:0] \payload__funct3$162  = 3'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [2:0] \payload__funct3$162$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [2:0] \payload__funct3$83  = 3'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [2:0] \payload__funct3$83$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__illegal;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__illegal$113 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__illegal$114  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__illegal$114$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__illegal$73  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__illegal$73$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__immediate;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__immediate$80  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__immediate$80$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__instruction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__instruction$107 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__instruction$108  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__instruction$108$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__instruction$62  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__instruction$62$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__instruction$67 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__instruction$68  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__instruction$68$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__jump;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__jump$94  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__jump$94$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__load;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__load$131 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__load$132  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__load$132$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__load$165 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__load$166  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__load$166$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__load$84  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__load$84$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__load_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__load_data$167  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__load_data$167$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__loadstore_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__loadstore_misaligned$115  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__loadstore_misaligned$115$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__logic;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__logic$88  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__logic$88$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__mret$104  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__mret$104$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__mret$153  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__mret$153$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__multiply;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__multiply$138 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__multiply$139  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__multiply$139$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__multiply$168 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__multiply$169  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__multiply$169$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__multiply$89  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__multiply$89$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [32:0] payload__pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__pc$105 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$106  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$106$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__pc$155 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$156  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$156$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [32:0] \payload__pc$59  = 33'h1fffffffc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [32:0] \payload__pc$59$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__pc$60 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$61  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$61$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__pc$65 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$66  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__pc$66$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [4:0] payload__rd;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [4:0] \payload__rd$120 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rd$121  = 5'h00;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rd$121$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [4:0] \payload__rd$157 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rd$158  = 5'h00;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rd$158$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rd$74  = 5'h00;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rd$74$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__rd_we;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__rd_we$122 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rd_we$123  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rd_we$123$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__rd_we$159 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rd_we$160  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rd_we$160$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rd_we$76  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rd_we$76$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__result$128  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__result$128$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] \payload__result$163 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__result$164  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__result$164$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [4:0] payload__rs1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rs1$75  = 5'h00;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [4:0] \payload__rs1$75$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__rs1_re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rs1_re$77  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__rs1_re$77$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__sext;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__sext$93  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__sext$93$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__shift;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__shift$129 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__shift$130  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__shift$130$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__shift$91  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__shift$91$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__src1$78  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__src1$78$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__src2$79  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__src2$79$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire payload__store;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \payload__store$133 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__store$134  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__store$134$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__store$85  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \payload__store$85$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire [31:0] payload__store_data;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__store_data$135  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg [31:0] \payload__store_data$135$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:30" *)
  wire [31:0] pc_sel_a_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:15" *)
  wire pc_sel_d_branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:16" *)
  wire [31:0] pc_sel_d_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:14" *)
  wire [31:0] pc_sel_d_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:17" *)
  wire pc_sel_d_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:13" *)
  wire [31:0] pc_sel_f_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:21" *)
  wire pc_sel_m_branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:22" *)
  wire pc_sel_m_branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:23" *)
  wire [31:0] pc_sel_m_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:24" *)
  wire pc_sel_m_exception;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:25" *)
  wire pc_sel_m_mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:26" *)
  wire pc_sel_m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:28" *)
  wire [29:0] pc_sel_mepc_r_base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:27" *)
  wire [29:0] pc_sel_mtvec_r_base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:19" *)
  wire pc_sel_x_fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:18" *)
  wire [31:0] pc_sel_x_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:20" *)
  wire pc_sel_x_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:9" *)
  wire predict_d_branch;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:16" *)
  wire [31:0] predict_d_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:10" *)
  wire predict_d_jump;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:11" *)
  wire [31:0] predict_d_offset;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:12" *)
  wire [31:0] predict_d_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:13" *)
  wire predict_d_rs1_re;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:15" *)
  wire [31:0] shifter_m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:9" *)
  wire shifter_x_direction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:10" *)
  wire shifter_x_sext;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:11" *)
  wire [4:0] shifter_x_shamt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:12" *)
  wire [31:0] shifter_x_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:13" *)
  wire shifter_x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:147" *)
  input software_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:146" *)
  input timer_interrupt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire w_kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:458" *)
  wire w_raw_rs1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:461" *)
  wire w_raw_rs2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:494" *)
  reg [31:0] w_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire w_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire w_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  wire \w_valid$24 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:495" *)
  reg [31:0] x_csr_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire x_kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \x_kill$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:463" *)
  wire x_raw_csr;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:456" *)
  wire x_raw_rs1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:459" *)
  wire x_raw_rs2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:492" *)
  reg [31:0] x_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire x_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \x_stall$16 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  wire \x_stall$18 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire x_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  wire \x_valid$15 ;
  assign \$171  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:249" *) a_d_fetch_misaligned;
  assign \$173  = a_d_branch_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:249" *) \$171 ;
  assign \$180  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:301" *) \d_stall$14 ;
  assign \$182  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:306" *) \d_stall$14 ;
  assign \$184  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:311" *) \f_stall$9 ;
  assign \$186  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ast.py:230" *) fetch_f_instruction[31:20];
  assign \$188  = decoder_csr & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:313" *) \a_valid$2 ;
  assign \$190  = payload__funct3 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:321" *) 3'h4;
  assign \$192  = payload__csr ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:324" *) \$190  : payload__funct3;
  assign \$195  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__rs1;
  assign \$197  = payload__funct3[2] ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *) \$195  : payload__src1;
  assign \$194  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *) \$197 ;
  assign \$200  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__rs1;
  assign \$202  = payload__funct3[2] ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *) \$200  : payload__src1;
  assign \$205  = payload__funct3[1] & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:317" *) payload__funct3[0];
  assign \$204  = \$205  ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *) \$194  : \$202 ;
  assign \$208  = payload__csr ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:325" *) \$204  : payload__src1;
  assign \$210  = payload__adder & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:330" *) payload__adder_sub;
  assign \$212  = \$210  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:330" *) payload__compare;
  assign \$214  = \$212  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:330" *) payload__branch;
  assign \$216  = payload__store ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:332" *) payload__immediate : payload__src2;
  assign \$219  = payload__funct3 <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:364" *) 1'h1;
  assign \$221  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__funct3;
  assign \$223  = payload__compare ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:364" *) \$219  : \$221 ;
  assign \$225  = payload__src1 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:365" *) payload__src2;
  assign \$227  = | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:375" *) \payload__branch_target$143 [1:0];
  assign \$229  = a_payload__branch_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:375" *) \$227 ;
  assign \$231  = \payload__load$131  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:378" *) payload__loadstore_misaligned;
  assign \$233  = \payload__store$133  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:380" *) payload__loadstore_misaligned;
  assign \$237  = payload__rd != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *) 1'h0;
  assign \$239  = payload__rd == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *) decoder_rs1;
  assign \$241  = \$237  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *) \$239 ;
  assign \$243  = \$241  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:470" *) payload__rd_we;
  assign \$245  = \payload__rd$120  != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *) 1'h0;
  assign \$247  = \payload__rd$120  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *) decoder_rs1;
  assign \$249  = \$245  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *) \$247 ;
  assign \$251  = \$249  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:471" *) \payload__rd_we$122 ;
  assign \$253  = \payload__rd$157  != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *) 1'h0;
  assign \$255  = \payload__rd$157  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *) decoder_rs1;
  assign \$257  = \$253  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *) \$255 ;
  assign \$259  = \$257  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:472" *) \payload__rd_we$159 ;
  assign \$261  = payload__rd != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *) 1'h0;
  assign \$263  = payload__rd == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *) decoder_rs2;
  assign \$265  = \$261  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *) \$263 ;
  assign \$267  = \$265  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:474" *) payload__rd_we;
  assign \$269  = \payload__rd$120  != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *) 1'h0;
  assign \$271  = \payload__rd$120  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *) decoder_rs2;
  assign \$273  = \$269  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *) \$271 ;
  assign \$275  = \$273  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:475" *) \payload__rd_we$122 ;
  assign \$277  = \payload__rd$157  != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *) 1'h0;
  assign \$279  = \payload__rd$157  == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *) decoder_rs2;
  assign \$281  = \$277  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *) \$279 ;
  assign \$283  = \$281  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:476" *) \payload__rd_we$159 ;
  assign \$285  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__csr_adr;
  assign \$287  = $signed(\$285 ) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:478" *) $signed(decoder_immediate);
  assign \$289  = \$287  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:478" *) payload__csr_we;
  assign \$291  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) \payload__csr_adr$148 ;
  assign \$293  = $signed(\$291 ) == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:479" *) $signed(decoder_immediate);
  assign \$295  = \$293  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:479" *) \payload__csr_we$150 ;
  assign \$297  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) payload__bypass_x;
  assign \$299  = decoder_rs1_re & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) x_raw_rs1;
  assign \$301  = decoder_rs2_re & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) x_raw_rs2;
  assign \$303  = \$299  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) \$301 ;
  assign \$305  = \$297  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) \$303 ;
  assign \$307  = decoder_csr & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) x_raw_csr;
  assign \$309  = \$305  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:481" *) \$307 ;
  assign \$311  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) \payload__bypass_m$124 ;
  assign \$313  = decoder_rs1_re & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) m_raw_rs1;
  assign \$315  = decoder_rs2_re & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) m_raw_rs2;
  assign \$317  = \$313  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) \$315 ;
  assign \$319  = \$311  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) \$317 ;
  assign \$321  = decoder_csr & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) m_raw_csr;
  assign \$323  = \$319  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:482" *) \$321 ;
  assign \$326  = \payload__pc$65  + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:498" *) 3'h4;
  assign \$328  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__condition_met;
  assign \$331  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__rs1;
  assign \$333  = payload__funct3[2] ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *) \$331  : payload__src1;
  assign \$330  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *) \$333 ;
  assign \$336  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) payload__rs1;
  assign \$338  = payload__funct3[2] ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:319" *) \$336  : payload__src1;
  assign \$341  = payload__funct3[1] & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:317" *) payload__funct3[0];
  assign \$340  = \$341  ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:320" *) \$330  : \$338 ;
  assign \$344  = \payload__csr$146  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *) \payload__csr_we$150 ;
  assign \$346  = \$344  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *) \a_valid$4 ;
  assign \$348  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *) a_m_raise;
  assign \$350  = \$346  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *) \$348 ;
  assign \$352  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *) \m_stall$22 ;
  assign \$354  = \$350  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:530" *) \$352 ;
  assign \$356  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *) \payload__csr_adr$148 ;
  assign \$358  = \payload__rd$157  != (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:550" *) 1'h0;
  assign \$360  = \$358  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:550" *) \payload__rd_we$159 ;
  assign \$362  = \$360  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:550" *) \w_valid$24 ;
  assign \$364  = decoder_rs1 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:564" *) 1'h0;
  assign \$366  = decoder_rs1_re & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:564" *) \$364 ;
  assign \$368  = x_raw_rs1 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:566" *) \a_valid$3 ;
  assign \$370  = m_raw_rs1 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:568" *) \a_valid$4 ;
  assign \$372  = w_raw_rs1 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:570" *) \w_valid$24 ;
  assign \$374  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:577" *) decoder_rs2_re;
  assign \$376  = decoder_rs2 == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:579" *) 1'h0;
  assign \$378  = x_raw_rs2 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:581" *) \a_valid$3 ;
  assign \$380  = m_raw_rs2 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:583" *) \a_valid$4 ;
  assign \$382  = w_raw_rs2 & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:585" *) \w_valid$24 ;
  assign \$384  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:695" *) \a_stall$5 ;
  assign \$386  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:57" *) fetch_a_pc;
  assign \$388  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *) \f_stall$9 ;
  assign \$390  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *) \f_stall$9 ;
  assign \$392  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *) \f_stall$9 ;
  assign \$394  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *) \f_stall$9 ;
  assign \$396  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$398  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$400  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$402  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$404  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$406  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$408  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$410  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$412  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$414  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$416  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$418  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$420  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$422  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$424  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$426  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$428  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$430  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$432  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$434  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$436  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$438  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$440  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$442  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$444  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$446  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$448  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$450  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$452  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$454  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$456  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$458  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$460  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$462  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$464  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:743" *) a_d_fetch_misaligned;
  assign \$466  = a_d_branch_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:743" *) \$464 ;
  assign \$468  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$470  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$472  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *) \d_stall$14 ;
  assign \$474  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$476  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$478  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$480  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$482  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$484  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$486  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$488  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$490  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$492  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$494  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$496  = payload__bypass_m | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:765" *) payload__bypass_x;
  assign \$498  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$500  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$502  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$504  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$506  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$508  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$510  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$512  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$514  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$516  = payload__branch & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:774" *) compare_condition_met;
  assign \$518  = payload__jump | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:774" *) \$516 ;
  assign \$520  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$522  = adder_result[31:1] <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:775" *) 1'h1;
  assign \$525  = payload__jump & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:775" *) payload__rs1_re;
  assign \$524  = \$525  ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:775" *) \$522  : payload__branch_target;
  assign \$528  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$530  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$532  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$534  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$536  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$538  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$540  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$542  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *) \x_stall$18 ;
  assign \$544  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$546  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$548  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$550  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$552  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$554  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$556  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$558  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  assign \$560  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *) \m_stall$22 ;
  always @(posedge clk)
      \payload__multiply$169  <= \payload__multiply$169$next ;
  always @(posedge clk)
      \payload__divide$141  <= \payload__divide$141$next ;
  always @(posedge clk)
      \payload__multiply$139  <= \payload__multiply$139$next ;
  always @(posedge clk)
      \payload__result$128  <= \payload__result$128$next ;
  always @(posedge clk)
      \payload__csr_result$152  <= \payload__csr_result$152$next ;
  always @(posedge clk)
      \payload__csr_we$151  <= \payload__csr_we$151$next ;
  always @(posedge clk)
      \payload__csr_adr$149  <= \payload__csr_adr$149$next ;
  always @(posedge clk)
      \payload__csr$147  <= \payload__csr$147$next ;
  always @(posedge clk)
      \payload__branch_predict_taken$145  <= \payload__branch_predict_taken$145$next ;
  always @(posedge clk)
      \payload__branch_target$144  <= \payload__branch_target$144$next ;
  always @(posedge clk)
      payload__branch_taken <= \payload__branch_taken$next ;
  always @(posedge clk)
      m_payload__exception <= \m_payload__exception$next ;
  always @(posedge clk)
      \payload__condition_met$142  <= \payload__condition_met$142$next ;
  always @(posedge clk)
      \payload__mret$153  <= \payload__mret$153$next ;
  always @(posedge clk)
      \payload__shift$130  <= \payload__shift$130$next ;
  always @(posedge clk)
      \payload__compare$137  <= \payload__compare$137$next ;
  always @(posedge clk)
      \payload__store_data$135  <= \payload__store_data$135$next ;
  always @(posedge clk)
      \payload__store$134  <= \payload__store$134$next ;
  always @(posedge clk)
      \payload__load$132  <= \payload__load$132$next ;
  always @(posedge clk)
      \payload__funct3$127  <= \payload__funct3$127$next ;
  always @(posedge clk)
      \payload__bypass_m$125  <= \payload__bypass_m$125$next ;
  always @(posedge clk)
      \payload__rd_we$123  <= \payload__rd_we$123$next ;
  always @(posedge clk)
      \payload__result$164  <= \payload__result$164$next ;
  always @(posedge clk)
      \payload__rd$121  <= \payload__rd$121$next ;
  always @(posedge clk)
      \payload__ebreak$119  <= \payload__ebreak$119$next ;
  always @(posedge clk)
      \payload__ecall$117  <= \payload__ecall$117$next ;
  always @(posedge clk)
      \payload__loadstore_misaligned$115  <= \payload__loadstore_misaligned$115$next ;
  always @(posedge clk)
      \payload__illegal$114  <= \payload__illegal$114$next ;
  always @(posedge clk)
      \payload__fetch_badaddr$112  <= \payload__fetch_badaddr$112$next ;
  always @(posedge clk)
      \payload__fetch_error$110  <= \payload__fetch_error$110$next ;
  always @(posedge clk)
      \payload__instruction$108  <= \payload__instruction$108$next ;
  always @(posedge clk)
      \payload__pc$106  <= \payload__pc$106$next ;
  always @(posedge clk)
      \payload__divide$90  <= \payload__divide$90$next ;
  always @(posedge clk)
      \payload__rd_we$160  <= \payload__rd_we$160$next ;
  always @(posedge clk)
      \payload__multiply$89  <= \payload__multiply$89$next ;
  always @(posedge clk)
      \payload__branch_target$97  <= \payload__branch_target$97$next ;
  always @(posedge clk)
      \payload__branch_predict_taken$98  <= \payload__branch_predict_taken$98$next ;
  always @(posedge clk)
      \payload__src2$79  <= \payload__src2$79$next ;
  always @(posedge clk)
      \payload__src1$78  <= \payload__src1$78$next ;
  always @(posedge clk)
      \payload__mret$104  <= \payload__mret$104$next ;
  always @(posedge clk)
      \payload__ebreak$103  <= \payload__ebreak$103$next ;
  always @(posedge clk)
      \payload__ecall$102  <= \payload__ecall$102$next ;
  always @(posedge clk)
      \payload__csr_we$101  <= \payload__csr_we$101$next ;
  always @(posedge clk)
      \payload__csr_adr$100  <= \payload__csr_adr$100$next ;
  always @(posedge clk)
      \payload__load_data$167  <= \payload__load_data$167$next ;
  always @(posedge clk)
      \payload__csr$99  <= \payload__csr$99$next ;
  always @(posedge clk)
      payload__fence_i <= \payload__fence_i$next ;
  always @(posedge clk)
      \payload__branch$96  <= \payload__branch$96$next ;
  always @(posedge clk)
      \payload__jump$94  <= \payload__jump$94$next ;
  always @(posedge clk)
      \payload__sext$93  <= \payload__sext$93$next ;
  always @(posedge clk)
      \payload__direction$92  <= \payload__direction$92$next ;
  always @(posedge clk)
      \payload__shift$91  <= \payload__shift$91$next ;
  always @(posedge clk)
      \payload__logic$88  <= \payload__logic$88$next ;
  always @(posedge clk)
      \payload__compare$95  <= \payload__compare$95$next ;
  always @(posedge clk)
      \payload__adder_sub$87  <= \payload__adder_sub$87$next ;
  always @(posedge clk)
      \payload__funct3$162  <= \payload__funct3$162$next ;
  always @(posedge clk)
      \payload__adder$86  <= \payload__adder$86$next ;
  always @(posedge clk)
      \payload__store$85  <= \payload__store$85$next ;
  always @(posedge clk)
      \payload__load$84  <= \payload__load$84$next ;
  always @(posedge clk)
      \payload__funct3$83  <= \payload__funct3$83$next ;
  always @(posedge clk)
      \payload__bypass_m$82  <= \payload__bypass_m$82$next ;
  always @(posedge clk)
      \payload__bypass_x$81  <= \payload__bypass_x$81$next ;
  always @(posedge clk)
      \payload__immediate$80  <= \payload__immediate$80$next ;
  always @(posedge clk)
      \payload__rs1_re$77  <= \payload__rs1_re$77$next ;
  always @(posedge clk)
      \payload__rd_we$76  <= \payload__rd_we$76$next ;
  always @(posedge clk)
      \payload__rs1$75  <= \payload__rs1$75$next ;
  always @(posedge clk)
      \payload__load$166  <= \payload__load$166$next ;
  always @(posedge clk)
      \payload__rd$74  <= \payload__rd$74$next ;
  always @(posedge clk)
      \payload__illegal$73  <= \payload__illegal$73$next ;
  always @(posedge clk)
      \payload__fetch_badaddr$72  <= \payload__fetch_badaddr$72$next ;
  always @(posedge clk)
      \payload__fetch_error$70  <= \payload__fetch_error$70$next ;
  always @(posedge clk)
      \payload__instruction$68  <= \payload__instruction$68$next ;
  always @(posedge clk)
      \payload__pc$66  <= \payload__pc$66$next ;
  always @(posedge clk)
      \payload__fetch_badaddr$64  <= \payload__fetch_badaddr$64$next ;
  always @(posedge clk)
      \payload__fetch_error$63  <= \payload__fetch_error$63$next ;
  always @(posedge clk)
      \payload__instruction$62  <= \payload__instruction$62$next ;
  always @(posedge clk)
      \payload__pc$61  <= \payload__pc$61$next ;
  always @(posedge clk)
      \payload__rd$158  <= \payload__rd$158$next ;
  always @(posedge clk)
      \payload__pc$59  <= \payload__pc$59$next ;
  always @(posedge clk)
      csrf_port__addr <= \csrf_port__addr$next ;
  always @(posedge clk)
      \payload__pc$156  <= \payload__pc$156$next ;
  a a (
    .clk(clk),
    .d_branch_taken(a_d_branch_taken),
    .d_fetch_misaligned(a_d_fetch_misaligned),
    .kill(a_kill),
    .m_raise(a_m_raise),
    .payload__branch_predict_taken(a_payload__branch_predict_taken),
    .payload__branch_taken(a_payload__branch_taken),
    .payload__fence_i(a_payload__fence_i),
    .payload__mret(a_payload__mret),
    .rst(rst),
    .stall(a_stall),
    .\stall$5 (\a_stall$5 ),
    .valid(a_valid),
    .\valid$1 (\a_valid$1 ),
    .\valid$2 (\a_valid$2 ),
    .\valid$3 (\a_valid$3 ),
    .\valid$4 (\a_valid$4 )
  );
  adder adder (
    .carry(adder_carry),
    .overflow(adder_overflow),
    .result(adder_result),
    .src1(adder_src1),
    .src2(adder_src2),
    .sub(adder_sub)
  );
  compare compare (
    .carry(compare_carry),
    .condition_met(compare_condition_met),
    .negative(compare_negative),
    .op(compare_op),
    .overflow(compare_overflow),
    .zero(compare_zero)
  );
  csrf csrf (
    .port__addr(csrf_port__addr),
    .\port__addr$3 (\csrf_port__addr$54 ),
    .port__data(csrf_port__data),
    .\port__data$4 (\csrf_port__data$55 ),
    .port__en(csrf_port__en),
    .\port__en$2 (\csrf_port__en$53 ),
    .r__base(exception_r__base),
    .\r__base$1 (\exception_r__base$25 ),
    .r__ecode(exception_r__ecode),
    .r__extensions(exception_r__extensions),
    .r__fs(exception_r__fs),
    .r__interrupt(exception_r__interrupt),
    .r__meie(exception_r__meie),
    .r__meip(exception_r__meip),
    .r__mie(exception_r__mie),
    .r__mode(exception_r__mode),
    .r__mpie(exception_r__mpie),
    .r__mpp(exception_r__mpp),
    .r__mprv(exception_r__mprv),
    .r__msie(exception_r__msie),
    .r__msip(exception_r__msip),
    .r__mtie(exception_r__mtie),
    .r__mtip(exception_r__mtip),
    .r__mxl(exception_r__mxl),
    .r__mxr(exception_r__mxr),
    .r__sd(exception_r__sd),
    .r__seie(exception_r__seie),
    .r__seip(exception_r__seip),
    .r__sie(exception_r__sie),
    .r__spie(exception_r__spie),
    .r__spp(exception_r__spp),
    .r__ssie(exception_r__ssie),
    .r__ssip(exception_r__ssip),
    .r__stie(exception_r__stie),
    .r__stip(exception_r__stip),
    .r__sum(exception_r__sum),
    .r__tsr(exception_r__tsr),
    .r__tvm(exception_r__tvm),
    .r__tw(exception_r__tw),
    .r__ueie(exception_r__ueie),
    .r__ueip(exception_r__ueip),
    .r__uie(exception_r__uie),
    .r__upie(exception_r__upie),
    .r__usie(exception_r__usie),
    .r__usip(exception_r__usip),
    .r__utie(exception_r__utie),
    .r__utip(exception_r__utip),
    .r__value(exception_r__value),
    .\r__value$21 (\exception_r__value$42 ),
    .\r__value$27 (\exception_r__value$48 ),
    .\r__value$30 (\exception_r__value$51 ),
    .r__wiri0(exception_r__wiri0),
    .\r__wiri0$24 (\exception_r__wiri0$45 ),
    .r__wiri1(exception_r__wiri1),
    .r__wiri2(exception_r__wiri2),
    .r__wiri3(exception_r__wiri3),
    .r__wpri0(exception_r__wpri0),
    .\r__wpri0$7 (\exception_r__wpri0$28 ),
    .r__wpri1(exception_r__wpri1),
    .\r__wpri1$8 (\exception_r__wpri1$29 ),
    .r__wpri2(exception_r__wpri2),
    .\r__wpri2$9 (\exception_r__wpri2$30 ),
    .r__wpri3(exception_r__wpri3),
    .\r__wpri3$10 (\exception_r__wpri3$31 ),
    .r__xs(exception_r__xs),
    .r__zero(exception_r__zero),
    .w__base(exception_w__base),
    .\w__base$18 (\exception_w__base$39 ),
    .w__ecode(exception_w__ecode),
    .w__extensions(exception_w__extensions),
    .w__fs(exception_w__fs),
    .w__interrupt(exception_w__interrupt),
    .w__meie(exception_w__meie),
    .w__meip(exception_w__meip),
    .w__mie(exception_w__mie),
    .w__mode(exception_w__mode),
    .w__mpie(exception_w__mpie),
    .w__mpp(exception_w__mpp),
    .w__mprv(exception_w__mprv),
    .w__msie(exception_w__msie),
    .w__msip(exception_w__msip),
    .w__mtie(exception_w__mtie),
    .w__mtip(exception_w__mtip),
    .w__mxl(exception_w__mxl),
    .w__mxr(exception_w__mxr),
    .w__sd(exception_w__sd),
    .w__seie(exception_w__seie),
    .w__seip(exception_w__seip),
    .w__sie(exception_w__sie),
    .w__spie(exception_w__spie),
    .w__spp(exception_w__spp),
    .w__ssie(exception_w__ssie),
    .w__ssip(exception_w__ssip),
    .w__stie(exception_w__stie),
    .w__stip(exception_w__stip),
    .w__sum(exception_w__sum),
    .w__tsr(exception_w__tsr),
    .w__tvm(exception_w__tvm),
    .w__tw(exception_w__tw),
    .w__ueie(exception_w__ueie),
    .w__ueip(exception_w__ueip),
    .w__uie(exception_w__uie),
    .w__upie(exception_w__upie),
    .w__usie(exception_w__usie),
    .w__usip(exception_w__usip),
    .w__utie(exception_w__utie),
    .w__utip(exception_w__utip),
    .w__value(exception_w__value),
    .\w__value$22 (\exception_w__value$43 ),
    .\w__value$28 (\exception_w__value$49 ),
    .\w__value$31 (\exception_w__value$52 ),
    .w__wiri0(exception_w__wiri0),
    .\w__wiri0$25 (\exception_w__wiri0$46 ),
    .w__wiri1(exception_w__wiri1),
    .w__wiri2(exception_w__wiri2),
    .w__wiri3(exception_w__wiri3),
    .w__wpri0(exception_w__wpri0),
    .\w__wpri0$11 (\exception_w__wpri0$32 ),
    .w__wpri1(exception_w__wpri1),
    .\w__wpri1$12 (\exception_w__wpri1$33 ),
    .w__wpri2(exception_w__wpri2),
    .\w__wpri2$13 (\exception_w__wpri2$34 ),
    .w__wpri3(exception_w__wpri3),
    .\w__wpri3$14 (\exception_w__wpri3$35 ),
    .w__xs(exception_w__xs),
    .w__zero(exception_w__zero),
    .we(exception_we),
    .\we$15 (\exception_we$36 ),
    .\we$16 (\exception_we$37 ),
    .\we$17 (\exception_we$38 ),
    .\we$19 (\exception_we$40 ),
    .\we$20 (\exception_we$41 ),
    .\we$23 (\exception_we$44 ),
    .\we$26 (\exception_we$47 ),
    .\we$29 (\exception_we$50 ),
    .\we$5 (\exception_we$26 ),
    .\we$6 (\exception_we$27 )
  );
  d d (
    .clk(clk),
    .kill(d_kill),
    .\kill$3 (\d_kill$13 ),
    .m_lock(d_m_lock),
    .m_raise(a_m_raise),
    .payload__branch_predict_taken(a_payload__branch_predict_taken),
    .payload__branch_taken(a_payload__branch_taken),
    .payload__mret(a_payload__mret),
    .rst(rst),
    .stall(d_stall),
    .\stall$2 (\d_stall$12 ),
    .\stall$7 (\d_stall$14 ),
    .valid(d_valid),
    .\valid$1 (\d_valid$11 ),
    .\valid$4 (\a_valid$2 ),
    .\valid$5 (\a_valid$3 ),
    .\valid$6 (\a_valid$4 ),
    .x_lock(d_x_lock)
  );
  data_sel data_sel (
    .w_funct3(data_sel_w_funct3),
    .w_load_data(data_sel_w_load_data),
    .w_load_result(data_sel_w_load_result),
    .w_offset(data_sel_w_offset),
    .x_funct3(data_sel_x_funct3),
    .x_mask(data_sel_x_mask),
    .x_misaligned(data_sel_x_misaligned),
    .x_offset(data_sel_x_offset),
    .x_store_data(data_sel_x_store_data),
    .x_store_operand(data_sel_x_store_operand)
  );
  decoder decoder (
    .adder(decoder_adder),
    .adder_sub(decoder_adder_sub),
    .auipc(decoder_auipc),
    .branch(decoder_branch),
    .bypass_m(decoder_bypass_m),
    .bypass_x(decoder_bypass_x),
    .compare(decoder_compare),
    .csr(decoder_csr),
    .csr_we(decoder_csr_we),
    .direction(decoder_direction),
    .divide(decoder_divide),
    .ebreak(decoder_ebreak),
    .ecall(decoder_ecall),
    .fence_i(decoder_fence_i),
    .funct3(decoder_funct3),
    .illegal(decoder_illegal),
    .immediate(decoder_immediate),
    .instruction(decoder_instruction),
    .jump(decoder_jump),
    .load(decoder_load),
    .\logic (decoder_logic),
    .lui(decoder_lui),
    .mret(decoder_mret),
    .multiply(decoder_multiply),
    .rd(decoder_rd),
    .rd_we(decoder_rd_we),
    .rs1(decoder_rs1),
    .rs1_re(decoder_rs1_re),
    .rs2(decoder_rs2),
    .rs2_re(decoder_rs2_re),
    .sext(decoder_sext),
    .shift(decoder_shift),
    .store(decoder_store)
  );
  divider divider (
    .clk(clk),
    .m_busy(m_m_busy),
    .m_result(divider_m_result),
    .rst(rst),
    .x_op(divider_x_op),
    .x_src1(divider_x_src1),
    .x_src2(divider_x_src2),
    .x_stall(divider_x_stall),
    .x_valid(divider_x_valid)
  );
  exception exception (
    .clk(clk),
    .external_interrupt(exception_external_interrupt),
    .m_branch_target(exception_m_branch_target),
    .m_ebreak(exception_m_ebreak),
    .m_ecall(exception_m_ecall),
    .m_fetch_badaddr(exception_m_fetch_badaddr),
    .m_fetch_error(exception_m_fetch_error),
    .m_fetch_misaligned(exception_m_fetch_misaligned),
    .m_illegal(exception_m_illegal),
    .m_instruction(exception_m_instruction),
    .m_load_error(exception_m_load_error),
    .m_load_misaligned(exception_m_load_misaligned),
    .m_loadstore_badaddr(exception_m_loadstore_badaddr),
    .m_mret(exception_m_mret),
    .m_pc(exception_m_pc),
    .m_raise(a_m_raise),
    .m_result(exception_m_result),
    .m_stall(exception_m_stall),
    .m_store_error(exception_m_store_error),
    .m_store_misaligned(exception_m_store_misaligned),
    .m_valid(exception_m_valid),
    .r__base(exception_r__base),
    .\r__base$1 (\exception_r__base$25 ),
    .r__ecode(exception_r__ecode),
    .r__extensions(exception_r__extensions),
    .r__fs(exception_r__fs),
    .r__interrupt(exception_r__interrupt),
    .r__meie(exception_r__meie),
    .r__meip(exception_r__meip),
    .r__mie(exception_r__mie),
    .r__mode(exception_r__mode),
    .r__mpie(exception_r__mpie),
    .r__mpp(exception_r__mpp),
    .r__mprv(exception_r__mprv),
    .r__msie(exception_r__msie),
    .r__msip(exception_r__msip),
    .r__mtie(exception_r__mtie),
    .r__mtip(exception_r__mtip),
    .r__mxl(exception_r__mxl),
    .r__mxr(exception_r__mxr),
    .r__sd(exception_r__sd),
    .r__seie(exception_r__seie),
    .r__seip(exception_r__seip),
    .r__sie(exception_r__sie),
    .r__spie(exception_r__spie),
    .r__spp(exception_r__spp),
    .r__ssie(exception_r__ssie),
    .r__ssip(exception_r__ssip),
    .r__stie(exception_r__stie),
    .r__stip(exception_r__stip),
    .r__sum(exception_r__sum),
    .r__tsr(exception_r__tsr),
    .r__tvm(exception_r__tvm),
    .r__tw(exception_r__tw),
    .r__ueie(exception_r__ueie),
    .r__ueip(exception_r__ueip),
    .r__uie(exception_r__uie),
    .r__upie(exception_r__upie),
    .r__usie(exception_r__usie),
    .r__usip(exception_r__usip),
    .r__utie(exception_r__utie),
    .r__utip(exception_r__utip),
    .r__value(exception_r__value),
    .\r__value$18 (\exception_r__value$42 ),
    .\r__value$24 (\exception_r__value$48 ),
    .\r__value$27 (\exception_r__value$51 ),
    .r__wiri0(exception_r__wiri0),
    .\r__wiri0$21 (\exception_r__wiri0$45 ),
    .r__wiri1(exception_r__wiri1),
    .r__wiri2(exception_r__wiri2),
    .r__wiri3(exception_r__wiri3),
    .r__wpri0(exception_r__wpri0),
    .\r__wpri0$4 (\exception_r__wpri0$28 ),
    .r__wpri1(exception_r__wpri1),
    .\r__wpri1$5 (\exception_r__wpri1$29 ),
    .r__wpri2(exception_r__wpri2),
    .\r__wpri2$6 (\exception_r__wpri2$30 ),
    .r__wpri3(exception_r__wpri3),
    .\r__wpri3$7 (\exception_r__wpri3$31 ),
    .r__xs(exception_r__xs),
    .r__zero(exception_r__zero),
    .rst(rst),
    .software_interrupt(exception_software_interrupt),
    .timer_interrupt(exception_timer_interrupt),
    .w__base(exception_w__base),
    .\w__base$15 (\exception_w__base$39 ),
    .w__ecode(exception_w__ecode),
    .w__extensions(exception_w__extensions),
    .w__fs(exception_w__fs),
    .w__interrupt(exception_w__interrupt),
    .w__meie(exception_w__meie),
    .w__meip(exception_w__meip),
    .w__mie(exception_w__mie),
    .w__mode(exception_w__mode),
    .w__mpie(exception_w__mpie),
    .w__mpp(exception_w__mpp),
    .w__mprv(exception_w__mprv),
    .w__msie(exception_w__msie),
    .w__msip(exception_w__msip),
    .w__mtie(exception_w__mtie),
    .w__mtip(exception_w__mtip),
    .w__mxl(exception_w__mxl),
    .w__mxr(exception_w__mxr),
    .w__sd(exception_w__sd),
    .w__seie(exception_w__seie),
    .w__seip(exception_w__seip),
    .w__sie(exception_w__sie),
    .w__spie(exception_w__spie),
    .w__spp(exception_w__spp),
    .w__ssie(exception_w__ssie),
    .w__ssip(exception_w__ssip),
    .w__stie(exception_w__stie),
    .w__stip(exception_w__stip),
    .w__sum(exception_w__sum),
    .w__tsr(exception_w__tsr),
    .w__tvm(exception_w__tvm),
    .w__tw(exception_w__tw),
    .w__ueie(exception_w__ueie),
    .w__ueip(exception_w__ueip),
    .w__uie(exception_w__uie),
    .w__upie(exception_w__upie),
    .w__usie(exception_w__usie),
    .w__usip(exception_w__usip),
    .w__utie(exception_w__utie),
    .w__utip(exception_w__utip),
    .w__value(exception_w__value),
    .\w__value$19 (\exception_w__value$43 ),
    .\w__value$25 (\exception_w__value$49 ),
    .\w__value$28 (\exception_w__value$52 ),
    .w__wiri0(exception_w__wiri0),
    .\w__wiri0$22 (\exception_w__wiri0$46 ),
    .w__wiri1(exception_w__wiri1),
    .w__wiri2(exception_w__wiri2),
    .w__wiri3(exception_w__wiri3),
    .w__wpri0(exception_w__wpri0),
    .\w__wpri0$8 (\exception_w__wpri0$32 ),
    .w__wpri1(exception_w__wpri1),
    .\w__wpri1$9 (\exception_w__wpri1$33 ),
    .w__wpri2(exception_w__wpri2),
    .\w__wpri2$10 (\exception_w__wpri2$34 ),
    .w__wpri3(exception_w__wpri3),
    .\w__wpri3$11 (\exception_w__wpri3$35 ),
    .w__xs(exception_w__xs),
    .w__zero(exception_w__zero),
    .we(exception_we),
    .\we$12 (\exception_we$36 ),
    .\we$13 (\exception_we$37 ),
    .\we$14 (\exception_we$38 ),
    .\we$16 (\exception_we$40 ),
    .\we$17 (\exception_we$41 ),
    .\we$2 (\exception_we$26 ),
    .\we$20 (\exception_we$44 ),
    .\we$23 (\exception_we$47 ),
    .\we$26 (\exception_we$50 ),
    .\we$3 (\exception_we$27 )
  );
  f f (
    .clk(clk),
    .kill(f_kill),
    .\kill$3 (\f_kill$8 ),
    .m_raise(a_m_raise),
    .payload__branch_predict_taken(a_payload__branch_predict_taken),
    .payload__branch_taken(a_payload__branch_taken),
    .payload__fence_i(a_payload__fence_i),
    .payload__mret(a_payload__mret),
    .rst(rst),
    .stall(f_stall),
    .\stall$2 (\f_stall$7 ),
    .\stall$6 (\f_stall$9 ),
    .valid(f_valid),
    .\valid$1 (\f_valid$6 ),
    .\valid$4 (\a_valid$3 ),
    .\valid$5 (\a_valid$4 ),
    .\valid$7 (\f_valid$10 )
  );
  fetch fetch (
    .a_busy(m_a_busy),
    .a_pc(fetch_a_pc),
    .a_stall(fetch_a_stall),
    .a_valid(fetch_a_valid),
    .clk(clk),
    .f_badaddr(fetch_f_badaddr),
    .f_busy(m_f_busy),
    .f_fetch_error(fetch_f_fetch_error),
    .f_instruction(fetch_f_instruction),
    .f_stall(fetch_f_stall),
    .f_valid(fetch_f_valid),
    .ibus__ack(fetch_ibus__ack),
    .ibus__adr(fetch_ibus__adr),
    .ibus__cyc(fetch_ibus__cyc),
    .ibus__dat_r(fetch_ibus__dat_r),
    .ibus__err(fetch_ibus__err),
    .ibus__stb(fetch_ibus__stb),
    .rst(rst)
  );
  reg [31:0] gprf [31:0];
  initial begin
    gprf[0] = 32'd0;
    gprf[1] = 32'd0;
    gprf[2] = 32'd0;
    gprf[3] = 32'd0;
    gprf[4] = 32'd0;
    gprf[5] = 32'd0;
    gprf[6] = 32'd0;
    gprf[7] = 32'd0;
    gprf[8] = 32'd0;
    gprf[9] = 32'd0;
    gprf[10] = 32'd0;
    gprf[11] = 32'd0;
    gprf[12] = 32'd0;
    gprf[13] = 32'd0;
    gprf[14] = 32'd0;
    gprf[15] = 32'd0;
    gprf[16] = 32'd0;
    gprf[17] = 32'd0;
    gprf[18] = 32'd0;
    gprf[19] = 32'd0;
    gprf[20] = 32'd0;
    gprf[21] = 32'd0;
    gprf[22] = 32'd0;
    gprf[23] = 32'd0;
    gprf[24] = 32'd0;
    gprf[25] = 32'd0;
    gprf[26] = 32'd0;
    gprf[27] = 32'd0;
    gprf[28] = 32'd0;
    gprf[29] = 32'd0;
    gprf[30] = 32'd0;
    gprf[31] = 32'd0;
  end
  reg [4:0] _0_;
  reg [4:0] _1_;
  always @(posedge clk) begin
    _0_ <= gprf_r_addr;
    _1_ <= \gprf_r_addr$57 ;
    if (\$362 ) gprf[\payload__rd$158 ] <= w_result;
  end
  assign gprf_r_data = gprf[_0_];
  assign \gprf_r_data$58  = gprf[_1_];
  loadstore loadstore (
    .clk(clk),
    .dbus__ack(loadstore_dbus__ack),
    .dbus__adr(loadstore_dbus__adr),
    .dbus__cyc(loadstore_dbus__cyc),
    .dbus__dat_r(loadstore_dbus__dat_r),
    .dbus__dat_w(loadstore_dbus__dat_w),
    .dbus__err(loadstore_dbus__err),
    .dbus__sel(loadstore_dbus__sel),
    .dbus__stb(loadstore_dbus__stb),
    .dbus__we(loadstore_dbus__we),
    .m_badaddr(loadstore_m_badaddr),
    .m_busy(\m_m_busy$23 ),
    .m_load_data(loadstore_m_load_data),
    .m_load_error(loadstore_m_load_error),
    .m_stall(loadstore_m_stall),
    .m_store_error(loadstore_m_store_error),
    .m_valid(loadstore_m_valid),
    .rst(rst),
    .x_addr(loadstore_x_addr),
    .x_busy(m_x_busy),
    .x_load(loadstore_x_load),
    .x_mask(loadstore_x_mask),
    .x_stall(loadstore_x_stall),
    .x_store(loadstore_x_store),
    .x_store_data(loadstore_x_store_data),
    .x_valid(loadstore_x_valid)
  );
  \logic  \logic  (
    .op(logic_op),
    .result(logic_result),
    .src1(logic_src1),
    .src2(logic_src2)
  );
  m m (
    .a_busy(m_a_busy),
    .clk(clk),
    .f_busy(m_f_busy),
    .kill(m_kill),
    .\kill$3 (\m_kill$21 ),
    .m_busy(m_m_busy),
    .\m_busy$9 (\m_m_busy$23 ),
    .payload__exception(m_payload__exception),
    .rst(rst),
    .stall(m_stall),
    .\stall$2 (\m_stall$20 ),
    .\stall$8 (\m_stall$22 ),
    .valid(m_valid),
    .\valid$1 (\m_valid$19 ),
    .\valid$4 (\a_valid$1 ),
    .\valid$5 (\a_valid$3 ),
    .\valid$6 (\a_valid$4 ),
    .\valid$7 (\f_valid$10 ),
    .x_busy(m_x_busy)
  );
  multiplier multiplier (
    .clk(clk),
    .m_stall(multiplier_m_stall),
    .rst(rst),
    .w_result(multiplier_w_result),
    .x_op(multiplier_x_op),
    .x_src1(multiplier_x_src1),
    .x_src2(multiplier_x_src2),
    .x_stall(multiplier_x_stall)
  );
  pc_sel pc_sel (
    .a_pc(pc_sel_a_pc),
    .d_branch_predict_taken(pc_sel_d_branch_predict_taken),
    .d_branch_target(pc_sel_d_branch_target),
    .d_pc(pc_sel_d_pc),
    .d_valid(pc_sel_d_valid),
    .f_pc(pc_sel_f_pc),
    .m_branch_predict_taken(pc_sel_m_branch_predict_taken),
    .m_branch_taken(pc_sel_m_branch_taken),
    .m_branch_target(pc_sel_m_branch_target),
    .m_exception(pc_sel_m_exception),
    .m_mret(pc_sel_m_mret),
    .m_valid(pc_sel_m_valid),
    .mepc_r_base(pc_sel_mepc_r_base),
    .mtvec_r_base(pc_sel_mtvec_r_base),
    .x_fence_i(pc_sel_x_fence_i),
    .x_pc(pc_sel_x_pc),
    .x_valid(pc_sel_x_valid)
  );
  predict predict (
    .d_branch(predict_d_branch),
    .d_branch_taken(a_d_branch_taken),
    .d_branch_target(predict_d_branch_target),
    .d_fetch_misaligned(a_d_fetch_misaligned),
    .d_jump(predict_d_jump),
    .d_offset(predict_d_offset),
    .d_pc(predict_d_pc),
    .d_rs1_re(predict_d_rs1_re)
  );
  shifter shifter (
    .clk(clk),
    .m_result(shifter_m_result),
    .rst(rst),
    .x_direction(shifter_x_direction),
    .x_sext(shifter_x_sext),
    .x_shamt(shifter_x_shamt),
    .x_src1(shifter_x_src1),
    .x_stall(shifter_x_stall)
  );
  w w (
    .kill(w_kill),
    .stall(w_stall),
    .valid(w_valid),
    .\valid$1 (\w_valid$24 )
  );
  x x (
    .clk(clk),
    .kill(x_kill),
    .\kill$3 (\x_kill$17 ),
    .rst(rst),
    .stall(x_stall),
    .\stall$2 (\x_stall$16 ),
    .\stall$5 (\x_stall$18 ),
    .valid(x_valid),
    .\valid$1 (\x_valid$15 ),
    .\valid$4 (\a_valid$3 )
  );
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:301" *)
    casez (\$180 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:301" */
      1'h1:
          gprf_r_addr = fetch_f_instruction[19:15];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:303" */
      default:
          gprf_r_addr = decoder_rs1;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:306" *)
    casez (\$182 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:306" */
      1'h1:
          \gprf_r_addr$57  = fetch_f_instruction[24:20];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:308" */
      default:
          \gprf_r_addr$57  = decoder_rs2;
    endcase
  end
  always @* begin
    \csrf_port__addr$next  = csrf_port__addr;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:311" *)
    casez (\$184 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:311" */
      1'h1:
          \csrf_port__addr$next  = \$186 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \csrf_port__addr$next  = 13'h0000;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:497" *)
    casez ({ payload__csr, payload__logic, payload__jump })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:497" */
      3'b??1:
          x_result = \$325 [31:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:499" */
      3'b?1?:
          x_result = logic_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:501" */
      3'b1??:
          x_result = payload__src2;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:503" */
      default:
          x_result = adder_result;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:506" *)
    casez ({ \payload__shift$129 , \payload__divide$140 , \payload__compare$136  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:506" */
      3'b??1:
          m_result = \$328 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:509" */
      3'b?1?:
          m_result = divider_m_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:511" */
      3'b1??:
          m_result = shifter_m_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:513" */
      default:
          m_result = payload__result;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:516" *)
    casez ({ \payload__multiply$168 , \payload__load$165  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:516" */
      2'b?1:
          w_result = data_sel_w_load_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:519" */
      2'b1?:
          w_result = multiplier_w_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:521" */
      default:
          w_result = \payload__result$163 ;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:524" *)
    casez (payload__funct3[1])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:524" */
      1'h1:
          x_csr_result = logic_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:526" */
      default:
          x_csr_result = \$340 ;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:560" *)
    casez ({ \$372 , \$370 , \$368 , \$366 , decoder_auipc, decoder_lui })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:560" */
      6'b?????1:
          d_src1 = 32'd0;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:562" */
      6'b????1?:
          d_src1 = \payload__pc$60 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:564" */
      6'b???1??:
          d_src1 = 32'd0;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:566" */
      6'b??1???:
          d_src1 = x_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:568" */
      6'b?1????:
          d_src1 = m_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:570" */
      6'b1?????:
          d_src1 = w_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:572" */
      default:
          d_src1 = gprf_r_data;
    endcase
  end
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:575" *)
    casez ({ \$382 , \$380 , \$378 , \$376 , \$374 , decoder_csr })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:575" */
      6'b?????1:
          d_src2 = \csrf_port__data$55 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:577" */
      6'b????1?:
          d_src2 = decoder_immediate;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:579" */
      6'b???1??:
          d_src2 = 32'd0;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:581" */
      6'b??1???:
          d_src2 = x_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:583" */
      6'b?1????:
          d_src2 = m_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:585" */
      6'b1?????:
          d_src2 = w_result;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:587" */
      default:
          d_src2 = \gprf_r_data$58 ;
    endcase
  end
  always @* begin
    \payload__pc$59$next  = \payload__pc$59 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:695" *)
    casez (\$384 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:695" */
      1'h1:
          \payload__pc$59$next  = \$386 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__pc$59$next  = 33'h1fffffffc;
    endcase
  end
  always @* begin
    \payload__pc$61$next  = \payload__pc$61 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
    casez (\$388 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" */
      1'h1:
          \payload__pc$61$next  = payload__pc[31:0];
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__pc$61$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__instruction$62$next  = \payload__instruction$62 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
    casez (\$390 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" */
      1'h1:
          \payload__instruction$62$next  = fetch_f_instruction;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__instruction$62$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__fetch_error$63$next  = \payload__fetch_error$63 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
    casez (\$392 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" */
      1'h1:
          \payload__fetch_error$63$next  = fetch_f_fetch_error;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fetch_error$63$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__fetch_badaddr$64$next  = \payload__fetch_badaddr$64 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" *)
    casez (\$394 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:699" */
      1'h1:
          \payload__fetch_badaddr$64$next  = fetch_f_badaddr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fetch_badaddr$64$next  = 30'h00000000;
    endcase
  end
  always @* begin
    \payload__pc$66$next  = \payload__pc$66 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$396 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__pc$66$next  = \payload__pc$60 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__pc$66$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__instruction$68$next  = \payload__instruction$68 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$398 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__instruction$68$next  = payload__instruction;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__instruction$68$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__fetch_error$70$next  = \payload__fetch_error$70 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$400 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__fetch_error$70$next  = payload__fetch_error;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fetch_error$70$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__fetch_badaddr$72$next  = \payload__fetch_badaddr$72 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$402 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__fetch_badaddr$72$next  = payload__fetch_badaddr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fetch_badaddr$72$next  = 30'h00000000;
    endcase
  end
  always @* begin
    \payload__illegal$73$next  = \payload__illegal$73 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$404 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__illegal$73$next  = decoder_illegal;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__illegal$73$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__rd$74$next  = \payload__rd$74 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$406 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__rd$74$next  = decoder_rd;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rd$74$next  = 5'h00;
    endcase
  end
  always @* begin
    \payload__rs1$75$next  = \payload__rs1$75 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$408 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__rs1$75$next  = decoder_rs1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rs1$75$next  = 5'h00;
    endcase
  end
  always @* begin
    \payload__rd_we$76$next  = \payload__rd_we$76 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$410 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__rd_we$76$next  = decoder_rd_we;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rd_we$76$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__rs1_re$77$next  = \payload__rs1_re$77 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$412 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__rs1_re$77$next  = decoder_rs1_re;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rs1_re$77$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__immediate$80$next  = \payload__immediate$80 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$414 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__immediate$80$next  = decoder_immediate;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__immediate$80$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__bypass_x$81$next  = \payload__bypass_x$81 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$416 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__bypass_x$81$next  = decoder_bypass_x;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__bypass_x$81$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__bypass_m$82$next  = \payload__bypass_m$82 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$418 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__bypass_m$82$next  = decoder_bypass_m;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__bypass_m$82$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__funct3$83$next  = \payload__funct3$83 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$420 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__funct3$83$next  = decoder_funct3;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__funct3$83$next  = 3'h0;
    endcase
  end
  always @* begin
    \payload__load$84$next  = \payload__load$84 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$422 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__load$84$next  = decoder_load;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__load$84$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__store$85$next  = \payload__store$85 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$424 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__store$85$next  = decoder_store;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__store$85$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__adder$86$next  = \payload__adder$86 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$426 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__adder$86$next  = decoder_adder;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__adder$86$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__adder_sub$87$next  = \payload__adder_sub$87 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$428 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__adder_sub$87$next  = decoder_adder_sub;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__adder_sub$87$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__compare$95$next  = \payload__compare$95 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$430 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__compare$95$next  = decoder_compare;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__compare$95$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__logic$88$next  = \payload__logic$88 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$432 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__logic$88$next  = decoder_logic;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__logic$88$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__shift$91$next  = \payload__shift$91 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$434 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__shift$91$next  = decoder_shift;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__shift$91$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__direction$92$next  = \payload__direction$92 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$436 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__direction$92$next  = decoder_direction;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__direction$92$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__sext$93$next  = \payload__sext$93 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$438 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__sext$93$next  = decoder_sext;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__sext$93$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__jump$94$next  = \payload__jump$94 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$440 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__jump$94$next  = decoder_jump;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__jump$94$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__branch$96$next  = \payload__branch$96 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$442 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__branch$96$next  = decoder_branch;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__branch$96$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__fence_i$next  = payload__fence_i;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$444 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__fence_i$next  = decoder_fence_i;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fence_i$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__csr$99$next  = \payload__csr$99 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$446 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__csr$99$next  = decoder_csr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr$99$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__csr_adr$100$next  = \payload__csr_adr$100 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$448 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__csr_adr$100$next  = decoder_immediate[11:0];
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr_adr$100$next  = 12'h000;
    endcase
  end
  always @* begin
    \payload__csr_we$101$next  = \payload__csr_we$101 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$450 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__csr_we$101$next  = decoder_csr_we;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr_we$101$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__ecall$102$next  = \payload__ecall$102 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$452 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__ecall$102$next  = decoder_ecall;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__ecall$102$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__ebreak$103$next  = \payload__ebreak$103 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$454 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__ebreak$103$next  = decoder_ebreak;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__ebreak$103$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__mret$104$next  = \payload__mret$104 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$456 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__mret$104$next  = decoder_mret;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__mret$104$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__src1$78$next  = \payload__src1$78 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$458 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__src1$78$next  = d_src1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__src1$78$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__src2$79$next  = \payload__src2$79 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$460 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__src2$79$next  = d_src2;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__src2$79$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__branch_predict_taken$98$next  = \payload__branch_predict_taken$98 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$462 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__branch_predict_taken$98$next  = \$466 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__branch_predict_taken$98$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__branch_target$97$next  = \payload__branch_target$97 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$468 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__branch_target$97$next  = predict_d_branch_target;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__branch_target$97$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__multiply$89$next  = \payload__multiply$89 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$470 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__multiply$89$next  = decoder_multiply;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__multiply$89$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__divide$90$next  = \payload__divide$90 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" *)
    casez (\$472 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:708" */
      1'h1:
          \payload__divide$90$next  = decoder_divide;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__divide$90$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__pc$106$next  = \payload__pc$106 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$474 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__pc$106$next  = \payload__pc$65 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__pc$106$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__instruction$108$next  = \payload__instruction$108 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$476 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__instruction$108$next  = \payload__instruction$67 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__instruction$108$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__fetch_error$110$next  = \payload__fetch_error$110 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$478 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__fetch_error$110$next  = \payload__fetch_error$69 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fetch_error$110$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__fetch_badaddr$112$next  = \payload__fetch_badaddr$112 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$480 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__fetch_badaddr$112$next  = \payload__fetch_badaddr$71 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__fetch_badaddr$112$next  = 30'h00000000;
    endcase
  end
  always @* begin
    \payload__illegal$114$next  = \payload__illegal$114 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$482 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__illegal$114$next  = payload__illegal;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__illegal$114$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__loadstore_misaligned$115$next  = \payload__loadstore_misaligned$115 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$484 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__loadstore_misaligned$115$next  = data_sel_x_misaligned;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__loadstore_misaligned$115$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__ecall$117$next  = \payload__ecall$117 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$486 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__ecall$117$next  = payload__ecall;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__ecall$117$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__ebreak$119$next  = \payload__ebreak$119 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$488 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__ebreak$119$next  = payload__ebreak;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__ebreak$119$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__rd$121$next  = \payload__rd$121 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$490 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__rd$121$next  = payload__rd;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rd$121$next  = 5'h00;
    endcase
  end
  always @* begin
    \payload__rd_we$123$next  = \payload__rd_we$123 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$492 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__rd_we$123$next  = payload__rd_we;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rd_we$123$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__bypass_m$125$next  = \payload__bypass_m$125 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$494 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__bypass_m$125$next  = \$496 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__bypass_m$125$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__funct3$127$next  = \payload__funct3$127 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$498 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__funct3$127$next  = payload__funct3;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__funct3$127$next  = 3'h0;
    endcase
  end
  always @* begin
    \payload__load$132$next  = \payload__load$132 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$500 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__load$132$next  = payload__load;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__load$132$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__store$134$next  = \payload__store$134 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$502 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__store$134$next  = payload__store;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__store$134$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__store_data$135$next  = \payload__store_data$135 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$504 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__store_data$135$next  = loadstore_x_store_data;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__store_data$135$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__compare$137$next  = \payload__compare$137 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$506 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__compare$137$next  = payload__compare;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__compare$137$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__shift$130$next  = \payload__shift$130 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$508 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__shift$130$next  = payload__shift;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__shift$130$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__mret$153$next  = \payload__mret$153 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$510 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__mret$153$next  = payload__mret;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__mret$153$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__condition_met$142$next  = \payload__condition_met$142 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$512 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__condition_met$142$next  = compare_condition_met;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__condition_met$142$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__branch_taken$next  = payload__branch_taken;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$514 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__branch_taken$next  = \$518 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__branch_taken$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__branch_target$144$next  = \payload__branch_target$144 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$520 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__branch_target$144$next  = \$524 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__branch_target$144$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__branch_predict_taken$145$next  = \payload__branch_predict_taken$145 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$528 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__branch_predict_taken$145$next  = payload__branch_predict_taken;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__branch_predict_taken$145$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__csr$147$next  = \payload__csr$147 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$530 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__csr$147$next  = payload__csr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr$147$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__csr_adr$149$next  = \payload__csr_adr$149 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$532 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__csr_adr$149$next  = payload__csr_adr;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr_adr$149$next  = 12'h000;
    endcase
  end
  always @* begin
    \payload__csr_we$151$next  = \payload__csr_we$151 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$534 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__csr_we$151$next  = payload__csr_we;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr_we$151$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__csr_result$152$next  = \payload__csr_result$152 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$536 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__csr_result$152$next  = x_csr_result;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__csr_result$152$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__result$128$next  = \payload__result$128 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$538 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__result$128$next  = x_result;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__result$128$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__multiply$139$next  = \payload__multiply$139 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$540 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__multiply$139$next  = payload__multiply;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__multiply$139$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__divide$141$next  = \payload__divide$141 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" *)
    casez (\$542 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:753" */
      1'h1:
          \payload__divide$141$next  = payload__divide;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__divide$141$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__pc$156$next  = \payload__pc$156 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$544 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__pc$156$next  = \payload__pc$105 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__pc$156$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__rd$158$next  = \payload__rd$158 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$546 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__rd$158$next  = \payload__rd$120 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rd$158$next  = 5'h00;
    endcase
  end
  always @* begin
    \payload__load$166$next  = \payload__load$166 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$548 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__load$166$next  = \payload__load$131 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__load$166$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__funct3$162$next  = \payload__funct3$162 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$550 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__funct3$162$next  = \payload__funct3$126 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__funct3$162$next  = 3'h0;
    endcase
  end
  always @* begin
    \payload__load_data$167$next  = \payload__load_data$167 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$552 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__load_data$167$next  = loadstore_m_load_data;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__load_data$167$next  = 32'd0;
    endcase
  end
  always @* begin
    \payload__rd_we$160$next  = \payload__rd_we$160 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$554 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__rd_we$160$next  = \payload__rd_we$122 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__rd_we$160$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__result$164$next  = \payload__result$164 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$556 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__result$164$next  = m_result;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__result$164$next  = 32'd0;
    endcase
  end
  always @* begin
    \m_payload__exception$next  = m_payload__exception;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$558 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \m_payload__exception$next  = a_m_raise;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_payload__exception$next  = 1'h0;
    endcase
  end
  always @* begin
    \payload__multiply$169$next  = \payload__multiply$169 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" *)
    casez (\$560 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/core.py:790" */
      1'h1:
          \payload__multiply$169$next  = \payload__multiply$138 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \payload__multiply$169$next  = 1'h0;
    endcase
  end
  assign \$218  = \$223 ;
  assign \$325  = \$326 ;
  assign \payload__exception$154  = 1'h0;
  assign \ibus__dat_w$175  = 32'd0;
  assign \ibus__sel$176  = 4'h0;
  assign \ibus__we$177  = 1'h0;
  assign \ibus__cti$178  = 3'h0;
  assign \ibus__bte$179  = 2'h0;
  assign \dbus__cti$235  = 3'h0;
  assign \dbus__bte$236  = 2'h0;
  assign predict_d_rs1_re = decoder_rs1_re;
  assign predict_d_pc = \payload__pc$60 ;
  assign predict_d_offset = decoder_immediate;
  assign predict_d_jump = decoder_jump;
  assign predict_d_branch = decoder_branch;
  assign gprf_w_data = w_result;
  assign gprf_w_addr = \payload__rd$157 ;
  assign gprf_w_en = \$362 ;
  assign csrf_port__data = payload__csr_result;
  assign \csrf_port__addr$54  = \$356 ;
  assign \csrf_port__en$53  = \$354 ;
  assign d_m_lock = \$323 ;
  assign d_x_lock = \$309 ;
  assign m_raw_csr = \$295 ;
  assign x_raw_csr = \$289 ;
  assign w_raw_rs2 = \$283 ;
  assign m_raw_rs2 = \$275 ;
  assign x_raw_rs2 = \$267 ;
  assign w_raw_rs1 = \$259 ;
  assign m_raw_rs1 = \$251 ;
  assign x_raw_rs1 = \$243 ;
  assign loadstore_dbus__err = dbus__err;
  assign dbus__bte = 2'h0;
  assign dbus__cti = 3'h0;
  assign dbus__we = loadstore_dbus__we;
  assign loadstore_dbus__ack = dbus__ack;
  assign dbus__stb = loadstore_dbus__stb;
  assign dbus__cyc = loadstore_dbus__cyc;
  assign dbus__sel = loadstore_dbus__sel;
  assign loadstore_dbus__dat_r = dbus__dat_r;
  assign dbus__dat_w = loadstore_dbus__dat_w;
  assign dbus__adr = loadstore_dbus__adr;
  assign loadstore_m_valid = \a_valid$4 ;
  assign loadstore_m_stall = \m_stall$22 ;
  assign loadstore_x_valid = \a_valid$3 ;
  assign loadstore_x_stall = \x_stall$18 ;
  assign loadstore_x_store_data = data_sel_x_store_data;
  assign loadstore_x_store = payload__store;
  assign loadstore_x_load = payload__load;
  assign loadstore_x_mask = data_sel_x_mask;
  assign loadstore_x_addr = adder_result;
  assign data_sel_w_load_data = payload__load_data;
  assign data_sel_w_funct3 = \payload__funct3$161 ;
  assign data_sel_w_offset = \payload__result$163 [1:0];
  assign data_sel_x_store_operand = payload__src2;
  assign data_sel_x_funct3 = payload__funct3;
  assign data_sel_x_offset = adder_result[1:0];
  assign exception_m_ebreak = \payload__ebreak$118 ;
  assign exception_m_valid = \a_valid$4 ;
  assign exception_m_stall = m_stall;
  assign exception_m_mret = a_payload__mret;
  assign exception_m_result = payload__result;
  assign exception_m_instruction = \payload__instruction$107 ;
  assign exception_m_pc = \payload__pc$105 ;
  assign exception_m_ecall = \payload__ecall$116 ;
  assign exception_m_illegal = \payload__illegal$113 ;
  assign exception_m_branch_target = \payload__branch_target$143 ;
  assign exception_m_loadstore_badaddr = loadstore_m_badaddr;
  assign exception_m_store_error = loadstore_m_store_error;
  assign exception_m_store_misaligned = \$233 ;
  assign exception_m_load_error = loadstore_m_load_error;
  assign exception_m_load_misaligned = \$231 ;
  assign exception_m_fetch_badaddr = \payload__fetch_badaddr$111 ;
  assign exception_m_fetch_error = \payload__fetch_error$109 ;
  assign exception_m_fetch_misaligned = \$229 ;
  assign exception_software_interrupt = software_interrupt;
  assign exception_timer_interrupt = timer_interrupt;
  assign exception_external_interrupt = external_interrupt;
  assign compare_carry = adder_carry;
  assign compare_overflow = adder_overflow;
  assign compare_negative = adder_result[31];
  assign compare_zero = \$225 ;
  assign compare_op = \$223 [2:0];
  assign shifter_x_stall = \x_stall$18 ;
  assign shifter_x_src1 = payload__src1;
  assign shifter_x_shamt = payload__src2[4:0];
  assign shifter_x_sext = payload__sext;
  assign shifter_x_direction = payload__direction;
  assign divider_x_stall = \x_stall$18 ;
  assign divider_x_valid = x_valid;
  assign divider_x_src2 = payload__src2;
  assign divider_x_src1 = payload__src1;
  assign divider_x_op = payload__funct3;
  assign multiplier_m_stall = \m_stall$22 ;
  assign multiplier_x_stall = \x_stall$18 ;
  assign multiplier_x_src2 = payload__src2;
  assign multiplier_x_src1 = payload__src1;
  assign multiplier_x_op = payload__funct3;
  assign adder_src2 = \$216 ;
  assign adder_src1 = payload__src1;
  assign adder_sub = \$214 ;
  assign logic_src2 = payload__src2;
  assign logic_src1 = \$208 ;
  assign logic_op = \$192 ;
  assign csrf_port__en = \$188 ;
  assign decoder_instruction = payload__instruction;
  assign fetch_ibus__err = ibus__err;
  assign ibus__bte = 2'h0;
  assign ibus__cti = 3'h0;
  assign ibus__we = 1'h0;
  assign fetch_ibus__ack = ibus__ack;
  assign ibus__stb = fetch_ibus__stb;
  assign ibus__cyc = fetch_ibus__cyc;
  assign ibus__sel = 4'h0;
  assign fetch_ibus__dat_r = ibus__dat_r;
  assign ibus__dat_w = 32'd0;
  assign ibus__adr = fetch_ibus__adr;
  assign fetch_f_valid = \f_valid$10 ;
  assign fetch_f_stall = \f_stall$9 ;
  assign fetch_a_valid = \a_valid$1 ;
  assign fetch_a_stall = \a_stall$5 ;
  assign fetch_a_pc = pc_sel_a_pc;
  assign pc_sel_mepc_r_base = \exception_r__base$25 ;
  assign pc_sel_mtvec_r_base = exception_r__base;
  assign pc_sel_m_valid = \a_valid$4 ;
  assign pc_sel_m_mret = a_payload__mret;
  assign pc_sel_m_exception = a_m_raise;
  assign pc_sel_m_branch_target = \payload__branch_target$143 ;
  assign pc_sel_m_branch_taken = a_payload__branch_taken;
  assign pc_sel_m_branch_predict_taken = a_payload__branch_predict_taken;
  assign pc_sel_x_valid = \a_valid$3 ;
  assign pc_sel_x_fence_i = a_payload__fence_i;
  assign pc_sel_x_pc = \payload__pc$65 ;
  assign pc_sel_d_valid = \a_valid$2 ;
  assign pc_sel_d_branch_target = predict_d_branch_target;
  assign pc_sel_d_branch_predict_taken = \$173 ;
  assign pc_sel_d_pc = \payload__pc$60 ;
  assign pc_sel_f_pc = payload__pc[31:0];
  assign \a_valid$1  = 1'h1;
  assign \payload__exception$170  = m_payload__exception;
  assign \payload__multiply$168  = \payload__multiply$169 ;
  assign payload__load_data = \payload__load_data$167 ;
  assign \payload__load$165  = \payload__load$166 ;
  assign \payload__result$163  = \payload__result$164 ;
  assign \payload__funct3$161  = \payload__funct3$162 ;
  assign \payload__rd_we$159  = \payload__rd_we$160 ;
  assign \payload__rd$157  = \payload__rd$158 ;
  assign \payload__pc$155  = \payload__pc$156 ;
  assign w_kill = \m_kill$21 ;
  assign \m_stall$20  = w_stall;
  assign w_valid = \m_valid$19 ;
  assign payload__exception = 1'h0;
  assign a_payload__mret = \payload__mret$153 ;
  assign payload__csr_result = \payload__csr_result$152 ;
  assign \payload__csr_we$150  = \payload__csr_we$151 ;
  assign \payload__csr_adr$148  = \payload__csr_adr$149 ;
  assign \payload__csr$146  = \payload__csr$147 ;
  assign a_payload__branch_predict_taken = \payload__branch_predict_taken$145 ;
  assign a_payload__branch_taken = payload__branch_taken;
  assign \payload__branch_target$143  = \payload__branch_target$144 ;
  assign payload__condition_met = \payload__condition_met$142 ;
  assign \payload__divide$140  = \payload__divide$141 ;
  assign \payload__multiply$138  = \payload__multiply$139 ;
  assign \payload__compare$136  = \payload__compare$137 ;
  assign payload__store_data = \payload__store_data$135 ;
  assign \payload__store$133  = \payload__store$134 ;
  assign \payload__load$131  = \payload__load$132 ;
  assign \payload__shift$129  = \payload__shift$130 ;
  assign payload__result = \payload__result$128 ;
  assign \payload__funct3$126  = \payload__funct3$127 ;
  assign \payload__bypass_m$124  = \payload__bypass_m$125 ;
  assign \payload__rd_we$122  = \payload__rd_we$123 ;
  assign \payload__rd$120  = \payload__rd$121 ;
  assign \payload__ebreak$118  = \payload__ebreak$119 ;
  assign \payload__ecall$116  = \payload__ecall$117 ;
  assign payload__loadstore_misaligned = \payload__loadstore_misaligned$115 ;
  assign \payload__illegal$113  = \payload__illegal$114 ;
  assign \payload__fetch_badaddr$111  = \payload__fetch_badaddr$112 ;
  assign \payload__fetch_error$109  = \payload__fetch_error$110 ;
  assign \payload__instruction$107  = \payload__instruction$108 ;
  assign \payload__pc$105  = \payload__pc$106 ;
  assign m_kill = \x_kill$17 ;
  assign \x_stall$16  = m_stall;
  assign m_valid = \x_valid$15 ;
  assign payload__mret = \payload__mret$104 ;
  assign payload__ebreak = \payload__ebreak$103 ;
  assign payload__ecall = \payload__ecall$102 ;
  assign payload__csr_we = \payload__csr_we$101 ;
  assign payload__csr_adr = \payload__csr_adr$100 ;
  assign payload__csr = \payload__csr$99 ;
  assign a_payload__fence_i = payload__fence_i;
  assign payload__branch_predict_taken = \payload__branch_predict_taken$98 ;
  assign payload__branch_target = \payload__branch_target$97 ;
  assign payload__branch = \payload__branch$96 ;
  assign payload__compare = \payload__compare$95 ;
  assign payload__jump = \payload__jump$94 ;
  assign payload__sext = \payload__sext$93 ;
  assign payload__direction = \payload__direction$92 ;
  assign payload__shift = \payload__shift$91 ;
  assign payload__divide = \payload__divide$90 ;
  assign payload__multiply = \payload__multiply$89 ;
  assign payload__logic = \payload__logic$88 ;
  assign payload__adder_sub = \payload__adder_sub$87 ;
  assign payload__adder = \payload__adder$86 ;
  assign payload__store = \payload__store$85 ;
  assign payload__load = \payload__load$84 ;
  assign payload__funct3 = \payload__funct3$83 ;
  assign payload__bypass_m = \payload__bypass_m$82 ;
  assign payload__bypass_x = \payload__bypass_x$81 ;
  assign payload__immediate = \payload__immediate$80 ;
  assign payload__src2 = \payload__src2$79 ;
  assign payload__src1 = \payload__src1$78 ;
  assign payload__rs1_re = \payload__rs1_re$77 ;
  assign payload__rd_we = \payload__rd_we$76 ;
  assign payload__rs1 = \payload__rs1$75 ;
  assign payload__rd = \payload__rd$74 ;
  assign payload__illegal = \payload__illegal$73 ;
  assign \payload__fetch_badaddr$71  = \payload__fetch_badaddr$72 ;
  assign \payload__fetch_error$69  = \payload__fetch_error$70 ;
  assign \payload__instruction$67  = \payload__instruction$68 ;
  assign \payload__pc$65  = \payload__pc$66 ;
  assign x_kill = \d_kill$13 ;
  assign \d_stall$12  = x_stall;
  assign x_valid = \d_valid$11 ;
  assign payload__fetch_badaddr = \payload__fetch_badaddr$64 ;
  assign payload__fetch_error = \payload__fetch_error$63 ;
  assign payload__instruction = \payload__instruction$62 ;
  assign \payload__pc$60  = \payload__pc$61 ;
  assign d_kill = \f_kill$8 ;
  assign \f_stall$7  = d_stall;
  assign d_valid = \f_valid$6 ;
  assign payload__pc = \payload__pc$59 ;
  assign f_kill = a_kill;
  assign a_stall = f_stall;
  assign f_valid = a_valid;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.multiplier" *)
module multiplier(x_src1, x_src2, x_stall, m_stall, w_result, rst, clk, x_op);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:29" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:38" *)
  wire \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:39" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:48" *)
  wire [65:0] \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:51" *)
  wire \$23 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:52" *)
  wire [33:0] \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ast.py:230" *)
  wire [33:0] \$26 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:52" *)
  wire [33:0] \$28 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:30" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:30" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:30" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:31" *)
  wire \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:42" *)
  reg m_low = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:42" *)
  reg \m_low$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:43" *)
  reg [65:0] m_prod = 66'h00000000000000000;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:43" *)
  reg [65:0] \m_prod$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:15" *)
  input m_stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:17" *)
  output [31:0] w_result;
  reg [31:0] w_result = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:17" *)
  reg [31:0] \w_result$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:24" *)
  wire x_low;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:11" *)
  input [2:0] x_op;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:12" *)
  input [31:0] x_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:34" *)
  wire [32:0] \x_src1$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:25" *)
  wire x_src1_signed;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:13" *)
  input [31:0] x_src2;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:35" *)
  wire [32:0] \x_src2$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:26" *)
  wire x_src2_signed;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:14" *)
  input x_stall;
  assign \$9  = x_op == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:31" *) 1'h1;
  assign \$12  = x_src1_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:38" *) x_src1[31];
  assign \$15  = x_src2_signed & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:39" *) x_src2[31];
  assign \$17  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" *) x_stall;
  assign \$1  = x_op == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:29" *) 1'h0;
  assign \$19  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" *) x_stall;
  assign \$21  = $signed(\x_src1$11 ) * (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:48" *) $signed(\x_src2$14 );
  assign \$23  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:51" *) m_stall;
  assign \$26  = + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ast.py:230" *) m_prod[31:0];
  assign \$28  = m_low ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:52" *) \$26  : m_prod[65:32];
  assign \$3  = x_op == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:30" *) 1'h1;
  assign \$5  = x_op == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:30" *) 2'h2;
  assign \$7  = \$3  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:30" *) \$5 ;
  always @(posedge clk)
      w_result <= \w_result$next ;
  always @(posedge clk)
      m_prod <= \m_prod$next ;
  always @(posedge clk)
      m_low <= \m_low$next ;
  always @* begin
    \m_low$next  = m_low;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" *)
    casez (\$17 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" */
      1'h1:
          \m_low$next  = x_low;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_low$next  = 1'h0;
    endcase
  end
  always @* begin
    \m_prod$next  = m_prod;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" *)
    casez (\$19 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:45" */
      1'h1:
          \m_prod$next  = \$21 ;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_prod$next  = 66'h00000000000000000;
    endcase
  end
  always @* begin
    \w_result$next  = w_result;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:51" *)
    casez (\$23 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/multiplier.py:51" */
      1'h1:
          \w_result$next  = \$25 [31:0];
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \w_result$next  = 32'd0;
    endcase
  end
  assign \$25  = \$28 ;
  assign \x_src2$14  = { \$15 , x_src2 };
  assign \x_src1$11  = { \$12 , x_src1 };
  assign x_src2_signed = \$9 ;
  assign x_src1_signed = \$7 ;
  assign x_low = \$1 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.pc_sel" *)
module pc_sel(d_pc, d_branch_predict_taken, d_branch_target, d_valid, x_pc, x_fence_i, x_valid, m_branch_predict_taken, m_branch_taken, m_branch_target, m_exception, m_mret, m_valid, mtvec_r_base, mepc_r_base, a_pc, f_pc);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:35" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" *)
  wire \$11 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" *)
  wire \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:43" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:45" *)
  wire \$19 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:36" *)
  wire [32:0] \$21 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:36" *)
  wire [32:0] \$22 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:38" *)
  wire [32:0] \$24 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:38" *)
  wire [32:0] \$25 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:48" *)
  wire [32:0] \$27 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:48" *)
  wire [32:0] \$28 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:37" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" *)
  wire \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" *)
  wire \$9 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:30" *)
  output [31:0] a_pc;
  reg [31:0] a_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:15" *)
  input d_branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:16" *)
  input [31:0] d_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:14" *)
  input [31:0] d_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:17" *)
  input d_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:13" *)
  input [31:0] f_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:21" *)
  input m_branch_predict_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:22" *)
  input m_branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:23" *)
  input [31:0] m_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:24" *)
  input m_exception;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:25" *)
  input m_mret;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:26" *)
  input m_valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:28" *)
  input [29:0] mepc_r_base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:27" *)
  input [29:0] mtvec_r_base;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:19" *)
  input x_fence_i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:18" *)
  input [31:0] x_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:20" *)
  input x_valid;
  assign \$9  = \$7  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" *) m_valid;
  assign \$11  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" *) m_branch_predict_taken;
  assign \$13  = \$11  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" *) m_branch_taken;
  assign \$15  = \$13  & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" *) m_valid;
  assign \$17  = x_fence_i & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:43" *) x_valid;
  assign \$1  = m_exception & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:35" *) m_valid;
  assign \$19  = d_branch_predict_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:45" *) d_valid;
  assign \$22  = mtvec_r_base <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:36" *) 2'h2;
  assign \$25  = mepc_r_base <<< (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:38" *) 2'h2;
  assign \$28  = f_pc + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:48" *) 3'h4;
  assign \$3  = m_mret & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:37" *) m_valid;
  assign \$5  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" *) m_branch_taken;
  assign \$7  = m_branch_predict_taken & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" *) \$5 ;
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:35" *)
    casez ({ \$19 , \$17 , \$15 , \$9 , \$3 , \$1  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:35" */
      6'b?????1:
          a_pc = \$21 [31:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:37" */
      6'b????1?:
          a_pc = \$24 [31:0];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:39" */
      6'b???1??:
          a_pc = x_pc;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:41" */
      6'b??1???:
          a_pc = m_branch_target;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:43" */
      6'b?1????:
          a_pc = d_pc;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:45" */
      6'b1?????:
          a_pc = d_branch_target;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/fetch.py:47" */
      default:
          a_pc = \$27 [31:0];
    endcase
  end
  assign \$21  = \$22 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.predict" *)
module predict(d_fetch_misaligned, d_branch_target, d_branch, d_jump, d_offset, d_pc, d_rs1_re, d_branch_taken);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:29" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:29" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:32" *)
  wire [33:0] \$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:32" *)
  wire [33:0] \$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:33" *)
  wire \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:9" *)
  input d_branch;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:15" *)
  output d_branch_taken;
  reg d_branch_taken;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:16" *)
  output [31:0] d_branch_target;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:17" *)
  output d_fetch_misaligned;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:10" *)
  input d_jump;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:11" *)
  input [31:0] d_offset;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:12" *)
  input [31:0] d_pc;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:13" *)
  input d_rs1_re;
  assign \$1  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:29" *) d_rs1_re;
  assign \$3  = d_jump & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:29" *) \$1 ;
  assign \$6  = $signed(d_pc) + (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:32" *) $signed(d_offset);
  assign \$8  = | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:33" *) d_branch_target[1:0];
  always @* begin
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:22" *)
    casez (d_branch)
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:22" */
      1'h1:
          d_branch_taken = d_offset[31];
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/predict.py:26" */
      default:
          d_branch_taken = \$3 ;
    endcase
  end
  assign \$5  = \$6 ;
  assign d_fetch_misaligned = \$8 ;
  assign d_branch_target = \$6 [31:0];
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.shifter" *)
module shifter(x_sext, x_shamt, x_src1, x_stall, m_result, rst, clk, x_direction);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:27" *)
  wire [31:0] \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" *)
  wire \$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:34" *)
  wire [63:0] \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:34" *)
  wire [63:0] \$13 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:37" *)
  wire [31:0] \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:28" *)
  wire \$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:28" *)
  wire \$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" *)
  wire \$7 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:22" *)
  reg m_direction = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:22" *)
  reg \m_direction$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:15" *)
  output [31:0] m_result;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:23" *)
  reg [31:0] \m_result$9  = 32'd0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:23" *)
  reg [31:0] \m_result$9$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:9" *)
  input x_direction;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:21" *)
  wire x_filler;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:20" *)
  wire [31:0] x_operand;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:10" *)
  input x_sext;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:11" *)
  input [4:0] x_shamt;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:12" *)
  input [31:0] x_src1;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:13" *)
  input x_stall;
  assign \$10  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" *) x_stall;
  assign \$13  = { x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_operand } >>> (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:34" *) x_shamt;
  assign \$15  = m_direction ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:37" *) \m_result$9  : { \m_result$9 [0], \m_result$9 [1], \m_result$9 [2], \m_result$9 [3], \m_result$9 [4], \m_result$9 [5], \m_result$9 [6], \m_result$9 [7], \m_result$9 [8], \m_result$9 [9], \m_result$9 [10], \m_result$9 [11], \m_result$9 [12], \m_result$9 [13], \m_result$9 [14], \m_result$9 [15], \m_result$9 [16], \m_result$9 [17], \m_result$9 [18], \m_result$9 [19], \m_result$9 [20], \m_result$9 [21], \m_result$9 [22], \m_result$9 [23], \m_result$9 [24], \m_result$9 [25], \m_result$9 [26], \m_result$9 [27], \m_result$9 [28], \m_result$9 [29], \m_result$9 [30], \m_result$9 [31] };
  assign \$1  = x_direction ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:27" *) x_src1 : { x_src1[0], x_src1[1], x_src1[2], x_src1[3], x_src1[4], x_src1[5], x_src1[6], x_src1[7], x_src1[8], x_src1[9], x_src1[10], x_src1[11], x_src1[12], x_src1[13], x_src1[14], x_src1[15], x_src1[16], x_src1[17], x_src1[18], x_src1[19], x_src1[20], x_src1[21], x_src1[22], x_src1[23], x_src1[24], x_src1[25], x_src1[26], x_src1[27], x_src1[28], x_src1[29], x_src1[30], x_src1[31] };
  assign \$4  = x_direction & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:28" *) x_sext;
  assign \$3  = \$4  ? (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:28" *) x_src1[31] : 1'h0;
  assign \$7  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" *) x_stall;
  always @(posedge clk)
      \m_result$9  <= \m_result$9$next ;
  always @(posedge clk)
      m_direction <= \m_direction$next ;
  always @* begin
    \m_direction$next  = m_direction;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" *)
    casez (\$7 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" */
      1'h1:
          \m_direction$next  = x_direction;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_direction$next  = 1'h0;
    endcase
  end
  always @* begin
    \m_result$9$next  = \m_result$9 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" *)
    casez (\$10 )
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/units/shifter.py:31" */
      1'h1:
          \m_result$9$next  = \$12 [31:0];
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \m_result$9$next  = 32'd0;
    endcase
  end
  assign \$12  = \$13 ;
  assign m_result = \$15 ;
  assign x_filler = \$3 ;
  assign x_operand = \$1 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.exception.trap_pe" *)
module trap_pe(n, o, i);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:84" *)
  wire \$1 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:75" *)
  input [15:0] i;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:77" *)
  output n;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:76" *)
  output [3:0] o;
  reg [3:0] o;
  assign \$1  = i == (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:84" *) 1'h0;
  always @* begin
    o = 4'h0;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[15])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hf;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[14])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'he;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[13])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hd;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[12])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hc;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[11])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'hb;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[10])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'ha;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[9])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h9;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[8])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h8;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[7])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h7;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[6])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h6;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[5])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h5;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[4])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h4;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[3])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h3;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[2])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h2;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[1])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h1;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" *)
    casez (i[0])
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/lib/coding.py:82" */
      1'h1:
          o = 4'h0;
    endcase
  end
  assign n = \$1 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.w" *)
module w(stall, kill, \valid$1 , valid);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$4 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  wire \stall$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  output \valid$1 ;
  assign \$2  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) kill;
  assign \$4  = valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) \$2 ;
  assign \stall$6  = 1'h0;
  assign stall = \stall$6 ;
  assign \valid$1  = \$4 ;
endmodule

(* generator = "nMigen" *)
(* \nmigen.hierarchy  = "minerva_cpu.x" *)
module x(stall, kill, \valid$1 , \stall$2 , \kill$3 , \valid$4 , \stall$5 , rst, clk, valid);
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
  wire \$10 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$12 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *)
  wire \$15 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *)
  wire \$17 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$6 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *)
  wire \$8 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input clk;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input kill;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:58" *)
  wire \kill$14 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \kill$3 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/ir.py:538" *)
  input rst;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output stall;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input \stall$2 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:59" *)
  output \stall$5 ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  input valid;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  output \valid$1 ;
  reg \valid$1  = 1'h0;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:47" *)
  reg \valid$1$next ;
  (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:60" *)
  output \valid$4 ;
  assign \$10  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *) \stall$5 ;
  assign \$12  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \stall$2 ;
  assign \$15  = \$12  | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" *) \kill$14 ;
  assign \$17  = 1'h0 | (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:98" *) \stall$2 ;
  assign \$6  = ~ (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) kill;
  assign \$8  = valid & (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:83" *) \$6 ;
  always @(posedge clk)
      \valid$1  <= \valid$1$next ;
  always @* begin
    \valid$1$next  = \valid$1 ;
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" *)
    casez ({ \$15 , \$10  })
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:88" */
      2'b?1:
          \valid$1$next  = \valid$4 ;
      /* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/minerva/verilog/minerva/stage.py:90" */
      2'b1?:
          \valid$1$next  = 1'h0;
    endcase
    (* src = "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/nmigen/nmigen/hdl/xfrm.py:528" *)
    casez (rst)
      1'h1:
          \valid$1$next  = 1'h0;
    endcase
  end
  assign \stall$5  = \$17 ;
  assign \kill$14  = 1'h0;
  assign \kill$3  = \kill$14 ;
  assign stall = \stall$5 ;
  assign \valid$4  = \$8 ;
endmodule

