// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "07/22/2023 15:15:55"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Uniciclo (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clock,
	clock2,
	reset,
	PC,
	Instr,
	regin,
	regout,
	regt0,
	regt2,
	regs0,
	regs1);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clock;
input 	clock2;
input 	reset;
output 	[31:0] PC;
output 	[31:0] Instr;
input 	[4:0] regin;
output 	[31:0] regout;
output 	[31:0] regt0;
output 	[31:0] regt2;
output 	[31:0] regs0;
output 	[31:0] regs1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \clock~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \clock2~input_o ;
wire \ImmGen0|Selector8~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ;
wire \ImmGen0|Decoder0~1_combout ;
wire \ImmGen0|Selector0~2_combout ;
wire \ImmGen0|Selector0~3_combout ;
wire \ImmGen0|Selector11~2_combout ;
wire \ImmGen0|Selector9~1_combout ;
wire \ImmGen0|Selector10~1_combout ;
wire \ImmGen0|Selector11~3_combout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \reset~input_o ;
wire \Add0~33_sumout ;
wire \Add0~29_sumout ;
wire \Add0~25_sumout ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \ImmGen0|WideOr0~0_combout ;
wire \ImmGen0|WideOr0~1_combout ;
wire \Add0~13_sumout ;
wire \ImmGen0|Decoder0~0_combout ;
wire \ImmGen0|Selector11~0_combout ;
wire \ImmGen0|Selector11~1_combout ;
wire \Add0~9_sumout ;
wire \ImmGen0|Decoder0~4_combout ;
wire \ImmGen0|oImm[31]~0_combout ;
wire \Ctrl0|WideOr1~1_combout ;
wire \Ctrl0|WideOr1~0_combout ;
wire \ImmGen0|Decoder0~2_combout ;
wire \ALUControl|Equal0~0_combout ;
wire \ALUControl|Equal0~1_combout ;
wire \ImmGen0|Decoder0~3_combout ;
wire \ALUControl|Mux1~0_combout ;
wire \wCregdata[12]~10_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \Ctrl0|WideOr2~0_combout ;
wire \reg0|Decoder0~1_combout ;
wire \reg0|Decoder0~3_combout ;
wire \reg0|registers[20][0]~q ;
wire \reg0|Decoder0~4_combout ;
wire \reg0|Decoder0~5_combout ;
wire \reg0|registers[24][0]~q ;
wire \reg0|Decoder0~6_combout ;
wire \reg0|registers[28][0]~q ;
wire \reg0|Mux63~0_combout ;
wire \reg0|Decoder0~0_combout ;
wire \reg0|Decoder0~12_combout ;
wire \reg0|registers[18][0]~q ;
wire \reg0|Decoder0~13_combout ;
wire \reg0|Decoder0~14_combout ;
wire \reg0|registers[22][0]~q ;
wire \reg0|Decoder0~15_combout ;
wire \reg0|registers[26][0]~q ;
wire \reg0|Decoder0~16_combout ;
wire \reg0|Decoder0~17_combout ;
wire \reg0|registers[30][0]~q ;
wire \reg0|Mux63~1_combout ;
wire \reg0|Decoder0~7_combout ;
wire \reg0|Decoder0~8_combout ;
wire \reg0|registers[17][0]~q ;
wire \reg0|Decoder0~9_combout ;
wire \reg0|registers[21][0]~q ;
wire \reg0|Decoder0~10_combout ;
wire \reg0|registers[25][0]~q ;
wire \reg0|Decoder0~11_combout ;
wire \reg0|registers[29][0]~q ;
wire \reg0|Mux63~2_combout ;
wire \reg0|Decoder0~18_combout ;
wire \reg0|registers[19][0]~q ;
wire \reg0|Decoder0~19_combout ;
wire \reg0|registers[23][0]~q ;
wire \reg0|Decoder0~20_combout ;
wire \reg0|Decoder0~21_combout ;
wire \reg0|registers[27][0]~q ;
wire \reg0|Decoder0~22_combout ;
wire \reg0|registers[31][0]~q ;
wire \reg0|Mux63~3_combout ;
wire \reg0|Mux63~4_combout ;
wire \reg0|Decoder0~32_combout ;
wire \reg0|Decoder0~37_combout ;
wire \reg0|registers[4][0]~q ;
wire \reg0|Decoder0~39_combout ;
wire \reg0|registers[6][0]~q ;
wire \reg0|Decoder0~23_combout ;
wire \reg0|Decoder0~38_combout ;
wire \reg0|registers[5][0]~q ;
wire \reg0|Decoder0~40_combout ;
wire \reg0|registers[7][0]~q ;
wire \reg0|Mux63~5_combout ;
wire \reg0|Decoder0~29_combout ;
wire \reg0|registers[1][0]~q ;
wire \reg0|Decoder0~30_combout ;
wire \reg0|registers[2][0]~q ;
wire \reg0|Decoder0~31_combout ;
wire \reg0|registers[3][0]~q ;
wire \reg0|Mux63~6_combout ;
wire \reg0|Decoder0~24_combout ;
wire \reg0|registers[8][0]~q ;
wire \reg0|Decoder0~26_combout ;
wire \reg0|registers[10][0]~q ;
wire \reg0|Decoder0~25_combout ;
wire \reg0|registers[9][0]~q ;
wire \reg0|Decoder0~27_combout ;
wire \reg0|Decoder0~28_combout ;
wire \reg0|registers[11][0]~q ;
wire \reg0|Mux63~7_combout ;
wire \reg0|Decoder0~33_combout ;
wire \reg0|registers[12][0]~q ;
wire \reg0|Decoder0~35_combout ;
wire \reg0|registers[14][0]~q ;
wire \reg0|Decoder0~34_combout ;
wire \reg0|registers[13][0]~q ;
wire \reg0|Decoder0~36_combout ;
wire \reg0|registers[15][0]~q ;
wire \reg0|Mux63~8_combout ;
wire \reg0|Mux63~9_combout ;
wire \reg0|Mux63~10_combout ;
wire \ALUControl|ALUCtrl~1_combout ;
wire \ALUControl|Mux0~0_combout ;
wire \ImmGen0|Selector10~0_combout ;
wire \reg0|registers[20][1]~q ;
wire \reg0|registers[24][1]~q ;
wire \reg0|registers[28][1]~q ;
wire \reg0|Mux62~0_combout ;
wire \reg0|registers[18][1]~q ;
wire \reg0|registers[22][1]~q ;
wire \reg0|registers[26][1]~q ;
wire \reg0|registers[30][1]~q ;
wire \reg0|Mux62~1_combout ;
wire \reg0|registers[17][1]~q ;
wire \reg0|registers[21][1]~q ;
wire \reg0|registers[25][1]~q ;
wire \reg0|registers[29][1]~q ;
wire \reg0|Mux62~2_combout ;
wire \reg0|registers[19][1]~q ;
wire \reg0|registers[23][1]~q ;
wire \reg0|registers[27][1]~q ;
wire \reg0|registers[31][1]~q ;
wire \reg0|Mux62~3_combout ;
wire \reg0|Mux62~4_combout ;
wire \reg0|registers[4][1]~q ;
wire \reg0|registers[6][1]~q ;
wire \reg0|registers[5][1]~q ;
wire \reg0|registers[7][1]~q ;
wire \reg0|Mux62~5_combout ;
wire \reg0|registers[1][1]~q ;
wire \reg0|registers[2][1]~q ;
wire \reg0|registers[3][1]~q ;
wire \reg0|Mux62~6_combout ;
wire \reg0|registers[8][1]~q ;
wire \reg0|registers[10][1]~q ;
wire \reg0|registers[9][1]~q ;
wire \reg0|registers[11][1]~q ;
wire \reg0|Mux62~7_combout ;
wire \reg0|registers[12][1]~q ;
wire \reg0|registers[14][1]~q ;
wire \reg0|registers[13][1]~q ;
wire \reg0|registers[15][1]~q ;
wire \reg0|Mux62~8_combout ;
wire \reg0|Mux62~9_combout ;
wire \reg0|Mux62~10_combout ;
wire \ImmGen0|Selector9~0_combout ;
wire \reg0|registers[4][2]~q ;
wire \reg0|registers[6][2]~q ;
wire \reg0|registers[5][2]~q ;
wire \reg0|registers[7][2]~q ;
wire \reg0|Mux61~5_combout ;
wire \reg0|registers[1][2]~q ;
wire \reg0|registers[2][2]~0_combout ;
wire \reg0|registers[2][2]~q ;
wire \reg0|registers[3][2]~q ;
wire \reg0|Mux61~6_combout ;
wire \reg0|registers[8][2]~q ;
wire \reg0|registers[10][2]~q ;
wire \reg0|registers[9][2]~q ;
wire \reg0|registers[11][2]~q ;
wire \reg0|Mux61~7_combout ;
wire \reg0|registers[12][2]~q ;
wire \reg0|registers[14][2]~q ;
wire \reg0|registers[13][2]~q ;
wire \reg0|registers[15][2]~q ;
wire \reg0|Mux61~8_combout ;
wire \reg0|Mux61~9_combout ;
wire \reg0|Mux61~10_combout ;
wire \ALU0|Mux22~0_combout ;
wire \ImmGen0|oImm[3]~6_combout ;
wire \reg0|registers[20][3]~q ;
wire \reg0|registers[24][3]~q ;
wire \reg0|registers[28][3]~q ;
wire \reg0|Mux60~0_combout ;
wire \reg0|registers[18][3]~q ;
wire \reg0|registers[22][3]~q ;
wire \reg0|registers[26][3]~q ;
wire \reg0|registers[30][3]~q ;
wire \reg0|Mux60~1_combout ;
wire \reg0|registers[17][3]~q ;
wire \reg0|registers[21][3]~q ;
wire \reg0|registers[25][3]~q ;
wire \reg0|registers[29][3]~q ;
wire \reg0|Mux60~2_combout ;
wire \reg0|registers[19][3]~q ;
wire \reg0|registers[23][3]~q ;
wire \reg0|registers[27][3]~q ;
wire \reg0|registers[31][3]~q ;
wire \reg0|Mux60~3_combout ;
wire \reg0|Mux60~4_combout ;
wire \reg0|registers[4][3]~q ;
wire \reg0|registers[6][3]~q ;
wire \reg0|registers[5][3]~q ;
wire \reg0|registers[7][3]~q ;
wire \reg0|Mux60~5_combout ;
wire \reg0|registers[1][3]~q ;
wire \reg0|registers[2][3]~1_combout ;
wire \reg0|registers[2][3]~q ;
wire \reg0|registers[3][3]~q ;
wire \reg0|Mux60~6_combout ;
wire \reg0|registers[8][3]~q ;
wire \reg0|registers[10][3]~q ;
wire \reg0|registers[9][3]~q ;
wire \reg0|registers[11][3]~q ;
wire \reg0|Mux60~7_combout ;
wire \reg0|registers[12][3]~q ;
wire \reg0|registers[14][3]~q ;
wire \reg0|registers[13][3]~q ;
wire \reg0|registers[15][3]~q ;
wire \reg0|Mux60~8_combout ;
wire \reg0|Mux60~9_combout ;
wire \reg0|Mux60~10_combout ;
wire \ImmGen0|oImm[4]~4_combout ;
wire \reg0|registers[4][4]~q ;
wire \reg0|registers[6][4]~q ;
wire \reg0|registers[5][4]~q ;
wire \reg0|registers[7][4]~q ;
wire \reg0|Mux59~5_combout ;
wire \reg0|registers[1][4]~q ;
wire \reg0|registers[2][4]~2_combout ;
wire \reg0|registers[2][4]~q ;
wire \reg0|registers[3][4]~q ;
wire \reg0|Mux59~6_combout ;
wire \reg0|registers[8][4]~q ;
wire \reg0|registers[10][4]~q ;
wire \reg0|registers[9][4]~q ;
wire \reg0|registers[11][4]~q ;
wire \reg0|Mux59~7_combout ;
wire \reg0|registers[12][4]~q ;
wire \reg0|registers[14][4]~q ;
wire \reg0|registers[13][4]~q ;
wire \reg0|registers[15][4]~q ;
wire \reg0|Mux59~8_combout ;
wire \reg0|Mux59~9_combout ;
wire \reg0|Mux59~10_combout ;
wire \ImmGen0|oImm[5]~5_combout ;
wire \reg0|registers[4][5]~q ;
wire \reg0|registers[6][5]~q ;
wire \reg0|registers[5][5]~q ;
wire \reg0|registers[7][5]~q ;
wire \reg0|Mux58~5_combout ;
wire \reg0|registers[1][5]~q ;
wire \reg0|registers[2][5]~3_combout ;
wire \reg0|registers[2][5]~q ;
wire \reg0|registers[3][5]~q ;
wire \reg0|Mux58~6_combout ;
wire \reg0|registers[8][5]~q ;
wire \reg0|registers[10][5]~q ;
wire \reg0|registers[9][5]~q ;
wire \reg0|registers[11][5]~q ;
wire \reg0|Mux58~7_combout ;
wire \reg0|registers[12][5]~q ;
wire \reg0|registers[14][5]~q ;
wire \reg0|registers[13][5]~q ;
wire \reg0|registers[15][5]~q ;
wire \reg0|Mux58~8_combout ;
wire \reg0|Mux58~9_combout ;
wire \reg0|Mux58~10_combout ;
wire \ImmGen0|oImm[6]~2_combout ;
wire \reg0|registers[20][6]~q ;
wire \reg0|registers[24][6]~q ;
wire \reg0|registers[28][6]~q ;
wire \reg0|Mux57~0_combout ;
wire \reg0|registers[18][6]~q ;
wire \reg0|registers[22][6]~q ;
wire \reg0|registers[26][6]~q ;
wire \reg0|registers[30][6]~q ;
wire \reg0|Mux57~1_combout ;
wire \reg0|registers[17][6]~q ;
wire \reg0|registers[21][6]~q ;
wire \reg0|registers[25][6]~q ;
wire \reg0|registers[29][6]~q ;
wire \reg0|Mux57~2_combout ;
wire \reg0|registers[19][6]~q ;
wire \reg0|registers[23][6]~q ;
wire \reg0|registers[27][6]~q ;
wire \reg0|registers[31][6]~q ;
wire \reg0|Mux57~3_combout ;
wire \reg0|Mux57~4_combout ;
wire \reg0|registers[4][6]~q ;
wire \reg0|registers[6][6]~q ;
wire \reg0|registers[5][6]~q ;
wire \reg0|registers[7][6]~q ;
wire \reg0|Mux57~5_combout ;
wire \reg0|registers[1][6]~q ;
wire \reg0|registers[2][6]~4_combout ;
wire \reg0|registers[2][6]~q ;
wire \reg0|registers[3][6]~q ;
wire \reg0|Mux57~6_combout ;
wire \reg0|registers[8][6]~q ;
wire \reg0|registers[10][6]~q ;
wire \reg0|registers[9][6]~q ;
wire \reg0|registers[11][6]~q ;
wire \reg0|Mux57~7_combout ;
wire \reg0|registers[12][6]~q ;
wire \reg0|registers[14][6]~q ;
wire \reg0|registers[13][6]~q ;
wire \reg0|registers[15][6]~q ;
wire \reg0|Mux57~8_combout ;
wire \reg0|Mux57~9_combout ;
wire \reg0|Mux57~10_combout ;
wire \ImmGen0|oImm[7]~3_combout ;
wire \reg0|registers[4][7]~q ;
wire \reg0|registers[6][7]~q ;
wire \reg0|registers[5][7]~q ;
wire \reg0|registers[7][7]~q ;
wire \reg0|Mux56~5_combout ;
wire \reg0|registers[1][7]~q ;
wire \reg0|registers[2][7]~5_combout ;
wire \reg0|registers[2][7]~q ;
wire \reg0|registers[3][7]~q ;
wire \reg0|Mux56~6_combout ;
wire \reg0|registers[8][7]~q ;
wire \reg0|registers[10][7]~q ;
wire \reg0|registers[9][7]~q ;
wire \reg0|registers[11][7]~q ;
wire \reg0|Mux56~7_combout ;
wire \reg0|registers[12][7]~q ;
wire \reg0|registers[14][7]~q ;
wire \reg0|registers[13][7]~q ;
wire \reg0|registers[15][7]~q ;
wire \reg0|Mux56~8_combout ;
wire \reg0|Mux56~9_combout ;
wire \reg0|Mux56~10_combout ;
wire \ImmGen0|oImm[8]~1_combout ;
wire \reg0|registers[20][8]~q ;
wire \reg0|registers[24][8]~q ;
wire \reg0|registers[28][8]~q ;
wire \reg0|Mux55~0_combout ;
wire \reg0|registers[18][8]~q ;
wire \reg0|registers[22][8]~q ;
wire \reg0|registers[26][8]~q ;
wire \reg0|registers[30][8]~q ;
wire \reg0|Mux55~1_combout ;
wire \reg0|registers[17][8]~q ;
wire \reg0|registers[21][8]~q ;
wire \reg0|registers[25][8]~q ;
wire \reg0|registers[29][8]~q ;
wire \reg0|Mux55~2_combout ;
wire \reg0|registers[19][8]~q ;
wire \reg0|registers[23][8]~q ;
wire \reg0|registers[27][8]~q ;
wire \reg0|registers[31][8]~q ;
wire \reg0|Mux55~3_combout ;
wire \reg0|Mux55~4_combout ;
wire \reg0|registers[4][8]~q ;
wire \reg0|registers[6][8]~q ;
wire \reg0|registers[5][8]~q ;
wire \reg0|registers[7][8]~q ;
wire \reg0|Mux55~5_combout ;
wire \reg0|registers[1][8]~q ;
wire \reg0|registers[2][8]~6_combout ;
wire \reg0|registers[2][8]~q ;
wire \reg0|registers[3][8]~q ;
wire \reg0|Mux55~6_combout ;
wire \reg0|registers[8][8]~q ;
wire \reg0|registers[10][8]~q ;
wire \reg0|registers[9][8]~q ;
wire \reg0|registers[11][8]~q ;
wire \reg0|Mux55~7_combout ;
wire \reg0|registers[12][8]~q ;
wire \reg0|registers[14][8]~q ;
wire \reg0|registers[13][8]~q ;
wire \reg0|registers[15][8]~q ;
wire \reg0|Mux55~8_combout ;
wire \reg0|Mux55~9_combout ;
wire \reg0|Mux55~10_combout ;
wire \ImmGen0|Selector8~1_combout ;
wire \reg0|registers[4][9]~q ;
wire \reg0|registers[6][9]~q ;
wire \reg0|registers[5][9]~q ;
wire \reg0|registers[7][9]~q ;
wire \reg0|Mux54~5_combout ;
wire \reg0|registers[1][9]~q ;
wire \reg0|registers[2][9]~7_combout ;
wire \reg0|registers[2][9]~q ;
wire \reg0|registers[3][9]~q ;
wire \reg0|Mux54~6_combout ;
wire \reg0|registers[8][9]~q ;
wire \reg0|registers[10][9]~q ;
wire \reg0|registers[9][9]~q ;
wire \reg0|registers[11][9]~q ;
wire \reg0|Mux54~7_combout ;
wire \reg0|registers[12][9]~q ;
wire \reg0|registers[14][9]~q ;
wire \reg0|registers[13][9]~q ;
wire \reg0|registers[15][9]~q ;
wire \reg0|Mux54~8_combout ;
wire \reg0|Mux54~9_combout ;
wire \reg0|Mux54~10_combout ;
wire \ImmGen0|Selector0~5_combout ;
wire \ImmGen0|Selector0~0_combout ;
wire \ImmGen0|Selector2~0_combout ;
wire \ImmGen0|Selector7~0_combout ;
wire \ImmGen0|Selector7~1_combout ;
wire \reg0|registers[20][10]~q ;
wire \reg0|registers[24][10]~q ;
wire \reg0|registers[28][10]~q ;
wire \reg0|Mux21~0_combout ;
wire \reg0|registers[17][10]~q ;
wire \reg0|registers[21][10]~q ;
wire \reg0|registers[25][10]~q ;
wire \reg0|registers[29][10]~q ;
wire \reg0|Mux21~1_combout ;
wire \reg0|registers[18][10]~q ;
wire \reg0|registers[22][10]~q ;
wire \reg0|registers[26][10]~q ;
wire \reg0|registers[30][10]~q ;
wire \reg0|Mux21~2_combout ;
wire \reg0|registers[19][10]~q ;
wire \reg0|registers[23][10]~q ;
wire \reg0|registers[27][10]~q ;
wire \reg0|registers[31][10]~q ;
wire \reg0|Mux21~3_combout ;
wire \reg0|Mux21~4_combout ;
wire \reg0|registers[4][10]~q ;
wire \reg0|registers[5][10]~q ;
wire \reg0|registers[6][10]~q ;
wire \reg0|registers[7][10]~q ;
wire \reg0|Mux21~5_combout ;
wire \reg0|registers[1][10]~q ;
wire \reg0|registers[2][10]~q ;
wire \reg0|registers[3][10]~q ;
wire \reg0|Mux21~6_combout ;
wire \reg0|registers[8][10]~q ;
wire \reg0|registers[9][10]~q ;
wire \reg0|registers[10][10]~q ;
wire \reg0|registers[11][10]~q ;
wire \reg0|Mux21~7_combout ;
wire \reg0|registers[12][10]~q ;
wire \reg0|registers[13][10]~q ;
wire \reg0|registers[14][10]~q ;
wire \reg0|registers[15][10]~q ;
wire \reg0|Mux21~8_combout ;
wire \reg0|Mux21~9_combout ;
wire \reg0|Mux21~10_combout ;
wire \reg0|registers[20][9]~q ;
wire \reg0|registers[24][9]~q ;
wire \reg0|registers[28][9]~q ;
wire \reg0|Mux22~0_combout ;
wire \reg0|registers[17][9]~q ;
wire \reg0|registers[21][9]~q ;
wire \reg0|registers[25][9]~q ;
wire \reg0|registers[29][9]~q ;
wire \reg0|Mux22~1_combout ;
wire \reg0|registers[18][9]~q ;
wire \reg0|registers[22][9]~q ;
wire \reg0|registers[26][9]~q ;
wire \reg0|registers[30][9]~q ;
wire \reg0|Mux22~2_combout ;
wire \reg0|registers[19][9]~q ;
wire \reg0|registers[23][9]~q ;
wire \reg0|registers[27][9]~q ;
wire \reg0|registers[31][9]~q ;
wire \reg0|Mux22~3_combout ;
wire \reg0|Mux22~4_combout ;
wire \reg0|Mux22~5_combout ;
wire \reg0|Mux22~6_combout ;
wire \reg0|Mux22~7_combout ;
wire \reg0|Mux22~8_combout ;
wire \reg0|Mux22~9_combout ;
wire \reg0|Mux22~10_combout ;
wire \reg0|registers[20][7]~q ;
wire \reg0|registers[24][7]~q ;
wire \reg0|registers[28][7]~q ;
wire \reg0|Mux24~0_combout ;
wire \reg0|registers[17][7]~q ;
wire \reg0|registers[21][7]~q ;
wire \reg0|registers[25][7]~q ;
wire \reg0|registers[29][7]~q ;
wire \reg0|Mux24~1_combout ;
wire \reg0|registers[18][7]~q ;
wire \reg0|registers[22][7]~q ;
wire \reg0|registers[26][7]~q ;
wire \reg0|registers[30][7]~q ;
wire \reg0|Mux24~2_combout ;
wire \reg0|registers[19][7]~q ;
wire \reg0|registers[23][7]~q ;
wire \reg0|registers[27][7]~q ;
wire \reg0|registers[31][7]~q ;
wire \reg0|Mux24~3_combout ;
wire \reg0|Mux24~4_combout ;
wire \reg0|Mux24~5_combout ;
wire \reg0|Mux24~6_combout ;
wire \reg0|Mux24~7_combout ;
wire \reg0|Mux24~8_combout ;
wire \reg0|Mux24~9_combout ;
wire \reg0|Mux24~10_combout ;
wire \reg0|registers[20][5]~q ;
wire \reg0|registers[24][5]~q ;
wire \reg0|registers[28][5]~q ;
wire \reg0|Mux26~0_combout ;
wire \reg0|registers[17][5]~q ;
wire \reg0|registers[21][5]~q ;
wire \reg0|registers[25][5]~q ;
wire \reg0|registers[29][5]~q ;
wire \reg0|Mux26~1_combout ;
wire \reg0|registers[18][5]~q ;
wire \reg0|registers[22][5]~q ;
wire \reg0|registers[26][5]~q ;
wire \reg0|registers[30][5]~q ;
wire \reg0|Mux26~2_combout ;
wire \reg0|registers[19][5]~q ;
wire \reg0|registers[23][5]~q ;
wire \reg0|registers[27][5]~q ;
wire \reg0|registers[31][5]~q ;
wire \reg0|Mux26~3_combout ;
wire \reg0|Mux26~4_combout ;
wire \reg0|Mux26~5_combout ;
wire \reg0|Mux26~6_combout ;
wire \reg0|Mux26~7_combout ;
wire \reg0|Mux26~8_combout ;
wire \reg0|Mux26~9_combout ;
wire \reg0|Mux26~10_combout ;
wire \reg0|registers[20][4]~q ;
wire \reg0|registers[24][4]~q ;
wire \reg0|registers[28][4]~q ;
wire \reg0|Mux27~0_combout ;
wire \reg0|registers[17][4]~q ;
wire \reg0|registers[21][4]~q ;
wire \reg0|registers[25][4]~q ;
wire \reg0|registers[29][4]~q ;
wire \reg0|Mux27~1_combout ;
wire \reg0|registers[18][4]~q ;
wire \reg0|registers[22][4]~q ;
wire \reg0|registers[26][4]~q ;
wire \reg0|registers[30][4]~q ;
wire \reg0|Mux27~2_combout ;
wire \reg0|registers[19][4]~q ;
wire \reg0|registers[23][4]~q ;
wire \reg0|registers[27][4]~q ;
wire \reg0|registers[31][4]~q ;
wire \reg0|Mux27~3_combout ;
wire \reg0|Mux27~4_combout ;
wire \reg0|Mux27~5_combout ;
wire \reg0|Mux27~6_combout ;
wire \reg0|Mux27~7_combout ;
wire \reg0|Mux27~8_combout ;
wire \reg0|Mux27~9_combout ;
wire \reg0|Mux27~10_combout ;
wire \reg0|registers[20][2]~q ;
wire \reg0|registers[24][2]~q ;
wire \reg0|registers[28][2]~q ;
wire \reg0|Mux29~0_combout ;
wire \reg0|registers[17][2]~q ;
wire \reg0|registers[21][2]~q ;
wire \reg0|registers[25][2]~q ;
wire \reg0|registers[29][2]~q ;
wire \reg0|Mux29~1_combout ;
wire \reg0|registers[18][2]~q ;
wire \reg0|registers[22][2]~q ;
wire \reg0|registers[26][2]~q ;
wire \reg0|registers[30][2]~q ;
wire \reg0|Mux29~2_combout ;
wire \reg0|registers[19][2]~q ;
wire \reg0|registers[23][2]~q ;
wire \reg0|registers[27][2]~q ;
wire \reg0|registers[31][2]~q ;
wire \reg0|Mux29~3_combout ;
wire \reg0|Mux29~4_combout ;
wire \reg0|Mux29~5_combout ;
wire \reg0|Mux29~6_combout ;
wire \reg0|Mux29~7_combout ;
wire \reg0|Mux29~8_combout ;
wire \reg0|Mux29~9_combout ;
wire \reg0|Mux29~10_combout ;
wire \wCiULA2[0]~0_combout ;
wire \ALU0|Add0~130_cout ;
wire \ALU0|Add0~2 ;
wire \ALU0|Add0~6 ;
wire \ALU0|Add0~10 ;
wire \ALU0|Add0~14 ;
wire \ALU0|Add0~18 ;
wire \ALU0|Add0~22 ;
wire \ALU0|Add0~26 ;
wire \ALU0|Add0~30 ;
wire \ALU0|Add0~34 ;
wire \ALU0|Add0~38 ;
wire \ALU0|Add0~41_sumout ;
wire \reg0|Mux53~5_combout ;
wire \reg0|Mux53~6_combout ;
wire \reg0|Mux53~7_combout ;
wire \reg0|Mux53~8_combout ;
wire \reg0|Mux53~9_combout ;
wire \wCiULA2[10]~8_combout ;
wire \wCregdata[10]~11_combout ;
wire \wCregdata[10]~12_combout ;
wire \reg0|Decoder0~2_combout ;
wire \reg0|registers[16][10]~q ;
wire \reg0|Mux53~0_combout ;
wire \reg0|Mux53~1_combout ;
wire \reg0|Mux53~2_combout ;
wire \reg0|Mux53~3_combout ;
wire \reg0|Mux53~4_combout ;
wire \reg0|Mux53~10_combout ;
wire \ImmGen0|Selector6~0_combout ;
wire \ImmGen0|Selector6~1_combout ;
wire \reg0|registers[20][11]~q ;
wire \reg0|registers[24][11]~q ;
wire \reg0|registers[28][11]~q ;
wire \reg0|Mux20~0_combout ;
wire \reg0|registers[17][11]~q ;
wire \reg0|registers[21][11]~q ;
wire \reg0|registers[25][11]~q ;
wire \reg0|registers[29][11]~q ;
wire \reg0|Mux20~1_combout ;
wire \reg0|registers[18][11]~q ;
wire \reg0|registers[22][11]~q ;
wire \reg0|registers[26][11]~q ;
wire \reg0|registers[30][11]~q ;
wire \reg0|Mux20~2_combout ;
wire \reg0|registers[19][11]~q ;
wire \reg0|registers[23][11]~q ;
wire \reg0|registers[27][11]~q ;
wire \reg0|registers[31][11]~q ;
wire \reg0|Mux20~3_combout ;
wire \reg0|Mux20~4_combout ;
wire \reg0|registers[4][11]~q ;
wire \reg0|registers[5][11]~q ;
wire \reg0|registers[6][11]~q ;
wire \reg0|registers[7][11]~q ;
wire \reg0|Mux20~5_combout ;
wire \reg0|registers[1][11]~q ;
wire \reg0|registers[2][11]~q ;
wire \reg0|registers[3][11]~q ;
wire \reg0|Mux20~6_combout ;
wire \reg0|registers[8][11]~q ;
wire \reg0|registers[9][11]~q ;
wire \reg0|registers[10][11]~q ;
wire \reg0|registers[11][11]~q ;
wire \reg0|Mux20~7_combout ;
wire \reg0|registers[12][11]~q ;
wire \reg0|registers[13][11]~q ;
wire \reg0|registers[14][11]~q ;
wire \reg0|registers[15][11]~q ;
wire \reg0|Mux20~8_combout ;
wire \reg0|Mux20~9_combout ;
wire \reg0|Mux20~10_combout ;
wire \ALU0|Add0~42 ;
wire \ALU0|Add0~45_sumout ;
wire \reg0|Mux52~5_combout ;
wire \reg0|Mux52~6_combout ;
wire \reg0|Mux52~7_combout ;
wire \reg0|Mux52~8_combout ;
wire \reg0|Mux52~9_combout ;
wire \wCiULA2[11]~9_combout ;
wire \wCregdata[11]~13_combout ;
wire \wCregdata[11]~14_combout ;
wire \reg0|registers[16][11]~q ;
wire \reg0|Mux52~0_combout ;
wire \reg0|Mux52~1_combout ;
wire \reg0|Mux52~2_combout ;
wire \reg0|Mux52~3_combout ;
wire \reg0|Mux52~4_combout ;
wire \reg0|Mux52~10_combout ;
wire \ImmGen0|Selector5~0_combout ;
wire \reg0|registers[20][12]~q ;
wire \reg0|registers[24][12]~q ;
wire \reg0|registers[28][12]~q ;
wire \reg0|Mux19~0_combout ;
wire \reg0|registers[17][12]~q ;
wire \reg0|registers[21][12]~q ;
wire \reg0|registers[25][12]~q ;
wire \reg0|registers[29][12]~q ;
wire \reg0|Mux19~1_combout ;
wire \reg0|registers[18][12]~q ;
wire \reg0|registers[22][12]~q ;
wire \reg0|registers[26][12]~q ;
wire \reg0|registers[30][12]~q ;
wire \reg0|Mux19~2_combout ;
wire \reg0|registers[19][12]~q ;
wire \reg0|registers[23][12]~q ;
wire \reg0|registers[27][12]~q ;
wire \reg0|registers[31][12]~q ;
wire \reg0|Mux19~3_combout ;
wire \reg0|Mux19~4_combout ;
wire \reg0|registers[4][12]~q ;
wire \reg0|registers[5][12]~q ;
wire \reg0|registers[6][12]~q ;
wire \reg0|registers[7][12]~q ;
wire \reg0|Mux19~5_combout ;
wire \reg0|registers[1][12]~q ;
wire \reg0|registers[2][12]~q ;
wire \reg0|registers[3][12]~q ;
wire \reg0|Mux19~6_combout ;
wire \reg0|registers[8][12]~q ;
wire \reg0|registers[9][12]~q ;
wire \reg0|registers[10][12]~q ;
wire \reg0|registers[11][12]~q ;
wire \reg0|Mux19~7_combout ;
wire \reg0|registers[12][12]~q ;
wire \reg0|registers[13][12]~q ;
wire \reg0|registers[14][12]~q ;
wire \reg0|registers[15][12]~q ;
wire \reg0|Mux19~8_combout ;
wire \reg0|Mux19~9_combout ;
wire \reg0|Mux19~10_combout ;
wire \ALU0|Add0~46 ;
wire \ALU0|Add0~49_sumout ;
wire \wCregdata[12]~15_combout ;
wire \wCregdata[12]~16_combout ;
wire \reg0|registers[16][12]~q ;
wire \reg0|Mux51~0_combout ;
wire \reg0|Mux51~1_combout ;
wire \reg0|Mux51~2_combout ;
wire \reg0|Mux51~3_combout ;
wire \reg0|Mux51~4_combout ;
wire \reg0|Mux51~5_combout ;
wire \reg0|Mux51~6_combout ;
wire \reg0|Mux51~7_combout ;
wire \reg0|Mux51~8_combout ;
wire \reg0|Mux51~9_combout ;
wire \reg0|Mux51~10_combout ;
wire \ImmGen0|Selector4~0_combout ;
wire \ImmGen0|Selector4~1_combout ;
wire \reg0|registers[20][13]~q ;
wire \reg0|registers[24][13]~q ;
wire \reg0|registers[28][13]~q ;
wire \reg0|Mux18~0_combout ;
wire \reg0|registers[17][13]~q ;
wire \reg0|registers[21][13]~q ;
wire \reg0|registers[25][13]~q ;
wire \reg0|registers[29][13]~q ;
wire \reg0|Mux18~1_combout ;
wire \reg0|registers[18][13]~q ;
wire \reg0|registers[22][13]~q ;
wire \reg0|registers[26][13]~q ;
wire \reg0|registers[30][13]~q ;
wire \reg0|Mux18~2_combout ;
wire \reg0|registers[19][13]~q ;
wire \reg0|registers[23][13]~q ;
wire \reg0|registers[27][13]~q ;
wire \reg0|registers[31][13]~q ;
wire \reg0|Mux18~3_combout ;
wire \reg0|Mux18~4_combout ;
wire \reg0|registers[4][13]~q ;
wire \reg0|registers[5][13]~q ;
wire \reg0|registers[6][13]~q ;
wire \reg0|registers[7][13]~q ;
wire \reg0|Mux18~5_combout ;
wire \reg0|registers[1][13]~q ;
wire \reg0|registers[2][13]~q ;
wire \reg0|registers[3][13]~q ;
wire \reg0|Mux18~6_combout ;
wire \reg0|registers[8][13]~q ;
wire \reg0|registers[9][13]~q ;
wire \reg0|registers[10][13]~q ;
wire \reg0|registers[11][13]~q ;
wire \reg0|Mux18~7_combout ;
wire \reg0|registers[12][13]~q ;
wire \reg0|registers[13][13]~q ;
wire \reg0|registers[14][13]~q ;
wire \reg0|registers[15][13]~q ;
wire \reg0|Mux18~8_combout ;
wire \reg0|Mux18~9_combout ;
wire \reg0|Mux18~10_combout ;
wire \ALU0|Add0~50 ;
wire \ALU0|Add0~53_sumout ;
wire \reg0|Mux50~5_combout ;
wire \reg0|Mux50~6_combout ;
wire \reg0|Mux50~7_combout ;
wire \reg0|Mux50~8_combout ;
wire \reg0|Mux50~9_combout ;
wire \wCiULA2[13]~7_combout ;
wire \wCregdata[13]~17_combout ;
wire \wCregdata[13]~18_combout ;
wire \reg0|registers[16][13]~q ;
wire \reg0|Mux50~0_combout ;
wire \reg0|Mux50~1_combout ;
wire \reg0|Mux50~2_combout ;
wire \reg0|Mux50~3_combout ;
wire \reg0|Mux50~4_combout ;
wire \reg0|Mux50~10_combout ;
wire \ImmGen0|Selector3~0_combout ;
wire \ImmGen0|Selector3~1_combout ;
wire \reg0|registers[20][14]~q ;
wire \reg0|registers[24][14]~q ;
wire \reg0|registers[28][14]~q ;
wire \reg0|Mux17~0_combout ;
wire \reg0|registers[17][14]~q ;
wire \reg0|registers[21][14]~q ;
wire \reg0|registers[25][14]~q ;
wire \reg0|registers[29][14]~q ;
wire \reg0|Mux17~1_combout ;
wire \reg0|registers[18][14]~q ;
wire \reg0|registers[22][14]~q ;
wire \reg0|registers[26][14]~q ;
wire \reg0|registers[30][14]~q ;
wire \reg0|Mux17~2_combout ;
wire \reg0|registers[19][14]~q ;
wire \reg0|registers[23][14]~q ;
wire \reg0|registers[27][14]~q ;
wire \reg0|registers[31][14]~q ;
wire \reg0|Mux17~3_combout ;
wire \reg0|Mux17~4_combout ;
wire \reg0|registers[4][14]~q ;
wire \reg0|registers[5][14]~q ;
wire \reg0|registers[6][14]~q ;
wire \reg0|registers[7][14]~q ;
wire \reg0|Mux17~5_combout ;
wire \reg0|registers[1][14]~q ;
wire \reg0|registers[2][14]~q ;
wire \reg0|registers[3][14]~q ;
wire \reg0|Mux17~6_combout ;
wire \reg0|registers[8][14]~q ;
wire \reg0|registers[9][14]~q ;
wire \reg0|registers[10][14]~q ;
wire \reg0|registers[11][14]~q ;
wire \reg0|Mux17~7_combout ;
wire \reg0|registers[12][14]~q ;
wire \reg0|registers[13][14]~q ;
wire \reg0|registers[14][14]~q ;
wire \reg0|registers[15][14]~q ;
wire \reg0|Mux17~8_combout ;
wire \reg0|Mux17~9_combout ;
wire \reg0|Mux17~10_combout ;
wire \ALU0|Add0~54 ;
wire \ALU0|Add0~57_sumout ;
wire \reg0|Mux49~5_combout ;
wire \reg0|Mux49~6_combout ;
wire \reg0|Mux49~7_combout ;
wire \reg0|Mux49~8_combout ;
wire \reg0|Mux49~9_combout ;
wire \wCiULA2[14]~5_combout ;
wire \wCregdata[14]~19_combout ;
wire \wCregdata[14]~20_combout ;
wire \reg0|registers[16][14]~q ;
wire \reg0|Mux49~0_combout ;
wire \reg0|Mux49~1_combout ;
wire \reg0|Mux49~2_combout ;
wire \reg0|Mux49~3_combout ;
wire \reg0|Mux49~4_combout ;
wire \reg0|Mux49~10_combout ;
wire \ImmGen0|Selector2~1_combout ;
wire \ImmGen0|Selector2~2_combout ;
wire \reg0|registers[20][15]~q ;
wire \reg0|registers[24][15]~q ;
wire \reg0|registers[28][15]~q ;
wire \reg0|Mux16~0_combout ;
wire \reg0|registers[17][15]~q ;
wire \reg0|registers[21][15]~q ;
wire \reg0|registers[25][15]~q ;
wire \reg0|registers[29][15]~q ;
wire \reg0|Mux16~1_combout ;
wire \reg0|registers[18][15]~q ;
wire \reg0|registers[22][15]~q ;
wire \reg0|registers[26][15]~q ;
wire \reg0|registers[30][15]~q ;
wire \reg0|Mux16~2_combout ;
wire \reg0|registers[19][15]~q ;
wire \reg0|registers[23][15]~q ;
wire \reg0|registers[27][15]~q ;
wire \reg0|registers[31][15]~q ;
wire \reg0|Mux16~3_combout ;
wire \reg0|Mux16~4_combout ;
wire \reg0|registers[4][15]~q ;
wire \reg0|registers[5][15]~q ;
wire \reg0|registers[6][15]~q ;
wire \reg0|registers[7][15]~q ;
wire \reg0|Mux16~5_combout ;
wire \reg0|registers[1][15]~q ;
wire \reg0|registers[2][15]~q ;
wire \reg0|registers[3][15]~q ;
wire \reg0|Mux16~6_combout ;
wire \reg0|registers[8][15]~q ;
wire \reg0|registers[9][15]~q ;
wire \reg0|registers[10][15]~q ;
wire \reg0|registers[11][15]~q ;
wire \reg0|Mux16~7_combout ;
wire \reg0|registers[12][15]~q ;
wire \reg0|registers[13][15]~q ;
wire \reg0|registers[14][15]~q ;
wire \reg0|registers[15][15]~q ;
wire \reg0|Mux16~8_combout ;
wire \reg0|Mux16~9_combout ;
wire \reg0|Mux16~10_combout ;
wire \ALU0|Add0~58 ;
wire \ALU0|Add0~61_sumout ;
wire \reg0|Mux48~5_combout ;
wire \reg0|Mux48~6_combout ;
wire \reg0|Mux48~7_combout ;
wire \reg0|Mux48~8_combout ;
wire \reg0|Mux48~9_combout ;
wire \wCiULA2[15]~6_combout ;
wire \wCregdata[15]~21_combout ;
wire \wCregdata[15]~22_combout ;
wire \reg0|registers[16][15]~q ;
wire \reg0|Mux48~0_combout ;
wire \reg0|Mux48~1_combout ;
wire \reg0|Mux48~2_combout ;
wire \reg0|Mux48~3_combout ;
wire \reg0|Mux48~4_combout ;
wire \reg0|Mux48~10_combout ;
wire \ImmGen0|Selector1~0_combout ;
wire \reg0|registers[20][16]~q ;
wire \reg0|registers[24][16]~q ;
wire \reg0|registers[28][16]~q ;
wire \reg0|Mux15~0_combout ;
wire \reg0|registers[17][16]~q ;
wire \reg0|registers[21][16]~q ;
wire \reg0|registers[25][16]~q ;
wire \reg0|registers[29][16]~q ;
wire \reg0|Mux15~1_combout ;
wire \reg0|registers[18][16]~q ;
wire \reg0|registers[22][16]~q ;
wire \reg0|registers[26][16]~q ;
wire \reg0|registers[30][16]~q ;
wire \reg0|Mux15~2_combout ;
wire \reg0|registers[19][16]~q ;
wire \reg0|registers[23][16]~q ;
wire \reg0|registers[27][16]~q ;
wire \reg0|registers[31][16]~q ;
wire \reg0|Mux15~3_combout ;
wire \reg0|Mux15~4_combout ;
wire \reg0|registers[4][16]~q ;
wire \reg0|registers[5][16]~q ;
wire \reg0|registers[6][16]~q ;
wire \reg0|registers[7][16]~q ;
wire \reg0|Mux15~5_combout ;
wire \reg0|registers[1][16]~q ;
wire \reg0|registers[2][16]~8_combout ;
wire \reg0|registers[2][16]~q ;
wire \reg0|registers[3][16]~9_combout ;
wire \reg0|registers[3][16]~q ;
wire \reg0|Mux15~6_combout ;
wire \reg0|registers[8][16]~q ;
wire \reg0|registers[9][16]~q ;
wire \reg0|registers[10][16]~q ;
wire \reg0|registers[11][16]~q ;
wire \reg0|Mux15~7_combout ;
wire \reg0|registers[12][16]~q ;
wire \reg0|registers[13][16]~q ;
wire \reg0|registers[14][16]~q ;
wire \reg0|registers[15][16]~q ;
wire \reg0|Mux15~8_combout ;
wire \reg0|Mux15~9_combout ;
wire \reg0|Mux15~10_combout ;
wire \ALU0|Add0~62 ;
wire \ALU0|Add0~65_sumout ;
wire \wCregdata[16]~23_combout ;
wire \wCregdata[16]~24_combout ;
wire \reg0|registers[16][16]~q ;
wire \reg0|Mux47~0_combout ;
wire \reg0|Mux47~1_combout ;
wire \reg0|Mux47~2_combout ;
wire \reg0|Mux47~3_combout ;
wire \reg0|Mux47~4_combout ;
wire \reg0|Mux47~5_combout ;
wire \reg0|Mux47~6_combout ;
wire \reg0|Mux47~7_combout ;
wire \reg0|Mux47~8_combout ;
wire \reg0|Mux47~9_combout ;
wire \reg0|Mux47~10_combout ;
wire \ImmGen0|Selector0~1_combout ;
wire \ImmGen0|Selector0~4_combout ;
wire \reg0|registers[20][17]~q ;
wire \reg0|registers[24][17]~q ;
wire \reg0|registers[28][17]~q ;
wire \reg0|Mux14~0_combout ;
wire \reg0|registers[17][17]~q ;
wire \reg0|registers[21][17]~q ;
wire \reg0|registers[25][17]~q ;
wire \reg0|registers[29][17]~q ;
wire \reg0|Mux14~1_combout ;
wire \reg0|registers[18][17]~q ;
wire \reg0|registers[22][17]~q ;
wire \reg0|registers[26][17]~q ;
wire \reg0|registers[30][17]~q ;
wire \reg0|Mux14~2_combout ;
wire \reg0|registers[19][17]~q ;
wire \reg0|registers[23][17]~q ;
wire \reg0|registers[27][17]~q ;
wire \reg0|registers[31][17]~q ;
wire \reg0|Mux14~3_combout ;
wire \reg0|Mux14~4_combout ;
wire \reg0|registers[4][17]~q ;
wire \reg0|registers[5][17]~q ;
wire \reg0|registers[6][17]~q ;
wire \reg0|registers[7][17]~q ;
wire \reg0|Mux14~5_combout ;
wire \reg0|registers[1][17]~q ;
wire \reg0|registers[2][17]~q ;
wire \reg0|registers[3][17]~q ;
wire \reg0|Mux14~6_combout ;
wire \reg0|registers[8][17]~q ;
wire \reg0|registers[9][17]~q ;
wire \reg0|registers[10][17]~q ;
wire \reg0|registers[11][17]~q ;
wire \reg0|Mux14~7_combout ;
wire \reg0|registers[12][17]~q ;
wire \reg0|registers[13][17]~q ;
wire \reg0|registers[14][17]~q ;
wire \reg0|registers[15][17]~q ;
wire \reg0|Mux14~8_combout ;
wire \reg0|Mux14~9_combout ;
wire \reg0|Mux14~10_combout ;
wire \ALU0|Add0~66 ;
wire \ALU0|Add0~69_sumout ;
wire \reg0|Mux46~5_combout ;
wire \reg0|Mux46~6_combout ;
wire \reg0|Mux46~7_combout ;
wire \reg0|Mux46~8_combout ;
wire \reg0|Mux46~9_combout ;
wire \wCiULA2[17]~4_combout ;
wire \wCregdata[17]~25_combout ;
wire \wCregdata[17]~26_combout ;
wire \reg0|registers[16][17]~q ;
wire \reg0|Mux46~0_combout ;
wire \reg0|Mux46~1_combout ;
wire \reg0|Mux46~2_combout ;
wire \reg0|Mux46~3_combout ;
wire \reg0|Mux46~4_combout ;
wire \reg0|Mux46~10_combout ;
wire \reg0|registers[20][18]~q ;
wire \reg0|registers[24][18]~q ;
wire \reg0|registers[28][18]~q ;
wire \reg0|Mux13~0_combout ;
wire \reg0|registers[17][18]~q ;
wire \reg0|registers[21][18]~q ;
wire \reg0|registers[25][18]~q ;
wire \reg0|registers[29][18]~q ;
wire \reg0|Mux13~1_combout ;
wire \reg0|registers[18][18]~q ;
wire \reg0|registers[22][18]~q ;
wire \reg0|registers[26][18]~q ;
wire \reg0|registers[30][18]~q ;
wire \reg0|Mux13~2_combout ;
wire \reg0|registers[19][18]~q ;
wire \reg0|registers[23][18]~q ;
wire \reg0|registers[27][18]~q ;
wire \reg0|registers[31][18]~q ;
wire \reg0|Mux13~3_combout ;
wire \reg0|Mux13~4_combout ;
wire \reg0|registers[4][18]~q ;
wire \reg0|registers[5][18]~q ;
wire \reg0|registers[6][18]~q ;
wire \reg0|registers[7][18]~q ;
wire \reg0|Mux13~5_combout ;
wire \reg0|registers[1][18]~q ;
wire \reg0|registers[2][18]~q ;
wire \reg0|registers[3][18]~q ;
wire \reg0|Mux13~6_combout ;
wire \reg0|registers[8][18]~q ;
wire \reg0|registers[9][18]~q ;
wire \reg0|registers[10][18]~q ;
wire \reg0|registers[11][18]~q ;
wire \reg0|Mux13~7_combout ;
wire \reg0|registers[12][18]~q ;
wire \reg0|registers[13][18]~q ;
wire \reg0|registers[14][18]~q ;
wire \reg0|registers[15][18]~q ;
wire \reg0|Mux13~8_combout ;
wire \reg0|Mux13~9_combout ;
wire \reg0|Mux13~10_combout ;
wire \ALU0|Add0~70 ;
wire \ALU0|Add0~73_sumout ;
wire \wCregdata[18]~27_combout ;
wire \wCregdata[18]~28_combout ;
wire \reg0|registers[16][18]~q ;
wire \reg0|Mux45~0_combout ;
wire \reg0|Mux45~1_combout ;
wire \reg0|Mux45~2_combout ;
wire \reg0|Mux45~3_combout ;
wire \reg0|Mux45~4_combout ;
wire \reg0|Mux45~5_combout ;
wire \reg0|Mux45~6_combout ;
wire \reg0|Mux45~7_combout ;
wire \reg0|Mux45~8_combout ;
wire \reg0|Mux45~9_combout ;
wire \reg0|Mux45~10_combout ;
wire \reg0|registers[20][19]~q ;
wire \reg0|registers[24][19]~q ;
wire \reg0|registers[28][19]~q ;
wire \reg0|Mux12~0_combout ;
wire \reg0|registers[17][19]~q ;
wire \reg0|registers[21][19]~q ;
wire \reg0|registers[25][19]~q ;
wire \reg0|registers[29][19]~q ;
wire \reg0|Mux12~1_combout ;
wire \reg0|registers[18][19]~q ;
wire \reg0|registers[22][19]~q ;
wire \reg0|registers[26][19]~q ;
wire \reg0|registers[30][19]~q ;
wire \reg0|Mux12~2_combout ;
wire \reg0|registers[19][19]~q ;
wire \reg0|registers[23][19]~q ;
wire \reg0|registers[27][19]~q ;
wire \reg0|registers[31][19]~q ;
wire \reg0|Mux12~3_combout ;
wire \reg0|Mux12~4_combout ;
wire \reg0|registers[4][19]~q ;
wire \reg0|registers[5][19]~q ;
wire \reg0|registers[6][19]~q ;
wire \reg0|registers[7][19]~q ;
wire \reg0|Mux12~5_combout ;
wire \reg0|registers[1][19]~q ;
wire \reg0|registers[2][19]~q ;
wire \reg0|registers[3][19]~q ;
wire \reg0|Mux12~6_combout ;
wire \reg0|registers[8][19]~q ;
wire \reg0|registers[9][19]~q ;
wire \reg0|registers[10][19]~q ;
wire \reg0|registers[11][19]~q ;
wire \reg0|Mux12~7_combout ;
wire \reg0|registers[12][19]~q ;
wire \reg0|registers[13][19]~q ;
wire \reg0|registers[14][19]~q ;
wire \reg0|registers[15][19]~q ;
wire \reg0|Mux12~8_combout ;
wire \reg0|Mux12~9_combout ;
wire \reg0|Mux12~10_combout ;
wire \ALU0|Add0~74 ;
wire \ALU0|Add0~77_sumout ;
wire \wCregdata[19]~29_combout ;
wire \wCregdata[19]~30_combout ;
wire \reg0|registers[16][19]~q ;
wire \reg0|Mux44~0_combout ;
wire \reg0|Mux44~1_combout ;
wire \reg0|Mux44~2_combout ;
wire \reg0|Mux44~3_combout ;
wire \reg0|Mux44~4_combout ;
wire \reg0|Mux44~5_combout ;
wire \reg0|Mux44~6_combout ;
wire \reg0|Mux44~7_combout ;
wire \reg0|Mux44~8_combout ;
wire \reg0|Mux44~9_combout ;
wire \reg0|Mux44~10_combout ;
wire \reg0|registers[20][21]~q ;
wire \reg0|registers[24][21]~q ;
wire \reg0|registers[28][21]~q ;
wire \reg0|Mux10~0_combout ;
wire \reg0|registers[17][21]~q ;
wire \reg0|registers[21][21]~q ;
wire \reg0|registers[25][21]~q ;
wire \reg0|registers[29][21]~q ;
wire \reg0|Mux10~1_combout ;
wire \reg0|registers[18][21]~q ;
wire \reg0|registers[22][21]~q ;
wire \reg0|registers[26][21]~q ;
wire \reg0|registers[30][21]~q ;
wire \reg0|Mux10~2_combout ;
wire \reg0|registers[19][21]~q ;
wire \reg0|registers[23][21]~q ;
wire \reg0|registers[27][21]~q ;
wire \reg0|registers[31][21]~q ;
wire \reg0|Mux10~3_combout ;
wire \reg0|Mux10~4_combout ;
wire \reg0|registers[4][21]~q ;
wire \reg0|registers[5][21]~q ;
wire \reg0|registers[6][21]~q ;
wire \reg0|registers[7][21]~q ;
wire \reg0|Mux10~5_combout ;
wire \reg0|registers[1][21]~q ;
wire \reg0|registers[2][21]~q ;
wire \reg0|registers[3][21]~q ;
wire \reg0|Mux10~6_combout ;
wire \reg0|registers[8][21]~q ;
wire \reg0|registers[9][21]~q ;
wire \reg0|registers[10][21]~q ;
wire \reg0|registers[11][21]~q ;
wire \reg0|Mux10~7_combout ;
wire \reg0|registers[12][21]~q ;
wire \reg0|registers[13][21]~q ;
wire \reg0|registers[14][21]~q ;
wire \reg0|registers[15][21]~q ;
wire \reg0|Mux10~8_combout ;
wire \reg0|Mux10~9_combout ;
wire \reg0|Mux10~10_combout ;
wire \reg0|registers[20][20]~q ;
wire \reg0|registers[24][20]~q ;
wire \reg0|registers[28][20]~q ;
wire \reg0|Mux11~0_combout ;
wire \reg0|registers[17][20]~q ;
wire \reg0|registers[21][20]~q ;
wire \reg0|registers[25][20]~q ;
wire \reg0|registers[29][20]~q ;
wire \reg0|Mux11~1_combout ;
wire \reg0|registers[18][20]~q ;
wire \reg0|registers[22][20]~q ;
wire \reg0|registers[26][20]~q ;
wire \reg0|registers[30][20]~q ;
wire \reg0|Mux11~2_combout ;
wire \reg0|registers[19][20]~q ;
wire \reg0|registers[23][20]~q ;
wire \reg0|registers[27][20]~q ;
wire \reg0|registers[31][20]~q ;
wire \reg0|Mux11~3_combout ;
wire \reg0|Mux11~4_combout ;
wire \reg0|registers[4][20]~q ;
wire \reg0|registers[5][20]~q ;
wire \reg0|registers[6][20]~q ;
wire \reg0|registers[7][20]~q ;
wire \reg0|Mux11~5_combout ;
wire \reg0|registers[1][20]~q ;
wire \reg0|registers[2][20]~q ;
wire \reg0|registers[3][20]~q ;
wire \reg0|Mux11~6_combout ;
wire \reg0|registers[8][20]~q ;
wire \reg0|registers[9][20]~q ;
wire \reg0|registers[10][20]~q ;
wire \reg0|registers[11][20]~q ;
wire \reg0|Mux11~7_combout ;
wire \reg0|registers[12][20]~q ;
wire \reg0|registers[13][20]~q ;
wire \reg0|registers[14][20]~q ;
wire \reg0|registers[15][20]~q ;
wire \reg0|Mux11~8_combout ;
wire \reg0|Mux11~9_combout ;
wire \reg0|Mux11~10_combout ;
wire \ALU0|Add0~78 ;
wire \ALU0|Add0~82 ;
wire \ALU0|Add0~85_sumout ;
wire \wCregdata[21]~33_combout ;
wire \wCregdata[21]~34_combout ;
wire \reg0|registers[16][21]~q ;
wire \reg0|Mux42~0_combout ;
wire \reg0|Mux42~1_combout ;
wire \reg0|Mux42~2_combout ;
wire \reg0|Mux42~3_combout ;
wire \reg0|Mux42~4_combout ;
wire \reg0|Mux42~5_combout ;
wire \reg0|Mux42~6_combout ;
wire \reg0|Mux42~7_combout ;
wire \reg0|Mux42~8_combout ;
wire \reg0|Mux42~9_combout ;
wire \reg0|Mux42~10_combout ;
wire \reg0|registers[20][22]~q ;
wire \reg0|registers[24][22]~q ;
wire \reg0|registers[28][22]~q ;
wire \reg0|Mux9~0_combout ;
wire \reg0|registers[17][22]~q ;
wire \reg0|registers[21][22]~q ;
wire \reg0|registers[25][22]~q ;
wire \reg0|registers[29][22]~q ;
wire \reg0|Mux9~1_combout ;
wire \reg0|registers[18][22]~q ;
wire \reg0|registers[22][22]~q ;
wire \reg0|registers[26][22]~q ;
wire \reg0|registers[30][22]~q ;
wire \reg0|Mux9~2_combout ;
wire \reg0|registers[19][22]~q ;
wire \reg0|registers[23][22]~q ;
wire \reg0|registers[27][22]~q ;
wire \reg0|registers[31][22]~q ;
wire \reg0|Mux9~3_combout ;
wire \reg0|Mux9~4_combout ;
wire \reg0|registers[4][22]~q ;
wire \reg0|registers[5][22]~q ;
wire \reg0|registers[6][22]~q ;
wire \reg0|registers[7][22]~q ;
wire \reg0|Mux9~5_combout ;
wire \reg0|registers[1][22]~q ;
wire \reg0|registers[2][22]~q ;
wire \reg0|registers[3][22]~q ;
wire \reg0|Mux9~6_combout ;
wire \reg0|registers[8][22]~q ;
wire \reg0|registers[9][22]~q ;
wire \reg0|registers[10][22]~q ;
wire \reg0|registers[11][22]~q ;
wire \reg0|Mux9~7_combout ;
wire \reg0|registers[12][22]~q ;
wire \reg0|registers[13][22]~q ;
wire \reg0|registers[14][22]~q ;
wire \reg0|registers[15][22]~q ;
wire \reg0|Mux9~8_combout ;
wire \reg0|Mux9~9_combout ;
wire \reg0|Mux9~10_combout ;
wire \ALU0|Add0~86 ;
wire \ALU0|Add0~89_sumout ;
wire \wCregdata[22]~35_combout ;
wire \wCregdata[22]~36_combout ;
wire \reg0|registers[16][22]~q ;
wire \reg0|Mux41~0_combout ;
wire \reg0|Mux41~1_combout ;
wire \reg0|Mux41~2_combout ;
wire \reg0|Mux41~3_combout ;
wire \reg0|Mux41~4_combout ;
wire \reg0|Mux41~5_combout ;
wire \reg0|Mux41~6_combout ;
wire \reg0|Mux41~7_combout ;
wire \reg0|Mux41~8_combout ;
wire \reg0|Mux41~9_combout ;
wire \reg0|Mux41~10_combout ;
wire \reg0|registers[20][23]~q ;
wire \reg0|registers[24][23]~q ;
wire \reg0|registers[28][23]~q ;
wire \reg0|Mux8~0_combout ;
wire \reg0|registers[17][23]~q ;
wire \reg0|registers[21][23]~q ;
wire \reg0|registers[25][23]~q ;
wire \reg0|registers[29][23]~q ;
wire \reg0|Mux8~1_combout ;
wire \reg0|registers[18][23]~q ;
wire \reg0|registers[22][23]~q ;
wire \reg0|registers[26][23]~q ;
wire \reg0|registers[30][23]~q ;
wire \reg0|Mux8~2_combout ;
wire \reg0|registers[19][23]~q ;
wire \reg0|registers[23][23]~q ;
wire \reg0|registers[27][23]~q ;
wire \reg0|registers[31][23]~q ;
wire \reg0|Mux8~3_combout ;
wire \reg0|Mux8~4_combout ;
wire \reg0|registers[4][23]~q ;
wire \reg0|registers[5][23]~q ;
wire \reg0|registers[6][23]~q ;
wire \reg0|registers[7][23]~q ;
wire \reg0|Mux8~5_combout ;
wire \reg0|registers[1][23]~q ;
wire \reg0|registers[2][23]~q ;
wire \reg0|registers[3][23]~q ;
wire \reg0|Mux8~6_combout ;
wire \reg0|registers[8][23]~q ;
wire \reg0|registers[9][23]~q ;
wire \reg0|registers[10][23]~q ;
wire \reg0|registers[11][23]~q ;
wire \reg0|Mux8~7_combout ;
wire \reg0|registers[12][23]~q ;
wire \reg0|registers[13][23]~q ;
wire \reg0|registers[14][23]~q ;
wire \reg0|registers[15][23]~q ;
wire \reg0|Mux8~8_combout ;
wire \reg0|Mux8~9_combout ;
wire \reg0|Mux8~10_combout ;
wire \ALU0|Add0~90 ;
wire \ALU0|Add0~93_sumout ;
wire \wCregdata[23]~37_combout ;
wire \wCregdata[23]~38_combout ;
wire \reg0|registers[16][23]~q ;
wire \reg0|Mux40~0_combout ;
wire \reg0|Mux40~1_combout ;
wire \reg0|Mux40~2_combout ;
wire \reg0|Mux40~3_combout ;
wire \reg0|Mux40~4_combout ;
wire \reg0|Mux40~5_combout ;
wire \reg0|Mux40~6_combout ;
wire \reg0|Mux40~7_combout ;
wire \reg0|Mux40~8_combout ;
wire \reg0|Mux40~9_combout ;
wire \reg0|Mux40~10_combout ;
wire \reg0|registers[20][24]~q ;
wire \reg0|registers[24][24]~q ;
wire \reg0|registers[28][24]~q ;
wire \reg0|Mux7~0_combout ;
wire \reg0|registers[17][24]~q ;
wire \reg0|registers[21][24]~q ;
wire \reg0|registers[25][24]~q ;
wire \reg0|registers[29][24]~q ;
wire \reg0|Mux7~1_combout ;
wire \reg0|registers[18][24]~q ;
wire \reg0|registers[22][24]~q ;
wire \reg0|registers[26][24]~q ;
wire \reg0|registers[30][24]~q ;
wire \reg0|Mux7~2_combout ;
wire \reg0|registers[19][24]~q ;
wire \reg0|registers[23][24]~q ;
wire \reg0|registers[27][24]~q ;
wire \reg0|registers[31][24]~q ;
wire \reg0|Mux7~3_combout ;
wire \reg0|Mux7~4_combout ;
wire \reg0|registers[4][24]~q ;
wire \reg0|registers[5][24]~q ;
wire \reg0|registers[6][24]~q ;
wire \reg0|registers[7][24]~q ;
wire \reg0|Mux7~5_combout ;
wire \reg0|registers[1][24]~q ;
wire \reg0|registers[2][24]~q ;
wire \reg0|registers[3][24]~q ;
wire \reg0|Mux7~6_combout ;
wire \reg0|registers[8][24]~q ;
wire \reg0|registers[9][24]~q ;
wire \reg0|registers[10][24]~q ;
wire \reg0|registers[11][24]~q ;
wire \reg0|Mux7~7_combout ;
wire \reg0|registers[12][24]~q ;
wire \reg0|registers[13][24]~q ;
wire \reg0|registers[14][24]~q ;
wire \reg0|registers[15][24]~q ;
wire \reg0|Mux7~8_combout ;
wire \reg0|Mux7~9_combout ;
wire \reg0|Mux7~10_combout ;
wire \ALU0|Add0~94 ;
wire \ALU0|Add0~97_sumout ;
wire \wCregdata[24]~39_combout ;
wire \wCregdata[24]~40_combout ;
wire \reg0|registers[16][24]~q ;
wire \reg0|Mux39~0_combout ;
wire \reg0|Mux39~1_combout ;
wire \reg0|Mux39~2_combout ;
wire \reg0|Mux39~3_combout ;
wire \reg0|Mux39~4_combout ;
wire \reg0|Mux39~5_combout ;
wire \reg0|Mux39~6_combout ;
wire \reg0|Mux39~7_combout ;
wire \reg0|Mux39~8_combout ;
wire \reg0|Mux39~9_combout ;
wire \reg0|Mux39~10_combout ;
wire \reg0|registers[20][25]~q ;
wire \reg0|registers[24][25]~q ;
wire \reg0|registers[28][25]~q ;
wire \reg0|Mux6~0_combout ;
wire \reg0|registers[17][25]~q ;
wire \reg0|registers[21][25]~q ;
wire \reg0|registers[25][25]~q ;
wire \reg0|registers[29][25]~q ;
wire \reg0|Mux6~1_combout ;
wire \reg0|registers[18][25]~q ;
wire \reg0|registers[22][25]~q ;
wire \reg0|registers[26][25]~q ;
wire \reg0|registers[30][25]~q ;
wire \reg0|Mux6~2_combout ;
wire \reg0|registers[19][25]~q ;
wire \reg0|registers[23][25]~q ;
wire \reg0|registers[27][25]~q ;
wire \reg0|registers[31][25]~q ;
wire \reg0|Mux6~3_combout ;
wire \reg0|Mux6~4_combout ;
wire \reg0|registers[4][25]~q ;
wire \reg0|registers[5][25]~q ;
wire \reg0|registers[6][25]~q ;
wire \reg0|registers[7][25]~q ;
wire \reg0|Mux6~5_combout ;
wire \reg0|registers[1][25]~q ;
wire \reg0|registers[2][25]~q ;
wire \reg0|registers[3][25]~q ;
wire \reg0|Mux6~6_combout ;
wire \reg0|registers[8][25]~q ;
wire \reg0|registers[9][25]~q ;
wire \reg0|registers[10][25]~q ;
wire \reg0|registers[11][25]~q ;
wire \reg0|Mux6~7_combout ;
wire \reg0|registers[12][25]~q ;
wire \reg0|registers[13][25]~q ;
wire \reg0|registers[14][25]~q ;
wire \reg0|registers[15][25]~q ;
wire \reg0|Mux6~8_combout ;
wire \reg0|Mux6~9_combout ;
wire \reg0|Mux6~10_combout ;
wire \ALU0|Add0~98 ;
wire \ALU0|Add0~101_sumout ;
wire \wCregdata[25]~41_combout ;
wire \wCregdata[25]~42_combout ;
wire \reg0|registers[16][25]~q ;
wire \reg0|Mux38~0_combout ;
wire \reg0|Mux38~1_combout ;
wire \reg0|Mux38~2_combout ;
wire \reg0|Mux38~3_combout ;
wire \reg0|Mux38~4_combout ;
wire \reg0|Mux38~5_combout ;
wire \reg0|Mux38~6_combout ;
wire \reg0|Mux38~7_combout ;
wire \reg0|Mux38~8_combout ;
wire \reg0|Mux38~9_combout ;
wire \reg0|Mux38~10_combout ;
wire \reg0|registers[20][26]~q ;
wire \reg0|registers[24][26]~q ;
wire \reg0|registers[28][26]~q ;
wire \reg0|Mux5~0_combout ;
wire \reg0|registers[17][26]~q ;
wire \reg0|registers[21][26]~q ;
wire \reg0|registers[25][26]~q ;
wire \reg0|registers[29][26]~q ;
wire \reg0|Mux5~1_combout ;
wire \reg0|registers[18][26]~q ;
wire \reg0|registers[22][26]~q ;
wire \reg0|registers[26][26]~q ;
wire \reg0|registers[30][26]~q ;
wire \reg0|Mux5~2_combout ;
wire \reg0|registers[19][26]~q ;
wire \reg0|registers[23][26]~q ;
wire \reg0|registers[27][26]~q ;
wire \reg0|registers[31][26]~q ;
wire \reg0|Mux5~3_combout ;
wire \reg0|Mux5~4_combout ;
wire \reg0|registers[4][26]~q ;
wire \reg0|registers[5][26]~q ;
wire \reg0|registers[6][26]~q ;
wire \reg0|registers[7][26]~q ;
wire \reg0|Mux5~5_combout ;
wire \reg0|registers[1][26]~q ;
wire \reg0|registers[2][26]~q ;
wire \reg0|registers[3][26]~q ;
wire \reg0|Mux5~6_combout ;
wire \reg0|registers[8][26]~q ;
wire \reg0|registers[9][26]~q ;
wire \reg0|registers[10][26]~q ;
wire \reg0|registers[11][26]~q ;
wire \reg0|Mux5~7_combout ;
wire \reg0|registers[12][26]~q ;
wire \reg0|registers[13][26]~q ;
wire \reg0|registers[14][26]~q ;
wire \reg0|registers[15][26]~q ;
wire \reg0|Mux5~8_combout ;
wire \reg0|Mux5~9_combout ;
wire \reg0|Mux5~10_combout ;
wire \ALU0|Add0~102 ;
wire \ALU0|Add0~105_sumout ;
wire \wCregdata[26]~43_combout ;
wire \wCregdata[26]~44_combout ;
wire \reg0|registers[16][26]~q ;
wire \reg0|Mux37~0_combout ;
wire \reg0|Mux37~1_combout ;
wire \reg0|Mux37~2_combout ;
wire \reg0|Mux37~3_combout ;
wire \reg0|Mux37~4_combout ;
wire \reg0|Mux37~5_combout ;
wire \reg0|Mux37~6_combout ;
wire \reg0|Mux37~7_combout ;
wire \reg0|Mux37~8_combout ;
wire \reg0|Mux37~9_combout ;
wire \reg0|Mux37~10_combout ;
wire \reg0|registers[20][27]~q ;
wire \reg0|registers[24][27]~q ;
wire \reg0|registers[28][27]~q ;
wire \reg0|Mux4~0_combout ;
wire \reg0|registers[17][27]~q ;
wire \reg0|registers[21][27]~q ;
wire \reg0|registers[25][27]~q ;
wire \reg0|registers[29][27]~q ;
wire \reg0|Mux4~1_combout ;
wire \reg0|registers[18][27]~q ;
wire \reg0|registers[22][27]~q ;
wire \reg0|registers[26][27]~q ;
wire \reg0|registers[30][27]~q ;
wire \reg0|Mux4~2_combout ;
wire \reg0|registers[19][27]~q ;
wire \reg0|registers[23][27]~q ;
wire \reg0|registers[27][27]~q ;
wire \reg0|registers[31][27]~q ;
wire \reg0|Mux4~3_combout ;
wire \reg0|Mux4~4_combout ;
wire \reg0|registers[4][27]~q ;
wire \reg0|registers[5][27]~q ;
wire \reg0|registers[6][27]~q ;
wire \reg0|registers[7][27]~q ;
wire \reg0|Mux4~5_combout ;
wire \reg0|registers[1][27]~q ;
wire \reg0|registers[2][27]~q ;
wire \reg0|registers[3][27]~q ;
wire \reg0|Mux4~6_combout ;
wire \reg0|registers[8][27]~q ;
wire \reg0|registers[9][27]~q ;
wire \reg0|registers[10][27]~q ;
wire \reg0|registers[11][27]~q ;
wire \reg0|Mux4~7_combout ;
wire \reg0|registers[12][27]~q ;
wire \reg0|registers[13][27]~q ;
wire \reg0|registers[14][27]~q ;
wire \reg0|registers[15][27]~q ;
wire \reg0|Mux4~8_combout ;
wire \reg0|Mux4~9_combout ;
wire \reg0|Mux4~10_combout ;
wire \ALU0|Add0~106 ;
wire \ALU0|Add0~109_sumout ;
wire \wCregdata[27]~45_combout ;
wire \wCregdata[27]~46_combout ;
wire \reg0|registers[16][27]~q ;
wire \reg0|Mux36~0_combout ;
wire \reg0|Mux36~1_combout ;
wire \reg0|Mux36~2_combout ;
wire \reg0|Mux36~3_combout ;
wire \reg0|Mux36~4_combout ;
wire \reg0|Mux36~5_combout ;
wire \reg0|Mux36~6_combout ;
wire \reg0|Mux36~7_combout ;
wire \reg0|Mux36~8_combout ;
wire \reg0|Mux36~9_combout ;
wire \reg0|Mux36~10_combout ;
wire \reg0|registers[20][28]~q ;
wire \reg0|registers[24][28]~q ;
wire \reg0|registers[28][28]~q ;
wire \reg0|Mux3~0_combout ;
wire \reg0|registers[17][28]~q ;
wire \reg0|registers[21][28]~q ;
wire \reg0|registers[25][28]~q ;
wire \reg0|registers[29][28]~q ;
wire \reg0|Mux3~1_combout ;
wire \reg0|registers[18][28]~q ;
wire \reg0|registers[22][28]~q ;
wire \reg0|registers[26][28]~q ;
wire \reg0|registers[30][28]~q ;
wire \reg0|Mux3~2_combout ;
wire \reg0|registers[19][28]~q ;
wire \reg0|registers[23][28]~q ;
wire \reg0|registers[27][28]~q ;
wire \reg0|registers[31][28]~q ;
wire \reg0|Mux3~3_combout ;
wire \reg0|Mux3~4_combout ;
wire \reg0|registers[4][28]~q ;
wire \reg0|registers[5][28]~q ;
wire \reg0|registers[6][28]~q ;
wire \reg0|registers[7][28]~q ;
wire \reg0|Mux3~5_combout ;
wire \reg0|registers[1][28]~q ;
wire \reg0|registers[2][28]~10_combout ;
wire \reg0|registers[2][28]~q ;
wire \reg0|registers[3][28]~11_combout ;
wire \reg0|registers[3][28]~q ;
wire \reg0|Mux3~6_combout ;
wire \reg0|registers[8][28]~q ;
wire \reg0|registers[9][28]~q ;
wire \reg0|registers[10][28]~q ;
wire \reg0|registers[11][28]~q ;
wire \reg0|Mux3~7_combout ;
wire \reg0|registers[12][28]~q ;
wire \reg0|registers[13][28]~q ;
wire \reg0|registers[14][28]~q ;
wire \reg0|registers[15][28]~q ;
wire \reg0|Mux3~8_combout ;
wire \reg0|Mux3~9_combout ;
wire \reg0|Mux3~10_combout ;
wire \ALU0|Add0~110 ;
wire \ALU0|Add0~113_sumout ;
wire \wCregdata[28]~47_combout ;
wire \wCregdata[28]~48_combout ;
wire \reg0|registers[16][28]~q ;
wire \reg0|Mux35~0_combout ;
wire \reg0|Mux35~1_combout ;
wire \reg0|Mux35~2_combout ;
wire \reg0|Mux35~3_combout ;
wire \reg0|Mux35~4_combout ;
wire \reg0|Mux35~5_combout ;
wire \reg0|Mux35~6_combout ;
wire \reg0|Mux35~7_combout ;
wire \reg0|Mux35~8_combout ;
wire \reg0|Mux35~9_combout ;
wire \reg0|Mux35~10_combout ;
wire \reg0|registers[20][29]~q ;
wire \reg0|registers[24][29]~q ;
wire \reg0|registers[28][29]~q ;
wire \reg0|Mux2~0_combout ;
wire \reg0|registers[17][29]~q ;
wire \reg0|registers[21][29]~q ;
wire \reg0|registers[25][29]~q ;
wire \reg0|registers[29][29]~q ;
wire \reg0|Mux2~1_combout ;
wire \reg0|registers[18][29]~q ;
wire \reg0|registers[22][29]~q ;
wire \reg0|registers[26][29]~q ;
wire \reg0|registers[30][29]~q ;
wire \reg0|Mux2~2_combout ;
wire \reg0|registers[19][29]~q ;
wire \reg0|registers[23][29]~q ;
wire \reg0|registers[27][29]~q ;
wire \reg0|registers[31][29]~q ;
wire \reg0|Mux2~3_combout ;
wire \reg0|Mux2~4_combout ;
wire \reg0|registers[4][29]~q ;
wire \reg0|registers[5][29]~q ;
wire \reg0|registers[6][29]~q ;
wire \reg0|registers[7][29]~q ;
wire \reg0|Mux2~5_combout ;
wire \reg0|registers[1][29]~q ;
wire \reg0|registers[2][29]~q ;
wire \reg0|registers[3][29]~q ;
wire \reg0|Mux2~6_combout ;
wire \reg0|registers[8][29]~q ;
wire \reg0|registers[9][29]~q ;
wire \reg0|registers[10][29]~q ;
wire \reg0|registers[11][29]~q ;
wire \reg0|Mux2~7_combout ;
wire \reg0|registers[12][29]~q ;
wire \reg0|registers[13][29]~q ;
wire \reg0|registers[14][29]~q ;
wire \reg0|registers[15][29]~q ;
wire \reg0|Mux2~8_combout ;
wire \reg0|Mux2~9_combout ;
wire \reg0|Mux2~10_combout ;
wire \ALU0|Add0~114 ;
wire \ALU0|Add0~117_sumout ;
wire \reg0|Mux34~5_combout ;
wire \reg0|Mux34~6_combout ;
wire \reg0|Mux34~7_combout ;
wire \reg0|Mux34~8_combout ;
wire \reg0|Mux34~9_combout ;
wire \wCiULA2[29]~1_combout ;
wire \wCregdata[29]~49_combout ;
wire \wCregdata[29]~50_combout ;
wire \reg0|registers[16][29]~q ;
wire \reg0|Mux34~0_combout ;
wire \reg0|Mux34~1_combout ;
wire \reg0|Mux34~2_combout ;
wire \reg0|Mux34~3_combout ;
wire \reg0|Mux34~4_combout ;
wire \reg0|Mux34~10_combout ;
wire \reg0|registers[20][30]~q ;
wire \reg0|registers[24][30]~q ;
wire \reg0|registers[28][30]~q ;
wire \reg0|Mux1~0_combout ;
wire \reg0|registers[17][30]~q ;
wire \reg0|registers[21][30]~q ;
wire \reg0|registers[25][30]~q ;
wire \reg0|registers[29][30]~q ;
wire \reg0|Mux1~1_combout ;
wire \reg0|registers[18][30]~q ;
wire \reg0|registers[22][30]~q ;
wire \reg0|registers[26][30]~q ;
wire \reg0|registers[30][30]~q ;
wire \reg0|Mux1~2_combout ;
wire \reg0|registers[19][30]~q ;
wire \reg0|registers[23][30]~q ;
wire \reg0|registers[27][30]~q ;
wire \reg0|registers[31][30]~q ;
wire \reg0|Mux1~3_combout ;
wire \reg0|Mux1~4_combout ;
wire \reg0|registers[4][30]~q ;
wire \reg0|registers[5][30]~q ;
wire \reg0|registers[6][30]~q ;
wire \reg0|registers[7][30]~q ;
wire \reg0|Mux1~5_combout ;
wire \reg0|registers[1][30]~q ;
wire \reg0|registers[2][30]~q ;
wire \reg0|registers[3][30]~q ;
wire \reg0|Mux1~6_combout ;
wire \reg0|registers[8][30]~q ;
wire \reg0|registers[9][30]~q ;
wire \reg0|registers[10][30]~q ;
wire \reg0|registers[11][30]~q ;
wire \reg0|Mux1~7_combout ;
wire \reg0|registers[12][30]~q ;
wire \reg0|registers[13][30]~q ;
wire \reg0|registers[14][30]~q ;
wire \reg0|registers[15][30]~q ;
wire \reg0|Mux1~8_combout ;
wire \reg0|Mux1~9_combout ;
wire \reg0|Mux1~10_combout ;
wire \ALU0|Add0~118 ;
wire \ALU0|Add0~121_sumout ;
wire \reg0|Mux33~5_combout ;
wire \reg0|Mux33~6_combout ;
wire \reg0|Mux33~7_combout ;
wire \reg0|Mux33~8_combout ;
wire \reg0|Mux33~9_combout ;
wire \wCiULA2[30]~2_combout ;
wire \wCregdata[30]~51_combout ;
wire \wCregdata[30]~52_combout ;
wire \reg0|registers[16][30]~q ;
wire \reg0|Mux33~0_combout ;
wire \reg0|Mux33~1_combout ;
wire \reg0|Mux33~2_combout ;
wire \reg0|Mux33~3_combout ;
wire \reg0|Mux33~4_combout ;
wire \reg0|Mux33~10_combout ;
wire \reg0|registers[20][31]~q ;
wire \reg0|registers[24][31]~q ;
wire \reg0|registers[28][31]~q ;
wire \reg0|Mux0~0_combout ;
wire \reg0|registers[17][31]~q ;
wire \reg0|registers[21][31]~q ;
wire \reg0|registers[25][31]~q ;
wire \reg0|registers[29][31]~q ;
wire \reg0|Mux0~1_combout ;
wire \reg0|registers[18][31]~q ;
wire \reg0|registers[22][31]~q ;
wire \reg0|registers[26][31]~q ;
wire \reg0|registers[30][31]~q ;
wire \reg0|Mux0~2_combout ;
wire \reg0|registers[19][31]~q ;
wire \reg0|registers[23][31]~q ;
wire \reg0|registers[27][31]~q ;
wire \reg0|registers[31][31]~q ;
wire \reg0|Mux0~3_combout ;
wire \reg0|Mux0~4_combout ;
wire \reg0|registers[4][31]~q ;
wire \reg0|registers[5][31]~q ;
wire \reg0|registers[6][31]~q ;
wire \reg0|registers[7][31]~q ;
wire \reg0|Mux0~5_combout ;
wire \reg0|registers[1][31]~q ;
wire \reg0|registers[2][31]~q ;
wire \reg0|registers[3][31]~q ;
wire \reg0|Mux0~6_combout ;
wire \reg0|registers[8][31]~q ;
wire \reg0|registers[9][31]~q ;
wire \reg0|registers[10][31]~q ;
wire \reg0|registers[11][31]~q ;
wire \reg0|Mux0~7_combout ;
wire \reg0|registers[12][31]~q ;
wire \reg0|registers[13][31]~q ;
wire \reg0|registers[14][31]~q ;
wire \reg0|registers[15][31]~q ;
wire \reg0|Mux0~8_combout ;
wire \reg0|Mux0~9_combout ;
wire \reg0|Mux0~10_combout ;
wire \ALU0|Add0~122 ;
wire \ALU0|Add0~125_sumout ;
wire \reg0|Mux32~5_combout ;
wire \reg0|Mux32~6_combout ;
wire \reg0|Mux32~7_combout ;
wire \reg0|Mux32~8_combout ;
wire \reg0|Mux32~9_combout ;
wire \wCiULA2[31]~3_combout ;
wire \wCregdata[31]~53_combout ;
wire \wCregdata[31]~54_combout ;
wire \reg0|registers[16][31]~q ;
wire \reg0|Mux32~0_combout ;
wire \reg0|Mux32~1_combout ;
wire \reg0|Mux32~2_combout ;
wire \reg0|Mux32~3_combout ;
wire \reg0|Mux32~4_combout ;
wire \reg0|Mux32~10_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ;
wire \wCregdata[9]~9_combout ;
wire \reg0|registers[16][9]~q ;
wire \reg0|Mux54~0_combout ;
wire \reg0|Mux54~1_combout ;
wire \reg0|Mux54~2_combout ;
wire \reg0|Mux54~3_combout ;
wire \reg0|Mux54~4_combout ;
wire \wCiULA2[9]~10_combout ;
wire \ALU0|Add0~37_sumout ;
wire \ALU0|Mux22~1_combout ;
wire \wCregdata[8]~8_combout ;
wire \reg0|registers[16][8]~q ;
wire \reg0|Mux23~0_combout ;
wire \reg0|Mux23~1_combout ;
wire \reg0|Mux23~2_combout ;
wire \reg0|Mux23~3_combout ;
wire \reg0|Mux23~4_combout ;
wire \reg0|Mux23~5_combout ;
wire \reg0|Mux23~6_combout ;
wire \reg0|Mux23~7_combout ;
wire \reg0|Mux23~8_combout ;
wire \reg0|Mux23~9_combout ;
wire \reg0|Mux23~10_combout ;
wire \ALU0|Add0~33_sumout ;
wire \ALU0|Mux23~0_combout ;
wire \ALU0|Mux23~1_combout ;
wire \wCregdata[7]~7_combout ;
wire \reg0|registers[16][7]~q ;
wire \reg0|Mux56~0_combout ;
wire \reg0|Mux56~1_combout ;
wire \reg0|Mux56~2_combout ;
wire \reg0|Mux56~3_combout ;
wire \reg0|Mux56~4_combout ;
wire \wCiULA2[7]~11_combout ;
wire \ALU0|Add0~29_sumout ;
wire \ALU0|Mux24~0_combout ;
wire \wCregdata[6]~6_combout ;
wire \reg0|registers[16][6]~q ;
wire \reg0|Mux25~0_combout ;
wire \reg0|Mux25~1_combout ;
wire \reg0|Mux25~2_combout ;
wire \reg0|Mux25~3_combout ;
wire \reg0|Mux25~4_combout ;
wire \reg0|Mux25~5_combout ;
wire \reg0|Mux25~6_combout ;
wire \reg0|Mux25~7_combout ;
wire \reg0|Mux25~8_combout ;
wire \reg0|Mux25~9_combout ;
wire \reg0|Mux25~10_combout ;
wire \ALU0|Add0~25_sumout ;
wire \ALU0|Mux25~0_combout ;
wire \ALU0|Mux25~1_combout ;
wire \wCregdata[5]~5_combout ;
wire \reg0|registers[16][5]~q ;
wire \reg0|Mux58~0_combout ;
wire \reg0|Mux58~1_combout ;
wire \reg0|Mux58~2_combout ;
wire \reg0|Mux58~3_combout ;
wire \reg0|Mux58~4_combout ;
wire \wCiULA2[5]~13_combout ;
wire \ALU0|Add0~21_sumout ;
wire \ALU0|Mux26~0_combout ;
wire \wCregdata[4]~4_combout ;
wire \reg0|registers[16][4]~q ;
wire \reg0|Mux59~0_combout ;
wire \reg0|Mux59~1_combout ;
wire \reg0|Mux59~2_combout ;
wire \reg0|Mux59~3_combout ;
wire \reg0|Mux59~4_combout ;
wire \wCiULA2[4]~12_combout ;
wire \ALU0|Add0~17_sumout ;
wire \ALU0|Mux27~0_combout ;
wire \wCregdata[3]~3_combout ;
wire \reg0|registers[16][3]~q ;
wire \reg0|Mux28~0_combout ;
wire \reg0|Mux28~1_combout ;
wire \reg0|Mux28~2_combout ;
wire \reg0|Mux28~3_combout ;
wire \reg0|Mux28~4_combout ;
wire \reg0|Mux28~5_combout ;
wire \reg0|Mux28~6_combout ;
wire \reg0|Mux28~7_combout ;
wire \reg0|Mux28~8_combout ;
wire \reg0|Mux28~9_combout ;
wire \reg0|Mux28~10_combout ;
wire \ALU0|Add0~13_sumout ;
wire \ALU0|Mux28~0_combout ;
wire \ALU0|Mux28~1_combout ;
wire \wCregdata[2]~2_combout ;
wire \reg0|registers[16][2]~q ;
wire \reg0|Mux61~0_combout ;
wire \reg0|Mux61~1_combout ;
wire \reg0|Mux61~2_combout ;
wire \reg0|Mux61~3_combout ;
wire \reg0|Mux61~4_combout ;
wire \wCiULA2[2]~14_combout ;
wire \ALU0|Add0~9_sumout ;
wire \ALU0|Mux29~0_combout ;
wire \wCregdata[1]~1_combout ;
wire \reg0|registers[16][1]~q ;
wire \reg0|Mux30~0_combout ;
wire \reg0|Mux30~1_combout ;
wire \reg0|Mux30~2_combout ;
wire \reg0|Mux30~3_combout ;
wire \reg0|Mux30~4_combout ;
wire \reg0|Mux30~5_combout ;
wire \reg0|Mux30~6_combout ;
wire \reg0|Mux30~7_combout ;
wire \reg0|Mux30~8_combout ;
wire \reg0|Mux30~9_combout ;
wire \reg0|Mux30~10_combout ;
wire \ALU0|Add0~5_sumout ;
wire \ALU0|Mux30~0_combout ;
wire \ALU0|Mux30~1_combout ;
wire \wCregdata[0]~0_combout ;
wire \reg0|registers[16][0]~q ;
wire \reg0|Mux31~0_combout ;
wire \reg0|Mux31~1_combout ;
wire \reg0|Mux31~2_combout ;
wire \reg0|Mux31~3_combout ;
wire \reg0|Mux31~4_combout ;
wire \reg0|Mux31~5_combout ;
wire \reg0|Mux31~6_combout ;
wire \reg0|Mux31~7_combout ;
wire \reg0|Mux31~8_combout ;
wire \reg0|Mux31~9_combout ;
wire \reg0|Mux31~10_combout ;
wire \ALUControl|ALUCtrl[0]~0_combout ;
wire \ALU0|LessThan0~0_combout ;
wire \ALU0|LessThan0~1_combout ;
wire \ALU0|LessThan0~2_combout ;
wire \ALU0|LessThan0~3_combout ;
wire \ALU0|LessThan0~4_combout ;
wire \ALU0|LessThan0~5_combout ;
wire \ALU0|Equal0~0_combout ;
wire \ALU0|Equal0~1_combout ;
wire \ALU0|Equal0~3_combout ;
wire \ALU0|LessThan0~12_combout ;
wire \ALU0|LessThan0~13_combout ;
wire \ALU0|LessThan0~14_combout ;
wire \ALU0|Equal0~4_combout ;
wire \ALU0|Equal0~5_combout ;
wire \ALU0|LessThan0~16_combout ;
wire \ALU0|LessThan0~44_combout ;
wire \ALU0|LessThan0~17_combout ;
wire \ALU0|LessThan0~18_combout ;
wire \ALU0|LessThan0~19_combout ;
wire \ALU0|LessThan0~20_combout ;
wire \ALU0|LessThan0~21_combout ;
wire \ALU0|LessThan0~7_combout ;
wire \ALU0|LessThan0~8_combout ;
wire \ALU0|LessThan0~9_combout ;
wire \ALU0|Equal0~2_combout ;
wire \ALU0|Equal0~6_combout ;
wire \ALU0|LessThan0~10_combout ;
wire \ALU0|LessThan0~22_combout ;
wire \ALU0|LessThan0~23_combout ;
wire \ALU0|LessThan0~24_combout ;
wire \ALU0|LessThan0~25_combout ;
wire \ALU0|LessThan0~26_combout ;
wire \ALU0|LessThan0~27_combout ;
wire \ALU0|LessThan0~28_combout ;
wire \ALU0|LessThan0~29_combout ;
wire \ALU0|LessThan0~30_combout ;
wire \ALU0|Equal0~7_combout ;
wire \ALU0|LessThan0~31_combout ;
wire \ALU0|LessThan0~32_combout ;
wire \ALU0|LessThan0~34_combout ;
wire \ALU0|LessThan0~33_combout ;
wire \ALU0|LessThan0~40_combout ;
wire \ALU0|LessThan0~35_combout ;
wire \ALU0|LessThan0~36_combout ;
wire \ALU0|LessThan0~37_combout ;
wire \ALU0|LessThan0~38_combout ;
wire \ALU0|LessThan0~39_combout ;
wire \ALU0|Add0~1_sumout ;
wire \ALU0|Mux31~0_combout ;
wire \ALU0|Add0~81_sumout ;
wire \wCregdata[20]~31_combout ;
wire \wCregdata[20]~32_combout ;
wire \reg0|registers[16][20]~q ;
wire \reg0|Mux43~0_combout ;
wire \reg0|Mux43~1_combout ;
wire \reg0|Mux43~2_combout ;
wire \reg0|Mux43~3_combout ;
wire \reg0|Mux43~4_combout ;
wire \reg0|Mux43~5_combout ;
wire \reg0|Mux43~6_combout ;
wire \reg0|Mux43~7_combout ;
wire \reg0|Mux43~8_combout ;
wire \reg0|Mux43~9_combout ;
wire \reg0|Mux43~10_combout ;
wire \ALU0|LessThan0~6_combout ;
wire \ALU0|LessThan0~11_combout ;
wire \ALU0|LessThan0~15_combout ;
wire \ALU0|Equal0~8_combout ;
wire \ALU0|Equal0~9_combout ;
wire \wCPCFonte~0_combout ;
wire \Add0~5_sumout ;
wire \ImmGen0|Decoder0~5_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \Ctrl0|WideOr4~0_combout ;
wire \Ctrl0|WideOr4~1_combout ;
wire \Ctrl0|WideOr3~0_combout ;
wire \Ctrl0|Jal~combout ;
wire \Add0~1_sumout ;
wire \ALU0|Equal0~10_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \pc|PC[22]~0_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \Add0~118 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~125_sumout ;
wire \regin[4]~input_o ;
wire \regin[2]~input_o ;
wire \regin[3]~input_o ;
wire \reg0|Mux95~0_combout ;
wire \reg0|Mux95~1_combout ;
wire \reg0|Mux95~2_combout ;
wire \reg0|Mux95~3_combout ;
wire \regin[0]~input_o ;
wire \regin[1]~input_o ;
wire \reg0|Mux95~4_combout ;
wire \reg0|Mux95~5_combout ;
wire \reg0|Mux95~6_combout ;
wire \reg0|Mux95~7_combout ;
wire \reg0|Mux95~8_combout ;
wire \reg0|Mux95~9_combout ;
wire \reg0|Mux95~10_combout ;
wire \reg0|Mux94~0_combout ;
wire \reg0|Mux94~1_combout ;
wire \reg0|Mux94~2_combout ;
wire \reg0|Mux94~3_combout ;
wire \reg0|Mux94~4_combout ;
wire \reg0|Mux94~5_combout ;
wire \reg0|Mux94~6_combout ;
wire \reg0|Mux94~7_combout ;
wire \reg0|Mux94~8_combout ;
wire \reg0|Mux94~9_combout ;
wire \reg0|Mux94~10_combout ;
wire \reg0|Mux93~0_combout ;
wire \reg0|Mux93~1_combout ;
wire \reg0|Mux93~2_combout ;
wire \reg0|Mux93~3_combout ;
wire \reg0|Mux93~4_combout ;
wire \reg0|Mux93~5_combout ;
wire \reg0|Mux93~6_combout ;
wire \reg0|Mux93~7_combout ;
wire \reg0|Mux93~8_combout ;
wire \reg0|Mux93~9_combout ;
wire \reg0|Mux93~10_combout ;
wire \reg0|Mux92~0_combout ;
wire \reg0|Mux92~1_combout ;
wire \reg0|Mux92~2_combout ;
wire \reg0|Mux92~3_combout ;
wire \reg0|Mux92~4_combout ;
wire \reg0|Mux92~5_combout ;
wire \reg0|Mux92~6_combout ;
wire \reg0|Mux92~7_combout ;
wire \reg0|Mux92~8_combout ;
wire \reg0|Mux92~9_combout ;
wire \reg0|Mux92~10_combout ;
wire \reg0|Mux91~0_combout ;
wire \reg0|Mux91~1_combout ;
wire \reg0|Mux91~2_combout ;
wire \reg0|Mux91~3_combout ;
wire \reg0|Mux91~4_combout ;
wire \reg0|Mux91~5_combout ;
wire \reg0|Mux91~6_combout ;
wire \reg0|Mux91~7_combout ;
wire \reg0|Mux91~8_combout ;
wire \reg0|Mux91~9_combout ;
wire \reg0|Mux91~10_combout ;
wire \reg0|Mux90~0_combout ;
wire \reg0|Mux90~1_combout ;
wire \reg0|Mux90~2_combout ;
wire \reg0|Mux90~3_combout ;
wire \reg0|Mux90~4_combout ;
wire \reg0|Mux90~5_combout ;
wire \reg0|Mux90~6_combout ;
wire \reg0|Mux90~7_combout ;
wire \reg0|Mux90~8_combout ;
wire \reg0|Mux90~9_combout ;
wire \reg0|Mux90~10_combout ;
wire \reg0|Mux89~0_combout ;
wire \reg0|Mux89~1_combout ;
wire \reg0|Mux89~2_combout ;
wire \reg0|Mux89~3_combout ;
wire \reg0|Mux89~4_combout ;
wire \reg0|Mux89~5_combout ;
wire \reg0|Mux89~6_combout ;
wire \reg0|Mux89~7_combout ;
wire \reg0|Mux89~8_combout ;
wire \reg0|Mux89~9_combout ;
wire \reg0|Mux89~10_combout ;
wire \reg0|Mux88~0_combout ;
wire \reg0|Mux88~1_combout ;
wire \reg0|Mux88~2_combout ;
wire \reg0|Mux88~3_combout ;
wire \reg0|Mux88~4_combout ;
wire \reg0|Mux88~5_combout ;
wire \reg0|Mux88~6_combout ;
wire \reg0|Mux88~7_combout ;
wire \reg0|Mux88~8_combout ;
wire \reg0|Mux88~9_combout ;
wire \reg0|Mux88~10_combout ;
wire \reg0|Mux87~0_combout ;
wire \reg0|Mux87~1_combout ;
wire \reg0|Mux87~2_combout ;
wire \reg0|Mux87~3_combout ;
wire \reg0|Mux87~4_combout ;
wire \reg0|Mux87~5_combout ;
wire \reg0|Mux87~6_combout ;
wire \reg0|Mux87~7_combout ;
wire \reg0|Mux87~8_combout ;
wire \reg0|Mux87~9_combout ;
wire \reg0|Mux87~10_combout ;
wire \reg0|Mux86~0_combout ;
wire \reg0|Mux86~1_combout ;
wire \reg0|Mux86~2_combout ;
wire \reg0|Mux86~3_combout ;
wire \reg0|Mux86~4_combout ;
wire \reg0|Mux86~5_combout ;
wire \reg0|Mux86~6_combout ;
wire \reg0|Mux86~7_combout ;
wire \reg0|Mux86~8_combout ;
wire \reg0|Mux86~9_combout ;
wire \reg0|Mux86~10_combout ;
wire \reg0|Mux85~0_combout ;
wire \reg0|Mux85~1_combout ;
wire \reg0|Mux85~2_combout ;
wire \reg0|Mux85~3_combout ;
wire \reg0|Mux85~4_combout ;
wire \reg0|Mux85~5_combout ;
wire \reg0|Mux85~6_combout ;
wire \reg0|Mux85~7_combout ;
wire \reg0|Mux85~8_combout ;
wire \reg0|Mux85~9_combout ;
wire \reg0|Mux85~10_combout ;
wire \reg0|Mux84~0_combout ;
wire \reg0|Mux84~1_combout ;
wire \reg0|Mux84~2_combout ;
wire \reg0|Mux84~3_combout ;
wire \reg0|Mux84~4_combout ;
wire \reg0|Mux84~5_combout ;
wire \reg0|Mux84~6_combout ;
wire \reg0|Mux84~7_combout ;
wire \reg0|Mux84~8_combout ;
wire \reg0|Mux84~9_combout ;
wire \reg0|Mux84~10_combout ;
wire \reg0|Mux83~0_combout ;
wire \reg0|Mux83~1_combout ;
wire \reg0|Mux83~2_combout ;
wire \reg0|Mux83~3_combout ;
wire \reg0|Mux83~4_combout ;
wire \reg0|Mux83~5_combout ;
wire \reg0|Mux83~6_combout ;
wire \reg0|Mux83~7_combout ;
wire \reg0|Mux83~8_combout ;
wire \reg0|Mux83~9_combout ;
wire \reg0|Mux83~10_combout ;
wire \reg0|Mux82~0_combout ;
wire \reg0|Mux82~1_combout ;
wire \reg0|Mux82~2_combout ;
wire \reg0|Mux82~3_combout ;
wire \reg0|Mux82~4_combout ;
wire \reg0|Mux82~5_combout ;
wire \reg0|Mux82~6_combout ;
wire \reg0|Mux82~7_combout ;
wire \reg0|Mux82~8_combout ;
wire \reg0|Mux82~9_combout ;
wire \reg0|Mux82~10_combout ;
wire \reg0|Mux81~0_combout ;
wire \reg0|Mux81~1_combout ;
wire \reg0|Mux81~2_combout ;
wire \reg0|Mux81~3_combout ;
wire \reg0|Mux81~4_combout ;
wire \reg0|Mux81~5_combout ;
wire \reg0|Mux81~6_combout ;
wire \reg0|Mux81~7_combout ;
wire \reg0|Mux81~8_combout ;
wire \reg0|Mux81~9_combout ;
wire \reg0|Mux81~10_combout ;
wire \reg0|Mux80~0_combout ;
wire \reg0|Mux80~1_combout ;
wire \reg0|Mux80~2_combout ;
wire \reg0|Mux80~3_combout ;
wire \reg0|Mux80~4_combout ;
wire \reg0|Mux80~5_combout ;
wire \reg0|Mux80~6_combout ;
wire \reg0|Mux80~7_combout ;
wire \reg0|Mux80~8_combout ;
wire \reg0|Mux80~9_combout ;
wire \reg0|Mux80~10_combout ;
wire \reg0|Mux79~0_combout ;
wire \reg0|Mux79~1_combout ;
wire \reg0|Mux79~2_combout ;
wire \reg0|Mux79~3_combout ;
wire \reg0|Mux79~4_combout ;
wire \reg0|Mux79~5_combout ;
wire \reg0|Mux79~6_combout ;
wire \reg0|Mux79~7_combout ;
wire \reg0|Mux79~8_combout ;
wire \reg0|Mux79~9_combout ;
wire \reg0|Mux79~10_combout ;
wire \reg0|Mux78~0_combout ;
wire \reg0|Mux78~1_combout ;
wire \reg0|Mux78~2_combout ;
wire \reg0|Mux78~3_combout ;
wire \reg0|Mux78~4_combout ;
wire \reg0|Mux78~5_combout ;
wire \reg0|Mux78~6_combout ;
wire \reg0|Mux78~7_combout ;
wire \reg0|Mux78~8_combout ;
wire \reg0|Mux78~9_combout ;
wire \reg0|Mux78~10_combout ;
wire \reg0|Mux77~0_combout ;
wire \reg0|Mux77~1_combout ;
wire \reg0|Mux77~2_combout ;
wire \reg0|Mux77~3_combout ;
wire \reg0|Mux77~4_combout ;
wire \reg0|Mux77~5_combout ;
wire \reg0|Mux77~6_combout ;
wire \reg0|Mux77~7_combout ;
wire \reg0|Mux77~8_combout ;
wire \reg0|Mux77~9_combout ;
wire \reg0|Mux77~10_combout ;
wire \reg0|Mux76~0_combout ;
wire \reg0|Mux76~1_combout ;
wire \reg0|Mux76~2_combout ;
wire \reg0|Mux76~3_combout ;
wire \reg0|Mux76~4_combout ;
wire \reg0|Mux76~5_combout ;
wire \reg0|Mux76~6_combout ;
wire \reg0|Mux76~7_combout ;
wire \reg0|Mux76~8_combout ;
wire \reg0|Mux76~9_combout ;
wire \reg0|Mux76~10_combout ;
wire \reg0|Mux75~0_combout ;
wire \reg0|Mux75~1_combout ;
wire \reg0|Mux75~2_combout ;
wire \reg0|Mux75~3_combout ;
wire \reg0|Mux75~4_combout ;
wire \reg0|Mux75~5_combout ;
wire \reg0|Mux75~6_combout ;
wire \reg0|Mux75~7_combout ;
wire \reg0|Mux75~8_combout ;
wire \reg0|Mux75~9_combout ;
wire \reg0|Mux75~10_combout ;
wire \reg0|Mux74~0_combout ;
wire \reg0|Mux74~1_combout ;
wire \reg0|Mux74~2_combout ;
wire \reg0|Mux74~3_combout ;
wire \reg0|Mux74~4_combout ;
wire \reg0|Mux74~5_combout ;
wire \reg0|Mux74~6_combout ;
wire \reg0|Mux74~7_combout ;
wire \reg0|Mux74~8_combout ;
wire \reg0|Mux74~9_combout ;
wire \reg0|Mux74~10_combout ;
wire \reg0|Mux73~0_combout ;
wire \reg0|Mux73~1_combout ;
wire \reg0|Mux73~2_combout ;
wire \reg0|Mux73~3_combout ;
wire \reg0|Mux73~4_combout ;
wire \reg0|Mux73~5_combout ;
wire \reg0|Mux73~6_combout ;
wire \reg0|Mux73~7_combout ;
wire \reg0|Mux73~8_combout ;
wire \reg0|Mux73~9_combout ;
wire \reg0|Mux73~10_combout ;
wire \reg0|Mux72~0_combout ;
wire \reg0|Mux72~1_combout ;
wire \reg0|Mux72~2_combout ;
wire \reg0|Mux72~3_combout ;
wire \reg0|Mux72~4_combout ;
wire \reg0|Mux72~5_combout ;
wire \reg0|Mux72~6_combout ;
wire \reg0|Mux72~7_combout ;
wire \reg0|Mux72~8_combout ;
wire \reg0|Mux72~9_combout ;
wire \reg0|Mux72~10_combout ;
wire \reg0|Mux71~0_combout ;
wire \reg0|Mux71~1_combout ;
wire \reg0|Mux71~2_combout ;
wire \reg0|Mux71~3_combout ;
wire \reg0|Mux71~4_combout ;
wire \reg0|Mux71~5_combout ;
wire \reg0|Mux71~6_combout ;
wire \reg0|Mux71~7_combout ;
wire \reg0|Mux71~8_combout ;
wire \reg0|Mux71~9_combout ;
wire \reg0|Mux71~10_combout ;
wire \reg0|Mux70~0_combout ;
wire \reg0|Mux70~1_combout ;
wire \reg0|Mux70~2_combout ;
wire \reg0|Mux70~3_combout ;
wire \reg0|Mux70~4_combout ;
wire \reg0|Mux70~5_combout ;
wire \reg0|Mux70~6_combout ;
wire \reg0|Mux70~7_combout ;
wire \reg0|Mux70~8_combout ;
wire \reg0|Mux70~9_combout ;
wire \reg0|Mux70~10_combout ;
wire \reg0|Mux69~0_combout ;
wire \reg0|Mux69~1_combout ;
wire \reg0|Mux69~2_combout ;
wire \reg0|Mux69~3_combout ;
wire \reg0|Mux69~4_combout ;
wire \reg0|Mux69~5_combout ;
wire \reg0|Mux69~6_combout ;
wire \reg0|Mux69~7_combout ;
wire \reg0|Mux69~8_combout ;
wire \reg0|Mux69~9_combout ;
wire \reg0|Mux69~10_combout ;
wire \reg0|Mux68~0_combout ;
wire \reg0|Mux68~1_combout ;
wire \reg0|Mux68~2_combout ;
wire \reg0|Mux68~3_combout ;
wire \reg0|Mux68~4_combout ;
wire \reg0|Mux68~5_combout ;
wire \reg0|Mux68~6_combout ;
wire \reg0|Mux68~7_combout ;
wire \reg0|Mux68~8_combout ;
wire \reg0|Mux68~9_combout ;
wire \reg0|Mux68~10_combout ;
wire \reg0|Mux67~0_combout ;
wire \reg0|Mux67~1_combout ;
wire \reg0|Mux67~2_combout ;
wire \reg0|Mux67~3_combout ;
wire \reg0|Mux67~4_combout ;
wire \reg0|Mux67~5_combout ;
wire \reg0|Mux67~6_combout ;
wire \reg0|Mux67~7_combout ;
wire \reg0|Mux67~8_combout ;
wire \reg0|Mux67~9_combout ;
wire \reg0|Mux67~10_combout ;
wire \reg0|Mux66~0_combout ;
wire \reg0|Mux66~1_combout ;
wire \reg0|Mux66~2_combout ;
wire \reg0|Mux66~3_combout ;
wire \reg0|Mux66~4_combout ;
wire \reg0|Mux66~5_combout ;
wire \reg0|Mux66~6_combout ;
wire \reg0|Mux66~7_combout ;
wire \reg0|Mux66~8_combout ;
wire \reg0|Mux66~9_combout ;
wire \reg0|Mux66~10_combout ;
wire \reg0|Mux65~0_combout ;
wire \reg0|Mux65~1_combout ;
wire \reg0|Mux65~2_combout ;
wire \reg0|Mux65~3_combout ;
wire \reg0|Mux65~4_combout ;
wire \reg0|Mux65~5_combout ;
wire \reg0|Mux65~6_combout ;
wire \reg0|Mux65~7_combout ;
wire \reg0|Mux65~8_combout ;
wire \reg0|Mux65~9_combout ;
wire \reg0|Mux65~10_combout ;
wire \reg0|Mux64~0_combout ;
wire \reg0|Mux64~1_combout ;
wire \reg0|Mux64~2_combout ;
wire \reg0|Mux64~3_combout ;
wire \reg0|Mux64~4_combout ;
wire \reg0|Mux64~5_combout ;
wire \reg0|Mux64~6_combout ;
wire \reg0|Mux64~7_combout ;
wire \reg0|Mux64~8_combout ;
wire \reg0|Mux64~9_combout ;
wire \reg0|Mux64~10_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [9:0] \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [31:0] \MemData|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [31:0] \pc|PC ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [31:0] \MemData|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [4:0] \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [31:0] \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [31:0] \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [5:0] \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [31:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [5:0] \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [6:0] \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [6:0] \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [9:0] \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;

wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \MemData|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

cyclonev_io_obuf \PC[0]~output (
	.i(\pc|PC [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
defparam \PC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[1]~output (
	.i(\pc|PC [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
defparam \PC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[2]~output (
	.i(\pc|PC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
defparam \PC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[3]~output (
	.i(\pc|PC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
defparam \PC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[4]~output (
	.i(\pc|PC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
defparam \PC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[5]~output (
	.i(\pc|PC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
defparam \PC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[6]~output (
	.i(\pc|PC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
defparam \PC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[7]~output (
	.i(\pc|PC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
defparam \PC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[8]~output (
	.i(\pc|PC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
defparam \PC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[9]~output (
	.i(\pc|PC [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
defparam \PC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[10]~output (
	.i(\pc|PC [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
defparam \PC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[11]~output (
	.i(\pc|PC [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
defparam \PC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[12]~output (
	.i(\pc|PC [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
defparam \PC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[13]~output (
	.i(\pc|PC [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
defparam \PC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[14]~output (
	.i(\pc|PC [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
defparam \PC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[15]~output (
	.i(\pc|PC [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
defparam \PC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[16]~output (
	.i(\pc|PC [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
defparam \PC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[17]~output (
	.i(\pc|PC [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
defparam \PC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[18]~output (
	.i(\pc|PC [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
defparam \PC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[19]~output (
	.i(\pc|PC [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
defparam \PC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[20]~output (
	.i(\pc|PC [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
defparam \PC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[21]~output (
	.i(\pc|PC [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
defparam \PC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[22]~output (
	.i(!\pc|PC [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
defparam \PC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[23]~output (
	.i(\pc|PC [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
defparam \PC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[24]~output (
	.i(\pc|PC [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
defparam \PC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[25]~output (
	.i(\pc|PC [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
defparam \PC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[26]~output (
	.i(\pc|PC [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
defparam \PC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[27]~output (
	.i(\pc|PC [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
defparam \PC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[28]~output (
	.i(\pc|PC [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
defparam \PC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[29]~output (
	.i(\pc|PC [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
defparam \PC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[30]~output (
	.i(\pc|PC [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
defparam \PC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC[31]~output (
	.i(\pc|PC [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
defparam \PC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[0]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[0]),
	.obar());
// synopsys translate_off
defparam \Instr[0]~output .bus_hold = "false";
defparam \Instr[0]~output .open_drain_output = "false";
defparam \Instr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[1]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[1]),
	.obar());
// synopsys translate_off
defparam \Instr[1]~output .bus_hold = "false";
defparam \Instr[1]~output .open_drain_output = "false";
defparam \Instr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[2]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[2]),
	.obar());
// synopsys translate_off
defparam \Instr[2]~output .bus_hold = "false";
defparam \Instr[2]~output .open_drain_output = "false";
defparam \Instr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[3]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[3]),
	.obar());
// synopsys translate_off
defparam \Instr[3]~output .bus_hold = "false";
defparam \Instr[3]~output .open_drain_output = "false";
defparam \Instr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[4]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[4]),
	.obar());
// synopsys translate_off
defparam \Instr[4]~output .bus_hold = "false";
defparam \Instr[4]~output .open_drain_output = "false";
defparam \Instr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[5]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[5]),
	.obar());
// synopsys translate_off
defparam \Instr[5]~output .bus_hold = "false";
defparam \Instr[5]~output .open_drain_output = "false";
defparam \Instr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[6]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[6]),
	.obar());
// synopsys translate_off
defparam \Instr[6]~output .bus_hold = "false";
defparam \Instr[6]~output .open_drain_output = "false";
defparam \Instr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[7]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[7]),
	.obar());
// synopsys translate_off
defparam \Instr[7]~output .bus_hold = "false";
defparam \Instr[7]~output .open_drain_output = "false";
defparam \Instr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[8]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[8]),
	.obar());
// synopsys translate_off
defparam \Instr[8]~output .bus_hold = "false";
defparam \Instr[8]~output .open_drain_output = "false";
defparam \Instr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[9]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[9]),
	.obar());
// synopsys translate_off
defparam \Instr[9]~output .bus_hold = "false";
defparam \Instr[9]~output .open_drain_output = "false";
defparam \Instr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[10]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[10]),
	.obar());
// synopsys translate_off
defparam \Instr[10]~output .bus_hold = "false";
defparam \Instr[10]~output .open_drain_output = "false";
defparam \Instr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[11]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[11]),
	.obar());
// synopsys translate_off
defparam \Instr[11]~output .bus_hold = "false";
defparam \Instr[11]~output .open_drain_output = "false";
defparam \Instr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[12]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[12]),
	.obar());
// synopsys translate_off
defparam \Instr[12]~output .bus_hold = "false";
defparam \Instr[12]~output .open_drain_output = "false";
defparam \Instr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[13]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[13]),
	.obar());
// synopsys translate_off
defparam \Instr[13]~output .bus_hold = "false";
defparam \Instr[13]~output .open_drain_output = "false";
defparam \Instr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[14]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[14]),
	.obar());
// synopsys translate_off
defparam \Instr[14]~output .bus_hold = "false";
defparam \Instr[14]~output .open_drain_output = "false";
defparam \Instr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[15]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[15]),
	.obar());
// synopsys translate_off
defparam \Instr[15]~output .bus_hold = "false";
defparam \Instr[15]~output .open_drain_output = "false";
defparam \Instr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[16]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[16]),
	.obar());
// synopsys translate_off
defparam \Instr[16]~output .bus_hold = "false";
defparam \Instr[16]~output .open_drain_output = "false";
defparam \Instr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[17]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[17]),
	.obar());
// synopsys translate_off
defparam \Instr[17]~output .bus_hold = "false";
defparam \Instr[17]~output .open_drain_output = "false";
defparam \Instr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[18]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[18]),
	.obar());
// synopsys translate_off
defparam \Instr[18]~output .bus_hold = "false";
defparam \Instr[18]~output .open_drain_output = "false";
defparam \Instr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[19]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[19]),
	.obar());
// synopsys translate_off
defparam \Instr[19]~output .bus_hold = "false";
defparam \Instr[19]~output .open_drain_output = "false";
defparam \Instr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[20]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[20]),
	.obar());
// synopsys translate_off
defparam \Instr[20]~output .bus_hold = "false";
defparam \Instr[20]~output .open_drain_output = "false";
defparam \Instr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[21]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[21]),
	.obar());
// synopsys translate_off
defparam \Instr[21]~output .bus_hold = "false";
defparam \Instr[21]~output .open_drain_output = "false";
defparam \Instr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[22]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[22]),
	.obar());
// synopsys translate_off
defparam \Instr[22]~output .bus_hold = "false";
defparam \Instr[22]~output .open_drain_output = "false";
defparam \Instr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[23]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[23]),
	.obar());
// synopsys translate_off
defparam \Instr[23]~output .bus_hold = "false";
defparam \Instr[23]~output .open_drain_output = "false";
defparam \Instr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[24]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[24]),
	.obar());
// synopsys translate_off
defparam \Instr[24]~output .bus_hold = "false";
defparam \Instr[24]~output .open_drain_output = "false";
defparam \Instr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[25]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[25]),
	.obar());
// synopsys translate_off
defparam \Instr[25]~output .bus_hold = "false";
defparam \Instr[25]~output .open_drain_output = "false";
defparam \Instr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[26]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[26]),
	.obar());
// synopsys translate_off
defparam \Instr[26]~output .bus_hold = "false";
defparam \Instr[26]~output .open_drain_output = "false";
defparam \Instr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[27]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[27]),
	.obar());
// synopsys translate_off
defparam \Instr[27]~output .bus_hold = "false";
defparam \Instr[27]~output .open_drain_output = "false";
defparam \Instr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[28]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[28]),
	.obar());
// synopsys translate_off
defparam \Instr[28]~output .bus_hold = "false";
defparam \Instr[28]~output .open_drain_output = "false";
defparam \Instr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[29]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[29]),
	.obar());
// synopsys translate_off
defparam \Instr[29]~output .bus_hold = "false";
defparam \Instr[29]~output .open_drain_output = "false";
defparam \Instr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[30]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[30]),
	.obar());
// synopsys translate_off
defparam \Instr[30]~output .bus_hold = "false";
defparam \Instr[30]~output .open_drain_output = "false";
defparam \Instr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Instr[31]~output (
	.i(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[31]),
	.obar());
// synopsys translate_off
defparam \Instr[31]~output .bus_hold = "false";
defparam \Instr[31]~output .open_drain_output = "false";
defparam \Instr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[0]~output (
	.i(\reg0|Mux95~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[0]),
	.obar());
// synopsys translate_off
defparam \regout[0]~output .bus_hold = "false";
defparam \regout[0]~output .open_drain_output = "false";
defparam \regout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[1]~output (
	.i(\reg0|Mux94~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[1]),
	.obar());
// synopsys translate_off
defparam \regout[1]~output .bus_hold = "false";
defparam \regout[1]~output .open_drain_output = "false";
defparam \regout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[2]~output (
	.i(\reg0|Mux93~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[2]),
	.obar());
// synopsys translate_off
defparam \regout[2]~output .bus_hold = "false";
defparam \regout[2]~output .open_drain_output = "false";
defparam \regout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[3]~output (
	.i(\reg0|Mux92~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[3]),
	.obar());
// synopsys translate_off
defparam \regout[3]~output .bus_hold = "false";
defparam \regout[3]~output .open_drain_output = "false";
defparam \regout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[4]~output (
	.i(\reg0|Mux91~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[4]),
	.obar());
// synopsys translate_off
defparam \regout[4]~output .bus_hold = "false";
defparam \regout[4]~output .open_drain_output = "false";
defparam \regout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[5]~output (
	.i(\reg0|Mux90~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[5]),
	.obar());
// synopsys translate_off
defparam \regout[5]~output .bus_hold = "false";
defparam \regout[5]~output .open_drain_output = "false";
defparam \regout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[6]~output (
	.i(\reg0|Mux89~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[6]),
	.obar());
// synopsys translate_off
defparam \regout[6]~output .bus_hold = "false";
defparam \regout[6]~output .open_drain_output = "false";
defparam \regout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[7]~output (
	.i(\reg0|Mux88~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[7]),
	.obar());
// synopsys translate_off
defparam \regout[7]~output .bus_hold = "false";
defparam \regout[7]~output .open_drain_output = "false";
defparam \regout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[8]~output (
	.i(\reg0|Mux87~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[8]),
	.obar());
// synopsys translate_off
defparam \regout[8]~output .bus_hold = "false";
defparam \regout[8]~output .open_drain_output = "false";
defparam \regout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[9]~output (
	.i(\reg0|Mux86~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[9]),
	.obar());
// synopsys translate_off
defparam \regout[9]~output .bus_hold = "false";
defparam \regout[9]~output .open_drain_output = "false";
defparam \regout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[10]~output (
	.i(\reg0|Mux85~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[10]),
	.obar());
// synopsys translate_off
defparam \regout[10]~output .bus_hold = "false";
defparam \regout[10]~output .open_drain_output = "false";
defparam \regout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[11]~output (
	.i(\reg0|Mux84~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[11]),
	.obar());
// synopsys translate_off
defparam \regout[11]~output .bus_hold = "false";
defparam \regout[11]~output .open_drain_output = "false";
defparam \regout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[12]~output (
	.i(\reg0|Mux83~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[12]),
	.obar());
// synopsys translate_off
defparam \regout[12]~output .bus_hold = "false";
defparam \regout[12]~output .open_drain_output = "false";
defparam \regout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[13]~output (
	.i(\reg0|Mux82~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[13]),
	.obar());
// synopsys translate_off
defparam \regout[13]~output .bus_hold = "false";
defparam \regout[13]~output .open_drain_output = "false";
defparam \regout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[14]~output (
	.i(\reg0|Mux81~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[14]),
	.obar());
// synopsys translate_off
defparam \regout[14]~output .bus_hold = "false";
defparam \regout[14]~output .open_drain_output = "false";
defparam \regout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[15]~output (
	.i(\reg0|Mux80~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[15]),
	.obar());
// synopsys translate_off
defparam \regout[15]~output .bus_hold = "false";
defparam \regout[15]~output .open_drain_output = "false";
defparam \regout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[16]~output (
	.i(\reg0|Mux79~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[16]),
	.obar());
// synopsys translate_off
defparam \regout[16]~output .bus_hold = "false";
defparam \regout[16]~output .open_drain_output = "false";
defparam \regout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[17]~output (
	.i(\reg0|Mux78~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[17]),
	.obar());
// synopsys translate_off
defparam \regout[17]~output .bus_hold = "false";
defparam \regout[17]~output .open_drain_output = "false";
defparam \regout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[18]~output (
	.i(\reg0|Mux77~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[18]),
	.obar());
// synopsys translate_off
defparam \regout[18]~output .bus_hold = "false";
defparam \regout[18]~output .open_drain_output = "false";
defparam \regout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[19]~output (
	.i(\reg0|Mux76~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[19]),
	.obar());
// synopsys translate_off
defparam \regout[19]~output .bus_hold = "false";
defparam \regout[19]~output .open_drain_output = "false";
defparam \regout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[20]~output (
	.i(\reg0|Mux75~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[20]),
	.obar());
// synopsys translate_off
defparam \regout[20]~output .bus_hold = "false";
defparam \regout[20]~output .open_drain_output = "false";
defparam \regout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[21]~output (
	.i(\reg0|Mux74~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[21]),
	.obar());
// synopsys translate_off
defparam \regout[21]~output .bus_hold = "false";
defparam \regout[21]~output .open_drain_output = "false";
defparam \regout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[22]~output (
	.i(\reg0|Mux73~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[22]),
	.obar());
// synopsys translate_off
defparam \regout[22]~output .bus_hold = "false";
defparam \regout[22]~output .open_drain_output = "false";
defparam \regout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[23]~output (
	.i(\reg0|Mux72~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[23]),
	.obar());
// synopsys translate_off
defparam \regout[23]~output .bus_hold = "false";
defparam \regout[23]~output .open_drain_output = "false";
defparam \regout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[24]~output (
	.i(\reg0|Mux71~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[24]),
	.obar());
// synopsys translate_off
defparam \regout[24]~output .bus_hold = "false";
defparam \regout[24]~output .open_drain_output = "false";
defparam \regout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[25]~output (
	.i(\reg0|Mux70~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[25]),
	.obar());
// synopsys translate_off
defparam \regout[25]~output .bus_hold = "false";
defparam \regout[25]~output .open_drain_output = "false";
defparam \regout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[26]~output (
	.i(\reg0|Mux69~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[26]),
	.obar());
// synopsys translate_off
defparam \regout[26]~output .bus_hold = "false";
defparam \regout[26]~output .open_drain_output = "false";
defparam \regout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[27]~output (
	.i(\reg0|Mux68~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[27]),
	.obar());
// synopsys translate_off
defparam \regout[27]~output .bus_hold = "false";
defparam \regout[27]~output .open_drain_output = "false";
defparam \regout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[28]~output (
	.i(\reg0|Mux67~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[28]),
	.obar());
// synopsys translate_off
defparam \regout[28]~output .bus_hold = "false";
defparam \regout[28]~output .open_drain_output = "false";
defparam \regout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[29]~output (
	.i(\reg0|Mux66~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[29]),
	.obar());
// synopsys translate_off
defparam \regout[29]~output .bus_hold = "false";
defparam \regout[29]~output .open_drain_output = "false";
defparam \regout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[30]~output (
	.i(\reg0|Mux65~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[30]),
	.obar());
// synopsys translate_off
defparam \regout[30]~output .bus_hold = "false";
defparam \regout[30]~output .open_drain_output = "false";
defparam \regout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regout[31]~output (
	.i(\reg0|Mux64~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regout[31]),
	.obar());
// synopsys translate_off
defparam \regout[31]~output .bus_hold = "false";
defparam \regout[31]~output .open_drain_output = "false";
defparam \regout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[0]~output (
	.i(\reg0|registers[5][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[0]),
	.obar());
// synopsys translate_off
defparam \regt0[0]~output .bus_hold = "false";
defparam \regt0[0]~output .open_drain_output = "false";
defparam \regt0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[1]~output (
	.i(\reg0|registers[5][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[1]),
	.obar());
// synopsys translate_off
defparam \regt0[1]~output .bus_hold = "false";
defparam \regt0[1]~output .open_drain_output = "false";
defparam \regt0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[2]~output (
	.i(\reg0|registers[5][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[2]),
	.obar());
// synopsys translate_off
defparam \regt0[2]~output .bus_hold = "false";
defparam \regt0[2]~output .open_drain_output = "false";
defparam \regt0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[3]~output (
	.i(\reg0|registers[5][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[3]),
	.obar());
// synopsys translate_off
defparam \regt0[3]~output .bus_hold = "false";
defparam \regt0[3]~output .open_drain_output = "false";
defparam \regt0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[4]~output (
	.i(\reg0|registers[5][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[4]),
	.obar());
// synopsys translate_off
defparam \regt0[4]~output .bus_hold = "false";
defparam \regt0[4]~output .open_drain_output = "false";
defparam \regt0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[5]~output (
	.i(\reg0|registers[5][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[5]),
	.obar());
// synopsys translate_off
defparam \regt0[5]~output .bus_hold = "false";
defparam \regt0[5]~output .open_drain_output = "false";
defparam \regt0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[6]~output (
	.i(\reg0|registers[5][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[6]),
	.obar());
// synopsys translate_off
defparam \regt0[6]~output .bus_hold = "false";
defparam \regt0[6]~output .open_drain_output = "false";
defparam \regt0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[7]~output (
	.i(\reg0|registers[5][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[7]),
	.obar());
// synopsys translate_off
defparam \regt0[7]~output .bus_hold = "false";
defparam \regt0[7]~output .open_drain_output = "false";
defparam \regt0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[8]~output (
	.i(\reg0|registers[5][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[8]),
	.obar());
// synopsys translate_off
defparam \regt0[8]~output .bus_hold = "false";
defparam \regt0[8]~output .open_drain_output = "false";
defparam \regt0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[9]~output (
	.i(\reg0|registers[5][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[9]),
	.obar());
// synopsys translate_off
defparam \regt0[9]~output .bus_hold = "false";
defparam \regt0[9]~output .open_drain_output = "false";
defparam \regt0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[10]~output (
	.i(\reg0|registers[5][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[10]),
	.obar());
// synopsys translate_off
defparam \regt0[10]~output .bus_hold = "false";
defparam \regt0[10]~output .open_drain_output = "false";
defparam \regt0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[11]~output (
	.i(\reg0|registers[5][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[11]),
	.obar());
// synopsys translate_off
defparam \regt0[11]~output .bus_hold = "false";
defparam \regt0[11]~output .open_drain_output = "false";
defparam \regt0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[12]~output (
	.i(\reg0|registers[5][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[12]),
	.obar());
// synopsys translate_off
defparam \regt0[12]~output .bus_hold = "false";
defparam \regt0[12]~output .open_drain_output = "false";
defparam \regt0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[13]~output (
	.i(\reg0|registers[5][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[13]),
	.obar());
// synopsys translate_off
defparam \regt0[13]~output .bus_hold = "false";
defparam \regt0[13]~output .open_drain_output = "false";
defparam \regt0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[14]~output (
	.i(\reg0|registers[5][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[14]),
	.obar());
// synopsys translate_off
defparam \regt0[14]~output .bus_hold = "false";
defparam \regt0[14]~output .open_drain_output = "false";
defparam \regt0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[15]~output (
	.i(\reg0|registers[5][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[15]),
	.obar());
// synopsys translate_off
defparam \regt0[15]~output .bus_hold = "false";
defparam \regt0[15]~output .open_drain_output = "false";
defparam \regt0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[16]~output (
	.i(\reg0|registers[5][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[16]),
	.obar());
// synopsys translate_off
defparam \regt0[16]~output .bus_hold = "false";
defparam \regt0[16]~output .open_drain_output = "false";
defparam \regt0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[17]~output (
	.i(\reg0|registers[5][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[17]),
	.obar());
// synopsys translate_off
defparam \regt0[17]~output .bus_hold = "false";
defparam \regt0[17]~output .open_drain_output = "false";
defparam \regt0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[18]~output (
	.i(\reg0|registers[5][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[18]),
	.obar());
// synopsys translate_off
defparam \regt0[18]~output .bus_hold = "false";
defparam \regt0[18]~output .open_drain_output = "false";
defparam \regt0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[19]~output (
	.i(\reg0|registers[5][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[19]),
	.obar());
// synopsys translate_off
defparam \regt0[19]~output .bus_hold = "false";
defparam \regt0[19]~output .open_drain_output = "false";
defparam \regt0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[20]~output (
	.i(\reg0|registers[5][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[20]),
	.obar());
// synopsys translate_off
defparam \regt0[20]~output .bus_hold = "false";
defparam \regt0[20]~output .open_drain_output = "false";
defparam \regt0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[21]~output (
	.i(\reg0|registers[5][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[21]),
	.obar());
// synopsys translate_off
defparam \regt0[21]~output .bus_hold = "false";
defparam \regt0[21]~output .open_drain_output = "false";
defparam \regt0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[22]~output (
	.i(\reg0|registers[5][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[22]),
	.obar());
// synopsys translate_off
defparam \regt0[22]~output .bus_hold = "false";
defparam \regt0[22]~output .open_drain_output = "false";
defparam \regt0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[23]~output (
	.i(\reg0|registers[5][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[23]),
	.obar());
// synopsys translate_off
defparam \regt0[23]~output .bus_hold = "false";
defparam \regt0[23]~output .open_drain_output = "false";
defparam \regt0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[24]~output (
	.i(\reg0|registers[5][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[24]),
	.obar());
// synopsys translate_off
defparam \regt0[24]~output .bus_hold = "false";
defparam \regt0[24]~output .open_drain_output = "false";
defparam \regt0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[25]~output (
	.i(\reg0|registers[5][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[25]),
	.obar());
// synopsys translate_off
defparam \regt0[25]~output .bus_hold = "false";
defparam \regt0[25]~output .open_drain_output = "false";
defparam \regt0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[26]~output (
	.i(\reg0|registers[5][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[26]),
	.obar());
// synopsys translate_off
defparam \regt0[26]~output .bus_hold = "false";
defparam \regt0[26]~output .open_drain_output = "false";
defparam \regt0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[27]~output (
	.i(\reg0|registers[5][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[27]),
	.obar());
// synopsys translate_off
defparam \regt0[27]~output .bus_hold = "false";
defparam \regt0[27]~output .open_drain_output = "false";
defparam \regt0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[28]~output (
	.i(\reg0|registers[5][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[28]),
	.obar());
// synopsys translate_off
defparam \regt0[28]~output .bus_hold = "false";
defparam \regt0[28]~output .open_drain_output = "false";
defparam \regt0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[29]~output (
	.i(\reg0|registers[5][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[29]),
	.obar());
// synopsys translate_off
defparam \regt0[29]~output .bus_hold = "false";
defparam \regt0[29]~output .open_drain_output = "false";
defparam \regt0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[30]~output (
	.i(\reg0|registers[5][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[30]),
	.obar());
// synopsys translate_off
defparam \regt0[30]~output .bus_hold = "false";
defparam \regt0[30]~output .open_drain_output = "false";
defparam \regt0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt0[31]~output (
	.i(\reg0|registers[5][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt0[31]),
	.obar());
// synopsys translate_off
defparam \regt0[31]~output .bus_hold = "false";
defparam \regt0[31]~output .open_drain_output = "false";
defparam \regt0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[0]~output (
	.i(\reg0|registers[7][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[0]),
	.obar());
// synopsys translate_off
defparam \regt2[0]~output .bus_hold = "false";
defparam \regt2[0]~output .open_drain_output = "false";
defparam \regt2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[1]~output (
	.i(\reg0|registers[7][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[1]),
	.obar());
// synopsys translate_off
defparam \regt2[1]~output .bus_hold = "false";
defparam \regt2[1]~output .open_drain_output = "false";
defparam \regt2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[2]~output (
	.i(\reg0|registers[7][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[2]),
	.obar());
// synopsys translate_off
defparam \regt2[2]~output .bus_hold = "false";
defparam \regt2[2]~output .open_drain_output = "false";
defparam \regt2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[3]~output (
	.i(\reg0|registers[7][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[3]),
	.obar());
// synopsys translate_off
defparam \regt2[3]~output .bus_hold = "false";
defparam \regt2[3]~output .open_drain_output = "false";
defparam \regt2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[4]~output (
	.i(\reg0|registers[7][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[4]),
	.obar());
// synopsys translate_off
defparam \regt2[4]~output .bus_hold = "false";
defparam \regt2[4]~output .open_drain_output = "false";
defparam \regt2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[5]~output (
	.i(\reg0|registers[7][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[5]),
	.obar());
// synopsys translate_off
defparam \regt2[5]~output .bus_hold = "false";
defparam \regt2[5]~output .open_drain_output = "false";
defparam \regt2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[6]~output (
	.i(\reg0|registers[7][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[6]),
	.obar());
// synopsys translate_off
defparam \regt2[6]~output .bus_hold = "false";
defparam \regt2[6]~output .open_drain_output = "false";
defparam \regt2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[7]~output (
	.i(\reg0|registers[7][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[7]),
	.obar());
// synopsys translate_off
defparam \regt2[7]~output .bus_hold = "false";
defparam \regt2[7]~output .open_drain_output = "false";
defparam \regt2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[8]~output (
	.i(\reg0|registers[7][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[8]),
	.obar());
// synopsys translate_off
defparam \regt2[8]~output .bus_hold = "false";
defparam \regt2[8]~output .open_drain_output = "false";
defparam \regt2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[9]~output (
	.i(\reg0|registers[7][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[9]),
	.obar());
// synopsys translate_off
defparam \regt2[9]~output .bus_hold = "false";
defparam \regt2[9]~output .open_drain_output = "false";
defparam \regt2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[10]~output (
	.i(\reg0|registers[7][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[10]),
	.obar());
// synopsys translate_off
defparam \regt2[10]~output .bus_hold = "false";
defparam \regt2[10]~output .open_drain_output = "false";
defparam \regt2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[11]~output (
	.i(\reg0|registers[7][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[11]),
	.obar());
// synopsys translate_off
defparam \regt2[11]~output .bus_hold = "false";
defparam \regt2[11]~output .open_drain_output = "false";
defparam \regt2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[12]~output (
	.i(\reg0|registers[7][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[12]),
	.obar());
// synopsys translate_off
defparam \regt2[12]~output .bus_hold = "false";
defparam \regt2[12]~output .open_drain_output = "false";
defparam \regt2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[13]~output (
	.i(\reg0|registers[7][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[13]),
	.obar());
// synopsys translate_off
defparam \regt2[13]~output .bus_hold = "false";
defparam \regt2[13]~output .open_drain_output = "false";
defparam \regt2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[14]~output (
	.i(\reg0|registers[7][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[14]),
	.obar());
// synopsys translate_off
defparam \regt2[14]~output .bus_hold = "false";
defparam \regt2[14]~output .open_drain_output = "false";
defparam \regt2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[15]~output (
	.i(\reg0|registers[7][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[15]),
	.obar());
// synopsys translate_off
defparam \regt2[15]~output .bus_hold = "false";
defparam \regt2[15]~output .open_drain_output = "false";
defparam \regt2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[16]~output (
	.i(\reg0|registers[7][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[16]),
	.obar());
// synopsys translate_off
defparam \regt2[16]~output .bus_hold = "false";
defparam \regt2[16]~output .open_drain_output = "false";
defparam \regt2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[17]~output (
	.i(\reg0|registers[7][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[17]),
	.obar());
// synopsys translate_off
defparam \regt2[17]~output .bus_hold = "false";
defparam \regt2[17]~output .open_drain_output = "false";
defparam \regt2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[18]~output (
	.i(\reg0|registers[7][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[18]),
	.obar());
// synopsys translate_off
defparam \regt2[18]~output .bus_hold = "false";
defparam \regt2[18]~output .open_drain_output = "false";
defparam \regt2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[19]~output (
	.i(\reg0|registers[7][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[19]),
	.obar());
// synopsys translate_off
defparam \regt2[19]~output .bus_hold = "false";
defparam \regt2[19]~output .open_drain_output = "false";
defparam \regt2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[20]~output (
	.i(\reg0|registers[7][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[20]),
	.obar());
// synopsys translate_off
defparam \regt2[20]~output .bus_hold = "false";
defparam \regt2[20]~output .open_drain_output = "false";
defparam \regt2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[21]~output (
	.i(\reg0|registers[7][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[21]),
	.obar());
// synopsys translate_off
defparam \regt2[21]~output .bus_hold = "false";
defparam \regt2[21]~output .open_drain_output = "false";
defparam \regt2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[22]~output (
	.i(\reg0|registers[7][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[22]),
	.obar());
// synopsys translate_off
defparam \regt2[22]~output .bus_hold = "false";
defparam \regt2[22]~output .open_drain_output = "false";
defparam \regt2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[23]~output (
	.i(\reg0|registers[7][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[23]),
	.obar());
// synopsys translate_off
defparam \regt2[23]~output .bus_hold = "false";
defparam \regt2[23]~output .open_drain_output = "false";
defparam \regt2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[24]~output (
	.i(\reg0|registers[7][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[24]),
	.obar());
// synopsys translate_off
defparam \regt2[24]~output .bus_hold = "false";
defparam \regt2[24]~output .open_drain_output = "false";
defparam \regt2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[25]~output (
	.i(\reg0|registers[7][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[25]),
	.obar());
// synopsys translate_off
defparam \regt2[25]~output .bus_hold = "false";
defparam \regt2[25]~output .open_drain_output = "false";
defparam \regt2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[26]~output (
	.i(\reg0|registers[7][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[26]),
	.obar());
// synopsys translate_off
defparam \regt2[26]~output .bus_hold = "false";
defparam \regt2[26]~output .open_drain_output = "false";
defparam \regt2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[27]~output (
	.i(\reg0|registers[7][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[27]),
	.obar());
// synopsys translate_off
defparam \regt2[27]~output .bus_hold = "false";
defparam \regt2[27]~output .open_drain_output = "false";
defparam \regt2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[28]~output (
	.i(\reg0|registers[7][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[28]),
	.obar());
// synopsys translate_off
defparam \regt2[28]~output .bus_hold = "false";
defparam \regt2[28]~output .open_drain_output = "false";
defparam \regt2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[29]~output (
	.i(\reg0|registers[7][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[29]),
	.obar());
// synopsys translate_off
defparam \regt2[29]~output .bus_hold = "false";
defparam \regt2[29]~output .open_drain_output = "false";
defparam \regt2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[30]~output (
	.i(\reg0|registers[7][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[30]),
	.obar());
// synopsys translate_off
defparam \regt2[30]~output .bus_hold = "false";
defparam \regt2[30]~output .open_drain_output = "false";
defparam \regt2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regt2[31]~output (
	.i(\reg0|registers[7][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regt2[31]),
	.obar());
// synopsys translate_off
defparam \regt2[31]~output .bus_hold = "false";
defparam \regt2[31]~output .open_drain_output = "false";
defparam \regt2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[0]~output (
	.i(\reg0|registers[8][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[0]),
	.obar());
// synopsys translate_off
defparam \regs0[0]~output .bus_hold = "false";
defparam \regs0[0]~output .open_drain_output = "false";
defparam \regs0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[1]~output (
	.i(\reg0|registers[8][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[1]),
	.obar());
// synopsys translate_off
defparam \regs0[1]~output .bus_hold = "false";
defparam \regs0[1]~output .open_drain_output = "false";
defparam \regs0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[2]~output (
	.i(\reg0|registers[8][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[2]),
	.obar());
// synopsys translate_off
defparam \regs0[2]~output .bus_hold = "false";
defparam \regs0[2]~output .open_drain_output = "false";
defparam \regs0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[3]~output (
	.i(\reg0|registers[8][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[3]),
	.obar());
// synopsys translate_off
defparam \regs0[3]~output .bus_hold = "false";
defparam \regs0[3]~output .open_drain_output = "false";
defparam \regs0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[4]~output (
	.i(\reg0|registers[8][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[4]),
	.obar());
// synopsys translate_off
defparam \regs0[4]~output .bus_hold = "false";
defparam \regs0[4]~output .open_drain_output = "false";
defparam \regs0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[5]~output (
	.i(\reg0|registers[8][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[5]),
	.obar());
// synopsys translate_off
defparam \regs0[5]~output .bus_hold = "false";
defparam \regs0[5]~output .open_drain_output = "false";
defparam \regs0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[6]~output (
	.i(\reg0|registers[8][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[6]),
	.obar());
// synopsys translate_off
defparam \regs0[6]~output .bus_hold = "false";
defparam \regs0[6]~output .open_drain_output = "false";
defparam \regs0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[7]~output (
	.i(\reg0|registers[8][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[7]),
	.obar());
// synopsys translate_off
defparam \regs0[7]~output .bus_hold = "false";
defparam \regs0[7]~output .open_drain_output = "false";
defparam \regs0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[8]~output (
	.i(\reg0|registers[8][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[8]),
	.obar());
// synopsys translate_off
defparam \regs0[8]~output .bus_hold = "false";
defparam \regs0[8]~output .open_drain_output = "false";
defparam \regs0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[9]~output (
	.i(\reg0|registers[8][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[9]),
	.obar());
// synopsys translate_off
defparam \regs0[9]~output .bus_hold = "false";
defparam \regs0[9]~output .open_drain_output = "false";
defparam \regs0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[10]~output (
	.i(\reg0|registers[8][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[10]),
	.obar());
// synopsys translate_off
defparam \regs0[10]~output .bus_hold = "false";
defparam \regs0[10]~output .open_drain_output = "false";
defparam \regs0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[11]~output (
	.i(\reg0|registers[8][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[11]),
	.obar());
// synopsys translate_off
defparam \regs0[11]~output .bus_hold = "false";
defparam \regs0[11]~output .open_drain_output = "false";
defparam \regs0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[12]~output (
	.i(\reg0|registers[8][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[12]),
	.obar());
// synopsys translate_off
defparam \regs0[12]~output .bus_hold = "false";
defparam \regs0[12]~output .open_drain_output = "false";
defparam \regs0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[13]~output (
	.i(\reg0|registers[8][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[13]),
	.obar());
// synopsys translate_off
defparam \regs0[13]~output .bus_hold = "false";
defparam \regs0[13]~output .open_drain_output = "false";
defparam \regs0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[14]~output (
	.i(\reg0|registers[8][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[14]),
	.obar());
// synopsys translate_off
defparam \regs0[14]~output .bus_hold = "false";
defparam \regs0[14]~output .open_drain_output = "false";
defparam \regs0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[15]~output (
	.i(\reg0|registers[8][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[15]),
	.obar());
// synopsys translate_off
defparam \regs0[15]~output .bus_hold = "false";
defparam \regs0[15]~output .open_drain_output = "false";
defparam \regs0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[16]~output (
	.i(\reg0|registers[8][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[16]),
	.obar());
// synopsys translate_off
defparam \regs0[16]~output .bus_hold = "false";
defparam \regs0[16]~output .open_drain_output = "false";
defparam \regs0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[17]~output (
	.i(\reg0|registers[8][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[17]),
	.obar());
// synopsys translate_off
defparam \regs0[17]~output .bus_hold = "false";
defparam \regs0[17]~output .open_drain_output = "false";
defparam \regs0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[18]~output (
	.i(\reg0|registers[8][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[18]),
	.obar());
// synopsys translate_off
defparam \regs0[18]~output .bus_hold = "false";
defparam \regs0[18]~output .open_drain_output = "false";
defparam \regs0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[19]~output (
	.i(\reg0|registers[8][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[19]),
	.obar());
// synopsys translate_off
defparam \regs0[19]~output .bus_hold = "false";
defparam \regs0[19]~output .open_drain_output = "false";
defparam \regs0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[20]~output (
	.i(\reg0|registers[8][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[20]),
	.obar());
// synopsys translate_off
defparam \regs0[20]~output .bus_hold = "false";
defparam \regs0[20]~output .open_drain_output = "false";
defparam \regs0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[21]~output (
	.i(\reg0|registers[8][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[21]),
	.obar());
// synopsys translate_off
defparam \regs0[21]~output .bus_hold = "false";
defparam \regs0[21]~output .open_drain_output = "false";
defparam \regs0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[22]~output (
	.i(\reg0|registers[8][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[22]),
	.obar());
// synopsys translate_off
defparam \regs0[22]~output .bus_hold = "false";
defparam \regs0[22]~output .open_drain_output = "false";
defparam \regs0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[23]~output (
	.i(\reg0|registers[8][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[23]),
	.obar());
// synopsys translate_off
defparam \regs0[23]~output .bus_hold = "false";
defparam \regs0[23]~output .open_drain_output = "false";
defparam \regs0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[24]~output (
	.i(\reg0|registers[8][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[24]),
	.obar());
// synopsys translate_off
defparam \regs0[24]~output .bus_hold = "false";
defparam \regs0[24]~output .open_drain_output = "false";
defparam \regs0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[25]~output (
	.i(\reg0|registers[8][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[25]),
	.obar());
// synopsys translate_off
defparam \regs0[25]~output .bus_hold = "false";
defparam \regs0[25]~output .open_drain_output = "false";
defparam \regs0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[26]~output (
	.i(\reg0|registers[8][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[26]),
	.obar());
// synopsys translate_off
defparam \regs0[26]~output .bus_hold = "false";
defparam \regs0[26]~output .open_drain_output = "false";
defparam \regs0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[27]~output (
	.i(\reg0|registers[8][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[27]),
	.obar());
// synopsys translate_off
defparam \regs0[27]~output .bus_hold = "false";
defparam \regs0[27]~output .open_drain_output = "false";
defparam \regs0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[28]~output (
	.i(\reg0|registers[8][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[28]),
	.obar());
// synopsys translate_off
defparam \regs0[28]~output .bus_hold = "false";
defparam \regs0[28]~output .open_drain_output = "false";
defparam \regs0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[29]~output (
	.i(\reg0|registers[8][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[29]),
	.obar());
// synopsys translate_off
defparam \regs0[29]~output .bus_hold = "false";
defparam \regs0[29]~output .open_drain_output = "false";
defparam \regs0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[30]~output (
	.i(\reg0|registers[8][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[30]),
	.obar());
// synopsys translate_off
defparam \regs0[30]~output .bus_hold = "false";
defparam \regs0[30]~output .open_drain_output = "false";
defparam \regs0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs0[31]~output (
	.i(\reg0|registers[8][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs0[31]),
	.obar());
// synopsys translate_off
defparam \regs0[31]~output .bus_hold = "false";
defparam \regs0[31]~output .open_drain_output = "false";
defparam \regs0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[0]~output (
	.i(\reg0|registers[9][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[0]),
	.obar());
// synopsys translate_off
defparam \regs1[0]~output .bus_hold = "false";
defparam \regs1[0]~output .open_drain_output = "false";
defparam \regs1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[1]~output (
	.i(\reg0|registers[9][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[1]),
	.obar());
// synopsys translate_off
defparam \regs1[1]~output .bus_hold = "false";
defparam \regs1[1]~output .open_drain_output = "false";
defparam \regs1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[2]~output (
	.i(\reg0|registers[9][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[2]),
	.obar());
// synopsys translate_off
defparam \regs1[2]~output .bus_hold = "false";
defparam \regs1[2]~output .open_drain_output = "false";
defparam \regs1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[3]~output (
	.i(\reg0|registers[9][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[3]),
	.obar());
// synopsys translate_off
defparam \regs1[3]~output .bus_hold = "false";
defparam \regs1[3]~output .open_drain_output = "false";
defparam \regs1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[4]~output (
	.i(\reg0|registers[9][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[4]),
	.obar());
// synopsys translate_off
defparam \regs1[4]~output .bus_hold = "false";
defparam \regs1[4]~output .open_drain_output = "false";
defparam \regs1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[5]~output (
	.i(\reg0|registers[9][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[5]),
	.obar());
// synopsys translate_off
defparam \regs1[5]~output .bus_hold = "false";
defparam \regs1[5]~output .open_drain_output = "false";
defparam \regs1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[6]~output (
	.i(\reg0|registers[9][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[6]),
	.obar());
// synopsys translate_off
defparam \regs1[6]~output .bus_hold = "false";
defparam \regs1[6]~output .open_drain_output = "false";
defparam \regs1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[7]~output (
	.i(\reg0|registers[9][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[7]),
	.obar());
// synopsys translate_off
defparam \regs1[7]~output .bus_hold = "false";
defparam \regs1[7]~output .open_drain_output = "false";
defparam \regs1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[8]~output (
	.i(\reg0|registers[9][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[8]),
	.obar());
// synopsys translate_off
defparam \regs1[8]~output .bus_hold = "false";
defparam \regs1[8]~output .open_drain_output = "false";
defparam \regs1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[9]~output (
	.i(\reg0|registers[9][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[9]),
	.obar());
// synopsys translate_off
defparam \regs1[9]~output .bus_hold = "false";
defparam \regs1[9]~output .open_drain_output = "false";
defparam \regs1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[10]~output (
	.i(\reg0|registers[9][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[10]),
	.obar());
// synopsys translate_off
defparam \regs1[10]~output .bus_hold = "false";
defparam \regs1[10]~output .open_drain_output = "false";
defparam \regs1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[11]~output (
	.i(\reg0|registers[9][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[11]),
	.obar());
// synopsys translate_off
defparam \regs1[11]~output .bus_hold = "false";
defparam \regs1[11]~output .open_drain_output = "false";
defparam \regs1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[12]~output (
	.i(\reg0|registers[9][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[12]),
	.obar());
// synopsys translate_off
defparam \regs1[12]~output .bus_hold = "false";
defparam \regs1[12]~output .open_drain_output = "false";
defparam \regs1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[13]~output (
	.i(\reg0|registers[9][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[13]),
	.obar());
// synopsys translate_off
defparam \regs1[13]~output .bus_hold = "false";
defparam \regs1[13]~output .open_drain_output = "false";
defparam \regs1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[14]~output (
	.i(\reg0|registers[9][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[14]),
	.obar());
// synopsys translate_off
defparam \regs1[14]~output .bus_hold = "false";
defparam \regs1[14]~output .open_drain_output = "false";
defparam \regs1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[15]~output (
	.i(\reg0|registers[9][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[15]),
	.obar());
// synopsys translate_off
defparam \regs1[15]~output .bus_hold = "false";
defparam \regs1[15]~output .open_drain_output = "false";
defparam \regs1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[16]~output (
	.i(\reg0|registers[9][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[16]),
	.obar());
// synopsys translate_off
defparam \regs1[16]~output .bus_hold = "false";
defparam \regs1[16]~output .open_drain_output = "false";
defparam \regs1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[17]~output (
	.i(\reg0|registers[9][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[17]),
	.obar());
// synopsys translate_off
defparam \regs1[17]~output .bus_hold = "false";
defparam \regs1[17]~output .open_drain_output = "false";
defparam \regs1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[18]~output (
	.i(\reg0|registers[9][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[18]),
	.obar());
// synopsys translate_off
defparam \regs1[18]~output .bus_hold = "false";
defparam \regs1[18]~output .open_drain_output = "false";
defparam \regs1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[19]~output (
	.i(\reg0|registers[9][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[19]),
	.obar());
// synopsys translate_off
defparam \regs1[19]~output .bus_hold = "false";
defparam \regs1[19]~output .open_drain_output = "false";
defparam \regs1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[20]~output (
	.i(\reg0|registers[9][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[20]),
	.obar());
// synopsys translate_off
defparam \regs1[20]~output .bus_hold = "false";
defparam \regs1[20]~output .open_drain_output = "false";
defparam \regs1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[21]~output (
	.i(\reg0|registers[9][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[21]),
	.obar());
// synopsys translate_off
defparam \regs1[21]~output .bus_hold = "false";
defparam \regs1[21]~output .open_drain_output = "false";
defparam \regs1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[22]~output (
	.i(\reg0|registers[9][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[22]),
	.obar());
// synopsys translate_off
defparam \regs1[22]~output .bus_hold = "false";
defparam \regs1[22]~output .open_drain_output = "false";
defparam \regs1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[23]~output (
	.i(\reg0|registers[9][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[23]),
	.obar());
// synopsys translate_off
defparam \regs1[23]~output .bus_hold = "false";
defparam \regs1[23]~output .open_drain_output = "false";
defparam \regs1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[24]~output (
	.i(\reg0|registers[9][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[24]),
	.obar());
// synopsys translate_off
defparam \regs1[24]~output .bus_hold = "false";
defparam \regs1[24]~output .open_drain_output = "false";
defparam \regs1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[25]~output (
	.i(\reg0|registers[9][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[25]),
	.obar());
// synopsys translate_off
defparam \regs1[25]~output .bus_hold = "false";
defparam \regs1[25]~output .open_drain_output = "false";
defparam \regs1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[26]~output (
	.i(\reg0|registers[9][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[26]),
	.obar());
// synopsys translate_off
defparam \regs1[26]~output .bus_hold = "false";
defparam \regs1[26]~output .open_drain_output = "false";
defparam \regs1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[27]~output (
	.i(\reg0|registers[9][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[27]),
	.obar());
// synopsys translate_off
defparam \regs1[27]~output .bus_hold = "false";
defparam \regs1[27]~output .open_drain_output = "false";
defparam \regs1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[28]~output (
	.i(\reg0|registers[9][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[28]),
	.obar());
// synopsys translate_off
defparam \regs1[28]~output .bus_hold = "false";
defparam \regs1[28]~output .open_drain_output = "false";
defparam \regs1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[29]~output (
	.i(\reg0|registers[9][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[29]),
	.obar());
// synopsys translate_off
defparam \regs1[29]~output .bus_hold = "false";
defparam \regs1[29]~output .open_drain_output = "false";
defparam \regs1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[30]~output (
	.i(\reg0|registers[9][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[30]),
	.obar());
// synopsys translate_off
defparam \regs1[30]~output .bus_hold = "false";
defparam \regs1[30]~output .open_drain_output = "false";
defparam \regs1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regs1[31]~output (
	.i(\reg0|registers[9][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regs1[31]),
	.obar());
// synopsys translate_off
defparam \regs1[31]~output .bus_hold = "false";
defparam \regs1[31]~output .open_drain_output = "false";
defparam \regs1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hBFFFBFFFBFFFBFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1555155515551555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h6666666666666666;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5656565656565656;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBAAABAAABAAABAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000000080000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 (
	.dataa(!\~GND~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\~GND~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .lut_mask = 64'h3330335F333F335F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h0303001003030000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0000000001FA0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h051537370515FFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0010001000100010;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0303001003030000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h3333008033330080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000010000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h000000000004FA04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0002000200020002;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000000200000002;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0 .lut_mask = 64'h0000007000000070;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h3336363633363636;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h3333333633363336;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 64'hFFFFFF8F00000000;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h3333333633333333;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0001000100010001;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3332333233323332;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h5466546654665466;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0004000400040004;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 .lut_mask = 64'h04FFFFFF04FFFFFF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 64'h2F2F2F2F2F2F2F2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h3333333300008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0000100000001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0004000400040004;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000000200000002;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0 .lut_mask = 64'h0000007000000070;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h3336363633363636;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h3333333633363336;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 64'hFFFFFF8F00000000;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h3333333633333333;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0001000100010001;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3332333233323332;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h5466546654665466;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0004000400040004;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .lut_mask = 64'h04FFFFFF04FFFFFF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0111011101110111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .lut_mask = 64'h0000FFFF00400040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h8888F0008888F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .lut_mask = 64'h0000445000004450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h00AA00AA11BB05AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h51005DFF5DFF5DFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h7373737373737373;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h7373737373737373;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h0503AFCF0503AFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF4000F377;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00000F0F0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \clock2~input (
	.i(clock2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock2~input_o ));
// synopsys translate_off
defparam \clock2~input .bus_hold = "false";
defparam \clock2~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector8~0 (
// Equation(s):
// \ImmGen0|Selector8~0_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector8~0 .extended_lut = "off";
defparam \ImmGen0|Selector8~0 .lut_mask = 64'h1111111111111111;
defparam \ImmGen0|Selector8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000075FFFFFF70";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F7FFFFFFF0";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028200000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010822222105";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010A2222208F";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000388";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000008";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001080222008F";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010A2222038F";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001080000008F";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220220300";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002002000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222202200";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080222228A";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A2000008C";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000080";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002100";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028000000000";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Decoder0~1 (
// Equation(s):
// \ImmGen0|Decoder0~1_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Decoder0~1 .extended_lut = "off";
defparam \ImmGen0|Decoder0~1 .lut_mask = 64'h8080808080808080;
defparam \ImmGen0|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector0~2 (
// Equation(s):
// \ImmGen0|Selector0~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) ) ) ) # ( 
// \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector0~2 .extended_lut = "off";
defparam \ImmGen0|Selector0~2 .lut_mask = 64'h0000000800010009;
defparam \ImmGen0|Selector0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector0~3 (
// Equation(s):
// \ImmGen0|Selector0~3_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & \ImmGen0|Decoder0~1_combout )) # (\ImmGen0|Selector0~2_combout )))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(!\ImmGen0|Decoder0~1_combout ),
	.datad(!\ImmGen0|Selector0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector0~3 .extended_lut = "off";
defparam \ImmGen0|Selector0~3 .lut_mask = 64'h02AA02AA02AA02AA;
defparam \ImmGen0|Selector0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector11~2 (
// Equation(s):
// \ImmGen0|Selector11~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector11~2 .extended_lut = "off";
defparam \ImmGen0|Selector11~2 .lut_mask = 64'h1000000000000001;
defparam \ImmGen0|Selector11~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector9~1 (
// Equation(s):
// \ImmGen0|Selector9~1_combout  = (!\ImmGen0|Selector11~2_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11])) # (\ImmGen0|Selector11~2_combout  & ((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(!\ImmGen0|Selector11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector9~1 .extended_lut = "off";
defparam \ImmGen0|Selector9~1 .lut_mask = 64'h5353535353535353;
defparam \ImmGen0|Selector9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector10~1 (
// Equation(s):
// \ImmGen0|Selector10~1_combout  = (!\ImmGen0|Selector11~2_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10])) # (\ImmGen0|Selector11~2_combout  & ((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23])))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\ImmGen0|Selector11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector10~1 .extended_lut = "off";
defparam \ImmGen0|Selector10~1 .lut_mask = 64'h5353535353535353;
defparam \ImmGen0|Selector10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector11~3 (
// Equation(s):
// \ImmGen0|Selector11~3_combout  = (!\ImmGen0|Selector11~2_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9])) # (\ImmGen0|Selector11~2_combout  & ((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22])))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(!\ImmGen0|Selector11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector11~3 .extended_lut = "off";
defparam \ImmGen0|Selector11~3 .lut_mask = 64'h5353535353535353;
defparam \ImmGen0|Selector11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!\Ctrl0|Jal~combout  & ((!\wCPCFonte~0_combout ) # ((\ImmGen0|Selector11~3_combout  & !\ImmGen0|Selector11~1_combout )))) # (\Ctrl0|Jal~combout  & (((\ImmGen0|Selector11~3_combout  & !\ImmGen0|Selector11~1_combout )))) ) + ( 
// \pc|PC [0] ) + ( !VCC ))
// \Add0~2  = CARRY(( (!\Ctrl0|Jal~combout  & ((!\wCPCFonte~0_combout ) # ((\ImmGen0|Selector11~3_combout  & !\ImmGen0|Selector11~1_combout )))) # (\Ctrl0|Jal~combout  & (((\ImmGen0|Selector11~3_combout  & !\ImmGen0|Selector11~1_combout )))) ) + ( \pc|PC [0] 
// ) + ( !VCC ))

	.dataa(!\Ctrl0|Jal~combout ),
	.datab(!\wCPCFonte~0_combout ),
	.datac(!\ImmGen0|Selector11~3_combout ),
	.datad(!\ImmGen0|Selector11~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF0000008F88;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (\ImmGen0|Selector10~1_combout  & (!\ImmGen0|Selector11~1_combout  & ((\wCPCFonte~0_combout ) # (\Ctrl0|Jal~combout )))) ) + ( \pc|PC [1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( (\ImmGen0|Selector10~1_combout  & (!\ImmGen0|Selector11~1_combout  & ((\wCPCFonte~0_combout ) # (\Ctrl0|Jal~combout )))) ) + ( \pc|PC [1] ) + ( \Add0~2  ))

	.dataa(!\Ctrl0|Jal~combout ),
	.datab(!\wCPCFonte~0_combout ),
	.datac(!\ImmGen0|Selector10~1_combout ),
	.datad(!\ImmGen0|Selector11~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [1]),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF0000000700;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\ImmGen0|Selector11~1_combout  & (\ImmGen0|Selector9~1_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( (!\ImmGen0|Selector11~1_combout  & (\ImmGen0|Selector9~1_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [2] ) + ( \Add0~6  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|Selector11~1_combout ),
	.datad(!\ImmGen0|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [2]),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF0000000070;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [3] ) + ( \Add0~10  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datae(gnd),
	.dataf(!\pc|PC [3]),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\ImmGen0|WideOr0~1_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\ImmGen0|WideOr0~1_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [4] ) + ( \Add0~14  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(!\ImmGen0|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [4]),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\ImmGen0|WideOr0~1_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\ImmGen0|WideOr0~1_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [5] ) + ( \Add0~18  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datad(!\ImmGen0|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [5]),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [6] ) + ( \Add0~22  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datae(gnd),
	.dataf(!\pc|PC [6]),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [7] ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [7] ) + ( \Add0~26  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datae(gnd),
	.dataf(!\pc|PC [7]),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [8] ) + ( \Add0~30  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datae(gnd),
	.dataf(!\pc|PC [8]),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( (\ImmGen0|Selector8~0_combout  & (\ImmGen0|Selector0~3_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [9] ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( (\ImmGen0|Selector8~0_combout  & (\ImmGen0|Selector0~3_combout  & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [9] ) + ( \Add0~34  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|Selector8~0_combout ),
	.datad(!\ImmGen0|Selector0~3_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [9]),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \pc|PC[9] (
	.clk(\clock~input_o ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[9] .is_wysiwyg = "true";
defparam \pc|PC[9] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC[8] (
	.clk(\clock~input_o ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[8] .is_wysiwyg = "true";
defparam \pc|PC[8] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC[7] (
	.clk(\clock~input_o ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[7] .is_wysiwyg = "true";
defparam \pc|PC[7] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC[6] (
	.clk(\clock~input_o ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[6] .is_wysiwyg = "true";
defparam \pc|PC[6] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC[5] (
	.clk(\clock~input_o ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[5] .is_wysiwyg = "true";
defparam \pc|PC[5] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC[4] (
	.clk(\clock~input_o ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[4] .is_wysiwyg = "true";
defparam \pc|PC[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|WideOr0~0 (
// Equation(s):
// \ImmGen0|WideOr0~0_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|WideOr0~0 .extended_lut = "off";
defparam \ImmGen0|WideOr0~0 .lut_mask = 64'hB001B001B001B001;
defparam \ImmGen0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|WideOr0~1 (
// Equation(s):
// \ImmGen0|WideOr0~1_combout  = (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout )

	.dataa(!\ImmGen0|Decoder0~0_combout ),
	.datab(!\ImmGen0|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|WideOr0~1 .extended_lut = "off";
defparam \ImmGen0|WideOr0~1 .lut_mask = 64'h1111111111111111;
defparam \ImmGen0|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[3] (
	.clk(\clock~input_o ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[3] .is_wysiwyg = "true";
defparam \pc|PC[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc|PC [9],\pc|PC [8],\pc|PC [7],\pc|PC [6],\pc|PC [5],\pc|PC [4],\pc|PC [3],\pc|PC [2],\pc|PC [1],\pc|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "de1_text.mif";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 10;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 1023;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 1024;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \MemInstr|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028000000000";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.asdata(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Decoder0~0 (
// Equation(s):
// \ImmGen0|Decoder0~0_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Decoder0~0 .extended_lut = "off";
defparam \ImmGen0|Decoder0~0 .lut_mask = 64'h1010101010101010;
defparam \ImmGen0|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector11~0 (
// Equation(s):
// \ImmGen0|Selector11~0_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector11~0 .extended_lut = "off";
defparam \ImmGen0|Selector11~0 .lut_mask = 64'h8809880988098809;
defparam \ImmGen0|Selector11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector11~1 (
// Equation(s):
// \ImmGen0|Selector11~1_combout  = (!\ImmGen0|Decoder0~0_combout ) # (!\ImmGen0|Selector11~0_combout )

	.dataa(!\ImmGen0|Decoder0~0_combout ),
	.datab(!\ImmGen0|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector11~1 .extended_lut = "off";
defparam \ImmGen0|Selector11~1 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \ImmGen0|Selector11~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[2] (
	.clk(\clock~input_o ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[2] .is_wysiwyg = "true";
defparam \pc|PC[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Decoder0~4 (
// Equation(s):
// \ImmGen0|Decoder0~4_combout  = ( \ImmGen0|Decoder0~0_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(!\ImmGen0|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Decoder0~4 .extended_lut = "off";
defparam \ImmGen0|Decoder0~4 .lut_mask = 64'h0000000800000008;
defparam \ImmGen0|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[31]~0 (
// Equation(s):
// \ImmGen0|oImm[31]~0_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[31]~0 .extended_lut = "off";
defparam \ImmGen0|oImm[31]~0 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|WideOr1~1 (
// Equation(s):
// \Ctrl0|WideOr1~1_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|WideOr1~1 .extended_lut = "off";
defparam \Ctrl0|WideOr1~1 .lut_mask = 64'hC1C1C1C1C1C1C1C1;
defparam \Ctrl0|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|WideOr1~0 (
// Equation(s):
// \Ctrl0|WideOr1~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( \Ctrl0|WideOr1~1_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ( \Ctrl0|WideOr1~1_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.dataf(!\Ctrl0|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|WideOr1~0 .extended_lut = "off";
defparam \Ctrl0|WideOr1~0 .lut_mask = 64'h0000000010000010;
defparam \Ctrl0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Decoder0~2 (
// Equation(s):
// \ImmGen0|Decoder0~2_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|Decoder0~1_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Decoder0~2 .extended_lut = "off";
defparam \ImmGen0|Decoder0~2 .lut_mask = 64'h0202020202020202;
defparam \ImmGen0|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALUControl|Equal0~0 (
// Equation(s):
// \ALUControl|Equal0~0_combout  = ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28] & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [12] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27]))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUControl|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUControl|Equal0~0 .extended_lut = "off";
defparam \ALUControl|Equal0~0 .lut_mask = 64'h8000000080000000;
defparam \ALUControl|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALUControl|Equal0~1 (
// Equation(s):
// \ALUControl|Equal0~1_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & \ALUControl|Equal0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(!\ALUControl|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUControl|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUControl|Equal0~1 .extended_lut = "off";
defparam \ALUControl|Equal0~1 .lut_mask = 64'h0808080808080808;
defparam \ALUControl|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Decoder0~3 (
// Equation(s):
// \ImmGen0|Decoder0~3_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\ImmGen0|Selector8~0_combout  & \ImmGen0|Decoder0~1_combout )))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(!\ImmGen0|Selector8~0_combout ),
	.datad(!\ImmGen0|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Decoder0~3 .extended_lut = "off";
defparam \ImmGen0|Decoder0~3 .lut_mask = 64'h0001000100010001;
defparam \ImmGen0|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALUControl|Mux1~0 (
// Equation(s):
// \ALUControl|Mux1~0_combout  = ( \ImmGen0|Decoder0~3_combout  & ( ((!\ALUControl|Equal0~1_combout ) # ((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(!\ALUControl|Equal0~1_combout ),
	.datae(!\ImmGen0|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUControl|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUControl|Mux1~0 .extended_lut = "off";
defparam \ALUControl|Mux1~0 .lut_mask = 64'h0000FF370000FF37;
defparam \ALUControl|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[12]~10 (
// Equation(s):
// \wCregdata[12]~10_combout  = ( \ImmGen0|Decoder0~3_combout  & ( ((!\ALUControl|Equal0~1_combout ) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14])) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(gnd),
	.datad(!\ALUControl|Equal0~1_combout ),
	.datae(!\ImmGen0|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[12]~10 .extended_lut = "off";
defparam \wCregdata[12]~10 .lut_mask = 64'h0000FF770000FF77;
defparam \wCregdata[12]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|WideOr2~0 (
// Equation(s):
// \Ctrl0|WideOr2~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5])))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|WideOr2~0 .extended_lut = "off";
defparam \Ctrl0|WideOr2~0 .lut_mask = 64'h8008001080080010;
defparam \Ctrl0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~1 (
// Equation(s):
// \reg0|Decoder0~1_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~1 .extended_lut = "off";
defparam \reg0|Decoder0~1 .lut_mask = 64'h0808080808080808;
defparam \reg0|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~3 (
// Equation(s):
// \reg0|Decoder0~3_combout  = ( \reg0|Decoder0~1_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & (\ImmGen0|Selector8~0_combout  & 
// \Ctrl0|WideOr2~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(!\ImmGen0|Selector8~0_combout ),
	.datad(!\Ctrl0|WideOr2~0_combout ),
	.datae(!\reg0|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~3 .extended_lut = "off";
defparam \reg0|Decoder0~3 .lut_mask = 64'h0000000400000004;
defparam \reg0|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][0] .is_wysiwyg = "true";
defparam \reg0|registers[20][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~4 (
// Equation(s):
// \reg0|Decoder0~4_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~4 .extended_lut = "off";
defparam \reg0|Decoder0~4 .lut_mask = 64'h2222222222222222;
defparam \reg0|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~5 (
// Equation(s):
// \reg0|Decoder0~5_combout  = (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & (\reg0|Decoder0~1_combout  & \reg0|Decoder0~4_combout )))

	.dataa(!\ImmGen0|Selector8~0_combout ),
	.datab(!\Ctrl0|WideOr2~0_combout ),
	.datac(!\reg0|Decoder0~1_combout ),
	.datad(!\reg0|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~5 .extended_lut = "off";
defparam \reg0|Decoder0~5 .lut_mask = 64'h0001000100010001;
defparam \reg0|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[24][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][0] .is_wysiwyg = "true";
defparam \reg0|registers[24][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~6 (
// Equation(s):
// \reg0|Decoder0~6_combout  = ( \reg0|Decoder0~1_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & (\ImmGen0|Selector8~0_combout  & 
// \Ctrl0|WideOr2~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(!\ImmGen0|Selector8~0_combout ),
	.datad(!\Ctrl0|WideOr2~0_combout ),
	.datae(!\reg0|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~6 .extended_lut = "off";
defparam \reg0|Decoder0~6 .lut_mask = 64'h0000000100000001;
defparam \reg0|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[28][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][0] .is_wysiwyg = "true";
defparam \reg0|registers[28][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~0 (
// Equation(s):
// \reg0|Mux63~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][0]~q  ) ) )

	.dataa(!\reg0|registers[16][0]~q ),
	.datab(!\reg0|registers[20][0]~q ),
	.datac(!\reg0|registers[24][0]~q ),
	.datad(!\reg0|registers[28][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~0 .extended_lut = "off";
defparam \reg0|Mux63~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~0 (
// Equation(s):
// \reg0|Decoder0~0_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~0 .extended_lut = "off";
defparam \reg0|Decoder0~0 .lut_mask = 64'h8888888888888888;
defparam \reg0|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~12 (
// Equation(s):
// \reg0|Decoder0~12_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~0_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~12 .extended_lut = "off";
defparam \reg0|Decoder0~12 .lut_mask = 64'h0000000000000002;
defparam \reg0|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][0] .is_wysiwyg = "true";
defparam \reg0|registers[18][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~13 (
// Equation(s):
// \reg0|Decoder0~13_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~13 .extended_lut = "off";
defparam \reg0|Decoder0~13 .lut_mask = 64'h4444444444444444;
defparam \reg0|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~14 (
// Equation(s):
// \reg0|Decoder0~14_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~13_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~14 .extended_lut = "off";
defparam \reg0|Decoder0~14 .lut_mask = 64'h0000000000000002;
defparam \reg0|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[22][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][0] .is_wysiwyg = "true";
defparam \reg0|registers[22][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~15 (
// Equation(s):
// \reg0|Decoder0~15_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~4_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~15 .extended_lut = "off";
defparam \reg0|Decoder0~15 .lut_mask = 64'h0000000000000002;
defparam \reg0|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[26][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][0] .is_wysiwyg = "true";
defparam \reg0|registers[26][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~16 (
// Equation(s):
// \reg0|Decoder0~16_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~16 .extended_lut = "off";
defparam \reg0|Decoder0~16 .lut_mask = 64'h1111111111111111;
defparam \reg0|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~17 (
// Equation(s):
// \reg0|Decoder0~17_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~16_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~17 .extended_lut = "off";
defparam \reg0|Decoder0~17 .lut_mask = 64'h0000000000000002;
defparam \reg0|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[30][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][0] .is_wysiwyg = "true";
defparam \reg0|registers[30][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~1 (
// Equation(s):
// \reg0|Mux63~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][0]~q  ) ) )

	.dataa(!\reg0|registers[18][0]~q ),
	.datab(!\reg0|registers[22][0]~q ),
	.datac(!\reg0|registers[26][0]~q ),
	.datad(!\reg0|registers[30][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~1 .extended_lut = "off";
defparam \reg0|Mux63~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~7 (
// Equation(s):
// \reg0|Decoder0~7_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~7 .extended_lut = "off";
defparam \reg0|Decoder0~7 .lut_mask = 64'h2222222222222222;
defparam \reg0|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~8 (
// Equation(s):
// \reg0|Decoder0~8_combout  = ( \reg0|Decoder0~7_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & \reg0|Decoder0~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\ImmGen0|Selector8~0_combout ),
	.datac(!\Ctrl0|WideOr2~0_combout ),
	.datad(!\reg0|Decoder0~0_combout ),
	.datae(!\reg0|Decoder0~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~8 .extended_lut = "off";
defparam \reg0|Decoder0~8 .lut_mask = 64'h0000000100000001;
defparam \reg0|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][0] .is_wysiwyg = "true";
defparam \reg0|registers[17][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~9 (
// Equation(s):
// \reg0|Decoder0~9_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~7_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~9 .extended_lut = "off";
defparam \reg0|Decoder0~9 .lut_mask = 64'h0000000000000010;
defparam \reg0|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[21][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][0] .is_wysiwyg = "true";
defparam \reg0|registers[21][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~10 (
// Equation(s):
// \reg0|Decoder0~10_combout  = ( \reg0|Decoder0~4_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & \reg0|Decoder0~7_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\ImmGen0|Selector8~0_combout ),
	.datac(!\Ctrl0|WideOr2~0_combout ),
	.datad(!\reg0|Decoder0~7_combout ),
	.datae(!\reg0|Decoder0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~10 .extended_lut = "off";
defparam \reg0|Decoder0~10 .lut_mask = 64'h0000000100000001;
defparam \reg0|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[25][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][0] .is_wysiwyg = "true";
defparam \reg0|registers[25][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~11 (
// Equation(s):
// \reg0|Decoder0~11_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~7_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~11 .extended_lut = "off";
defparam \reg0|Decoder0~11 .lut_mask = 64'h0000000000000001;
defparam \reg0|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[29][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][0] .is_wysiwyg = "true";
defparam \reg0|registers[29][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~2 (
// Equation(s):
// \reg0|Mux63~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][0]~q  ) ) )

	.dataa(!\reg0|registers[17][0]~q ),
	.datab(!\reg0|registers[21][0]~q ),
	.datac(!\reg0|registers[25][0]~q ),
	.datad(!\reg0|registers[29][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~2 .extended_lut = "off";
defparam \reg0|Mux63~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~18 (
// Equation(s):
// \reg0|Decoder0~18_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~18 .extended_lut = "off";
defparam \reg0|Decoder0~18 .lut_mask = 64'h0000000000000001;
defparam \reg0|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][0] .is_wysiwyg = "true";
defparam \reg0|registers[19][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~19 (
// Equation(s):
// \reg0|Decoder0~19_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~13_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~19 .extended_lut = "off";
defparam \reg0|Decoder0~19 .lut_mask = 64'h0000000000000001;
defparam \reg0|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[23][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][0] .is_wysiwyg = "true";
defparam \reg0|registers[23][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~20 (
// Equation(s):
// \reg0|Decoder0~20_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~20 .extended_lut = "off";
defparam \reg0|Decoder0~20 .lut_mask = 64'h1111111111111111;
defparam \reg0|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~21 (
// Equation(s):
// \reg0|Decoder0~21_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~20_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~21 .extended_lut = "off";
defparam \reg0|Decoder0~21 .lut_mask = 64'h0000000000000010;
defparam \reg0|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[27][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][0] .is_wysiwyg = "true";
defparam \reg0|registers[27][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~22 (
// Equation(s):
// \reg0|Decoder0~22_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~16_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~22 .extended_lut = "off";
defparam \reg0|Decoder0~22 .lut_mask = 64'h0000000000000001;
defparam \reg0|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[31][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][0] .is_wysiwyg = "true";
defparam \reg0|registers[31][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~3 (
// Equation(s):
// \reg0|Mux63~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][0]~q  ) ) )

	.dataa(!\reg0|registers[19][0]~q ),
	.datab(!\reg0|registers[23][0]~q ),
	.datac(!\reg0|registers[27][0]~q ),
	.datad(!\reg0|registers[31][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~3 .extended_lut = "off";
defparam \reg0|Mux63~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~4 (
// Equation(s):
// \reg0|Mux63~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux63~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux63~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux63~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux63~0_combout  ) ) )

	.dataa(!\reg0|Mux63~0_combout ),
	.datab(!\reg0|Mux63~1_combout ),
	.datac(!\reg0|Mux63~2_combout ),
	.datad(!\reg0|Mux63~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~4 .extended_lut = "off";
defparam \reg0|Mux63~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~32 (
// Equation(s):
// \reg0|Decoder0~32_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~32 .extended_lut = "off";
defparam \reg0|Decoder0~32 .lut_mask = 64'h8888888888888888;
defparam \reg0|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~37 (
// Equation(s):
// \reg0|Decoder0~37_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~32_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~37 .extended_lut = "off";
defparam \reg0|Decoder0~37 .lut_mask = 64'h0000000000000040;
defparam \reg0|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][0] .is_wysiwyg = "true";
defparam \reg0|registers[4][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~39 (
// Equation(s):
// \reg0|Decoder0~39_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~13_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~39 .extended_lut = "off";
defparam \reg0|Decoder0~39 .lut_mask = 64'h0000000000000020;
defparam \reg0|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[6][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][0] .is_wysiwyg = "true";
defparam \reg0|registers[6][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~23 (
// Equation(s):
// \reg0|Decoder0~23_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~23 .extended_lut = "off";
defparam \reg0|Decoder0~23 .lut_mask = 64'h8888888888888888;
defparam \reg0|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~38 (
// Equation(s):
// \reg0|Decoder0~38_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~23_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~38 .extended_lut = "off";
defparam \reg0|Decoder0~38 .lut_mask = 64'h0000000000000010;
defparam \reg0|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[5][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][0] .is_wysiwyg = "true";
defparam \reg0|registers[5][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~40 (
// Equation(s):
// \reg0|Decoder0~40_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~13_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~40 .extended_lut = "off";
defparam \reg0|Decoder0~40 .lut_mask = 64'h0000000000000010;
defparam \reg0|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[7][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][0] .is_wysiwyg = "true";
defparam \reg0|registers[7][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~5 (
// Equation(s):
// \reg0|Mux63~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][0]~q  ) ) )

	.dataa(!\reg0|registers[4][0]~q ),
	.datab(!\reg0|registers[6][0]~q ),
	.datac(!\reg0|registers[5][0]~q ),
	.datad(!\reg0|registers[7][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~5 .extended_lut = "off";
defparam \reg0|Mux63~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~29 (
// Equation(s):
// \reg0|Decoder0~29_combout  = ( \reg0|Decoder0~23_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & \reg0|Decoder0~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\ImmGen0|Selector8~0_combout ),
	.datac(!\Ctrl0|WideOr2~0_combout ),
	.datad(!\reg0|Decoder0~0_combout ),
	.datae(!\reg0|Decoder0~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~29 .extended_lut = "off";
defparam \reg0|Decoder0~29 .lut_mask = 64'h0000000100000001;
defparam \reg0|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][0] .is_wysiwyg = "true";
defparam \reg0|registers[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~30 (
// Equation(s):
// \reg0|Decoder0~30_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~0_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~30 .extended_lut = "off";
defparam \reg0|Decoder0~30 .lut_mask = 64'h0000000000000020;
defparam \reg0|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][0] .is_wysiwyg = "true";
defparam \reg0|registers[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~31 (
// Equation(s):
// \reg0|Decoder0~31_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~31 .extended_lut = "off";
defparam \reg0|Decoder0~31 .lut_mask = 64'h0000000000000010;
defparam \reg0|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[3][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][0] .is_wysiwyg = "true";
defparam \reg0|registers[3][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~6 (
// Equation(s):
// \reg0|Mux63~6_combout  = ( \reg0|registers[3][0]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][0]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][0]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][0]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][0]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][0]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][0]~q ),
	.datad(!\reg0|registers[2][0]~q ),
	.datae(!\reg0|registers[3][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~6 .extended_lut = "off";
defparam \reg0|Mux63~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux63~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~24 (
// Equation(s):
// \reg0|Decoder0~24_combout  = ( \reg0|Decoder0~23_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & \reg0|Decoder0~4_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\ImmGen0|Selector8~0_combout ),
	.datac(!\Ctrl0|WideOr2~0_combout ),
	.datad(!\reg0|Decoder0~4_combout ),
	.datae(!\reg0|Decoder0~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~24 .extended_lut = "off";
defparam \reg0|Decoder0~24 .lut_mask = 64'h0000000200000002;
defparam \reg0|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][0] .is_wysiwyg = "true";
defparam \reg0|registers[8][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~26 (
// Equation(s):
// \reg0|Decoder0~26_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~4_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~26 .extended_lut = "off";
defparam \reg0|Decoder0~26 .lut_mask = 64'h0000000000000020;
defparam \reg0|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[10][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][0] .is_wysiwyg = "true";
defparam \reg0|registers[10][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~25 (
// Equation(s):
// \reg0|Decoder0~25_combout  = ( \reg0|Decoder0~23_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & \reg0|Decoder0~4_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\ImmGen0|Selector8~0_combout ),
	.datac(!\Ctrl0|WideOr2~0_combout ),
	.datad(!\reg0|Decoder0~4_combout ),
	.datae(!\reg0|Decoder0~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~25 .extended_lut = "off";
defparam \reg0|Decoder0~25 .lut_mask = 64'h0000000100000001;
defparam \reg0|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[9][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][0] .is_wysiwyg = "true";
defparam \reg0|registers[9][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~27 (
// Equation(s):
// \reg0|Decoder0~27_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10] & !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~27 .extended_lut = "off";
defparam \reg0|Decoder0~27 .lut_mask = 64'h4444444444444444;
defparam \reg0|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~28 (
// Equation(s):
// \reg0|Decoder0~28_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~27_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~28 .extended_lut = "off";
defparam \reg0|Decoder0~28 .lut_mask = 64'h0000000000000010;
defparam \reg0|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[11][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][0] .is_wysiwyg = "true";
defparam \reg0|registers[11][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~7 (
// Equation(s):
// \reg0|Mux63~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][0]~q  ) ) )

	.dataa(!\reg0|registers[8][0]~q ),
	.datab(!\reg0|registers[10][0]~q ),
	.datac(!\reg0|registers[9][0]~q ),
	.datad(!\reg0|registers[11][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~7 .extended_lut = "off";
defparam \reg0|Mux63~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~33 (
// Equation(s):
// \reg0|Decoder0~33_combout  = ( \reg0|Decoder0~32_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & \reg0|Decoder0~27_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(!\ImmGen0|Selector8~0_combout ),
	.datac(!\Ctrl0|WideOr2~0_combout ),
	.datad(!\reg0|Decoder0~27_combout ),
	.datae(!\reg0|Decoder0~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~33 .extended_lut = "off";
defparam \reg0|Decoder0~33 .lut_mask = 64'h0000000100000001;
defparam \reg0|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][0] .is_wysiwyg = "true";
defparam \reg0|registers[12][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~35 (
// Equation(s):
// \reg0|Decoder0~35_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~16_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~35 .extended_lut = "off";
defparam \reg0|Decoder0~35 .lut_mask = 64'h0000000000000020;
defparam \reg0|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[14][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][0] .is_wysiwyg = "true";
defparam \reg0|registers[14][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~34 (
// Equation(s):
// \reg0|Decoder0~34_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~27_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~34 .extended_lut = "off";
defparam \reg0|Decoder0~34 .lut_mask = 64'h0000000000000004;
defparam \reg0|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[13][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][0] .is_wysiwyg = "true";
defparam \reg0|registers[13][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~36 (
// Equation(s):
// \reg0|Decoder0~36_combout  = ( \Ctrl0|WideOr2~0_combout  & ( \reg0|Decoder0~27_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\Ctrl0|WideOr2~0_combout ),
	.dataf(!\reg0|Decoder0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~36 .extended_lut = "off";
defparam \reg0|Decoder0~36 .lut_mask = 64'h0000000000000001;
defparam \reg0|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[15][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][0] .is_wysiwyg = "true";
defparam \reg0|registers[15][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~8 (
// Equation(s):
// \reg0|Mux63~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][0]~q  ) ) )

	.dataa(!\reg0|registers[12][0]~q ),
	.datab(!\reg0|registers[14][0]~q ),
	.datac(!\reg0|registers[13][0]~q ),
	.datad(!\reg0|registers[15][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~8 .extended_lut = "off";
defparam \reg0|Mux63~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux63~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~9 (
// Equation(s):
// \reg0|Mux63~9_combout  = ( \reg0|Mux63~7_combout  & ( \reg0|Mux63~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux63~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux63~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux63~7_combout  & ( \reg0|Mux63~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux63~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux63~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux63~7_combout  & ( !\reg0|Mux63~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux63~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux63~5_combout ))) ) ) ) # ( 
// !\reg0|Mux63~7_combout  & ( !\reg0|Mux63~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux63~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux63~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux63~5_combout ),
	.datad(!\reg0|Mux63~6_combout ),
	.datae(!\reg0|Mux63~7_combout ),
	.dataf(!\reg0|Mux63~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~9 .extended_lut = "off";
defparam \reg0|Mux63~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux63~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux63~10 (
// Equation(s):
// \reg0|Mux63~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux63~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux63~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux63~4_combout ),
	.datac(!\reg0|Mux63~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux63~10 .extended_lut = "off";
defparam \reg0|Mux63~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux63~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALUControl|ALUCtrl~1 (
// Equation(s):
// \ALUControl|ALUCtrl~1_combout  = ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ( \ALUControl|Equal0~0_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] $ (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30])))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.dataf(!\ALUControl|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUControl|ALUCtrl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUControl|ALUCtrl~1 .extended_lut = "off";
defparam \ALUControl|ALUCtrl~1 .lut_mask = 64'h0000000040800000;
defparam \ALUControl|ALUCtrl~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALUControl|Mux0~0 (
// Equation(s):
// \ALUControl|Mux0~0_combout  = (!\ImmGen0|Decoder0~3_combout  & (\ImmGen0|Decoder0~4_combout )) # (\ImmGen0|Decoder0~3_combout  & ((\ALUControl|ALUCtrl~1_combout )))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ImmGen0|Decoder0~3_combout ),
	.datac(!\ALUControl|ALUCtrl~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUControl|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUControl|Mux0~0 .extended_lut = "off";
defparam \ALUControl|Mux0~0 .lut_mask = 64'h4747474747474747;
defparam \ALUControl|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector10~0 (
// Equation(s):
// \ImmGen0|Selector10~0_combout  = ( \ImmGen0|Selector11~0_combout  & ( (\ImmGen0|Decoder0~0_combout  & ((!\ImmGen0|Selector11~2_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10])) # (\ImmGen0|Selector11~2_combout  & 
// ((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\ImmGen0|Decoder0~0_combout ),
	.datad(!\ImmGen0|Selector11~2_combout ),
	.datae(!\ImmGen0|Selector11~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector10~0 .extended_lut = "off";
defparam \ImmGen0|Selector10~0 .lut_mask = 64'h0000050300000503;
defparam \ImmGen0|Selector10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][1] .is_wysiwyg = "true";
defparam \reg0|registers[20][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][1] .is_wysiwyg = "true";
defparam \reg0|registers[24][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][1] .is_wysiwyg = "true";
defparam \reg0|registers[28][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~0 (
// Equation(s):
// \reg0|Mux62~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][1]~q  ) ) )

	.dataa(!\reg0|registers[16][1]~q ),
	.datab(!\reg0|registers[20][1]~q ),
	.datac(!\reg0|registers[24][1]~q ),
	.datad(!\reg0|registers[28][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~0 .extended_lut = "off";
defparam \reg0|Mux62~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][1] .is_wysiwyg = "true";
defparam \reg0|registers[18][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][1] .is_wysiwyg = "true";
defparam \reg0|registers[22][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][1] .is_wysiwyg = "true";
defparam \reg0|registers[26][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][1] .is_wysiwyg = "true";
defparam \reg0|registers[30][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~1 (
// Equation(s):
// \reg0|Mux62~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][1]~q  ) ) )

	.dataa(!\reg0|registers[18][1]~q ),
	.datab(!\reg0|registers[22][1]~q ),
	.datac(!\reg0|registers[26][1]~q ),
	.datad(!\reg0|registers[30][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~1 .extended_lut = "off";
defparam \reg0|Mux62~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][1] .is_wysiwyg = "true";
defparam \reg0|registers[17][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][1] .is_wysiwyg = "true";
defparam \reg0|registers[21][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][1] .is_wysiwyg = "true";
defparam \reg0|registers[25][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][1] .is_wysiwyg = "true";
defparam \reg0|registers[29][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~2 (
// Equation(s):
// \reg0|Mux62~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][1]~q  ) ) )

	.dataa(!\reg0|registers[17][1]~q ),
	.datab(!\reg0|registers[21][1]~q ),
	.datac(!\reg0|registers[25][1]~q ),
	.datad(!\reg0|registers[29][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~2 .extended_lut = "off";
defparam \reg0|Mux62~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][1] .is_wysiwyg = "true";
defparam \reg0|registers[19][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][1] .is_wysiwyg = "true";
defparam \reg0|registers[23][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][1] .is_wysiwyg = "true";
defparam \reg0|registers[27][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][1] .is_wysiwyg = "true";
defparam \reg0|registers[31][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~3 (
// Equation(s):
// \reg0|Mux62~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][1]~q  ) ) )

	.dataa(!\reg0|registers[19][1]~q ),
	.datab(!\reg0|registers[23][1]~q ),
	.datac(!\reg0|registers[27][1]~q ),
	.datad(!\reg0|registers[31][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~3 .extended_lut = "off";
defparam \reg0|Mux62~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~4 (
// Equation(s):
// \reg0|Mux62~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux62~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux62~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux62~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux62~0_combout  ) ) )

	.dataa(!\reg0|Mux62~0_combout ),
	.datab(!\reg0|Mux62~1_combout ),
	.datac(!\reg0|Mux62~2_combout ),
	.datad(!\reg0|Mux62~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~4 .extended_lut = "off";
defparam \reg0|Mux62~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][1] .is_wysiwyg = "true";
defparam \reg0|registers[4][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][1] .is_wysiwyg = "true";
defparam \reg0|registers[6][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][1] .is_wysiwyg = "true";
defparam \reg0|registers[5][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][1] .is_wysiwyg = "true";
defparam \reg0|registers[7][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~5 (
// Equation(s):
// \reg0|Mux62~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][1]~q  ) ) )

	.dataa(!\reg0|registers[4][1]~q ),
	.datab(!\reg0|registers[6][1]~q ),
	.datac(!\reg0|registers[5][1]~q ),
	.datad(!\reg0|registers[7][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~5 .extended_lut = "off";
defparam \reg0|Mux62~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][1] .is_wysiwyg = "true";
defparam \reg0|registers[1][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][1] .is_wysiwyg = "true";
defparam \reg0|registers[2][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][1] .is_wysiwyg = "true";
defparam \reg0|registers[3][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~6 (
// Equation(s):
// \reg0|Mux62~6_combout  = ( \reg0|registers[3][1]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][1]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][1]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][1]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][1]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][1]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][1]~q ),
	.datad(!\reg0|registers[2][1]~q ),
	.datae(!\reg0|registers[3][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~6 .extended_lut = "off";
defparam \reg0|Mux62~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux62~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][1] .is_wysiwyg = "true";
defparam \reg0|registers[8][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][1] .is_wysiwyg = "true";
defparam \reg0|registers[10][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][1] .is_wysiwyg = "true";
defparam \reg0|registers[9][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][1] .is_wysiwyg = "true";
defparam \reg0|registers[11][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~7 (
// Equation(s):
// \reg0|Mux62~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][1]~q  ) ) )

	.dataa(!\reg0|registers[8][1]~q ),
	.datab(!\reg0|registers[10][1]~q ),
	.datac(!\reg0|registers[9][1]~q ),
	.datad(!\reg0|registers[11][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~7 .extended_lut = "off";
defparam \reg0|Mux62~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][1] .is_wysiwyg = "true";
defparam \reg0|registers[12][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][1] .is_wysiwyg = "true";
defparam \reg0|registers[14][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][1] .is_wysiwyg = "true";
defparam \reg0|registers[13][1] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][1] .is_wysiwyg = "true";
defparam \reg0|registers[15][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~8 (
// Equation(s):
// \reg0|Mux62~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][1]~q  ) ) )

	.dataa(!\reg0|registers[12][1]~q ),
	.datab(!\reg0|registers[14][1]~q ),
	.datac(!\reg0|registers[13][1]~q ),
	.datad(!\reg0|registers[15][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~8 .extended_lut = "off";
defparam \reg0|Mux62~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux62~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~9 (
// Equation(s):
// \reg0|Mux62~9_combout  = ( \reg0|Mux62~7_combout  & ( \reg0|Mux62~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux62~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux62~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux62~7_combout  & ( \reg0|Mux62~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux62~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux62~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux62~7_combout  & ( !\reg0|Mux62~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux62~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux62~5_combout ))) ) ) ) # ( 
// !\reg0|Mux62~7_combout  & ( !\reg0|Mux62~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux62~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux62~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux62~5_combout ),
	.datad(!\reg0|Mux62~6_combout ),
	.datae(!\reg0|Mux62~7_combout ),
	.dataf(!\reg0|Mux62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~9 .extended_lut = "off";
defparam \reg0|Mux62~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux62~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux62~10 (
// Equation(s):
// \reg0|Mux62~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux62~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux62~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux62~4_combout ),
	.datac(!\reg0|Mux62~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux62~10 .extended_lut = "off";
defparam \reg0|Mux62~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux62~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector9~0 (
// Equation(s):
// \ImmGen0|Selector9~0_combout  = ( \ImmGen0|Selector11~0_combout  & ( (\ImmGen0|Decoder0~0_combout  & ((!\ImmGen0|Selector11~2_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11])) # (\ImmGen0|Selector11~2_combout  & 
// ((\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(!\ImmGen0|Decoder0~0_combout ),
	.datad(!\ImmGen0|Selector11~2_combout ),
	.datae(!\ImmGen0|Selector11~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector9~0 .extended_lut = "off";
defparam \ImmGen0|Selector9~0 .lut_mask = 64'h0000050300000503;
defparam \ImmGen0|Selector9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][2] .is_wysiwyg = "true";
defparam \reg0|registers[4][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][2] .is_wysiwyg = "true";
defparam \reg0|registers[6][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][2] .is_wysiwyg = "true";
defparam \reg0|registers[5][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][2] .is_wysiwyg = "true";
defparam \reg0|registers[7][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~5 (
// Equation(s):
// \reg0|Mux61~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][2]~q  ) ) )

	.dataa(!\reg0|registers[4][2]~q ),
	.datab(!\reg0|registers[6][2]~q ),
	.datac(!\reg0|registers[5][2]~q ),
	.datad(!\reg0|registers[7][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~5 .extended_lut = "off";
defparam \reg0|Mux61~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][2] .is_wysiwyg = "true";
defparam \reg0|registers[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][2]~0 (
// Equation(s):
// \reg0|registers[2][2]~0_combout  = !\wCregdata[2]~2_combout 

	.dataa(!\wCregdata[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][2]~0 .extended_lut = "off";
defparam \reg0|registers[2][2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][2] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][2]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][2] .is_wysiwyg = "true";
defparam \reg0|registers[2][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][2] .is_wysiwyg = "true";
defparam \reg0|registers[3][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~6 (
// Equation(s):
// \reg0|Mux61~6_combout  = ( \reg0|registers[3][2]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][2]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][2]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][2]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][2]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][2]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][2]~q ),
	.datad(!\reg0|registers[2][2]~q ),
	.datae(!\reg0|registers[3][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~6 .extended_lut = "off";
defparam \reg0|Mux61~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux61~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][2] .is_wysiwyg = "true";
defparam \reg0|registers[8][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][2] .is_wysiwyg = "true";
defparam \reg0|registers[10][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][2] .is_wysiwyg = "true";
defparam \reg0|registers[9][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][2] .is_wysiwyg = "true";
defparam \reg0|registers[11][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~7 (
// Equation(s):
// \reg0|Mux61~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][2]~q  ) ) )

	.dataa(!\reg0|registers[8][2]~q ),
	.datab(!\reg0|registers[10][2]~q ),
	.datac(!\reg0|registers[9][2]~q ),
	.datad(!\reg0|registers[11][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~7 .extended_lut = "off";
defparam \reg0|Mux61~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][2] .is_wysiwyg = "true";
defparam \reg0|registers[12][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][2] .is_wysiwyg = "true";
defparam \reg0|registers[14][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][2] .is_wysiwyg = "true";
defparam \reg0|registers[13][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][2] .is_wysiwyg = "true";
defparam \reg0|registers[15][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~8 (
// Equation(s):
// \reg0|Mux61~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][2]~q  ) ) )

	.dataa(!\reg0|registers[12][2]~q ),
	.datab(!\reg0|registers[14][2]~q ),
	.datac(!\reg0|registers[13][2]~q ),
	.datad(!\reg0|registers[15][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~8 .extended_lut = "off";
defparam \reg0|Mux61~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~9 (
// Equation(s):
// \reg0|Mux61~9_combout  = ( \reg0|Mux61~7_combout  & ( \reg0|Mux61~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux61~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux61~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux61~7_combout  & ( \reg0|Mux61~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux61~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux61~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux61~7_combout  & ( !\reg0|Mux61~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux61~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux61~5_combout ))) ) ) ) # ( 
// !\reg0|Mux61~7_combout  & ( !\reg0|Mux61~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux61~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux61~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux61~5_combout ),
	.datad(!\reg0|Mux61~6_combout ),
	.datae(!\reg0|Mux61~7_combout ),
	.dataf(!\reg0|Mux61~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~9 .extended_lut = "off";
defparam \reg0|Mux61~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux61~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~10 (
// Equation(s):
// \reg0|Mux61~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux61~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux61~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux61~4_combout ),
	.datac(!\reg0|Mux61~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~10 .extended_lut = "off";
defparam \reg0|Mux61~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux61~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux22~0 (
// Equation(s):
// \ALU0|Mux22~0_combout  = ( \ImmGen0|Decoder0~3_combout  & ( (!\ALUControl|Equal0~1_combout ) # ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14])) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30])))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(!\ALUControl|Equal0~1_combout ),
	.datae(!\ImmGen0|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux22~0 .extended_lut = "off";
defparam \ALU0|Mux22~0 .lut_mask = 64'h0000FF670000FF67;
defparam \ALU0|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[3]~6 (
// Equation(s):
// \ImmGen0|oImm[3]~6_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[3]~6 .extended_lut = "off";
defparam \ImmGen0|oImm[3]~6 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[3]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][3] .is_wysiwyg = "true";
defparam \reg0|registers[20][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][3] .is_wysiwyg = "true";
defparam \reg0|registers[24][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][3] .is_wysiwyg = "true";
defparam \reg0|registers[28][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~0 (
// Equation(s):
// \reg0|Mux60~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][3]~q  ) ) )

	.dataa(!\reg0|registers[16][3]~q ),
	.datab(!\reg0|registers[20][3]~q ),
	.datac(!\reg0|registers[24][3]~q ),
	.datad(!\reg0|registers[28][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~0 .extended_lut = "off";
defparam \reg0|Mux60~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][3] .is_wysiwyg = "true";
defparam \reg0|registers[18][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][3] .is_wysiwyg = "true";
defparam \reg0|registers[22][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][3] .is_wysiwyg = "true";
defparam \reg0|registers[26][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][3] .is_wysiwyg = "true";
defparam \reg0|registers[30][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~1 (
// Equation(s):
// \reg0|Mux60~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][3]~q  ) ) )

	.dataa(!\reg0|registers[18][3]~q ),
	.datab(!\reg0|registers[22][3]~q ),
	.datac(!\reg0|registers[26][3]~q ),
	.datad(!\reg0|registers[30][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~1 .extended_lut = "off";
defparam \reg0|Mux60~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][3] .is_wysiwyg = "true";
defparam \reg0|registers[17][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][3] .is_wysiwyg = "true";
defparam \reg0|registers[21][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][3] .is_wysiwyg = "true";
defparam \reg0|registers[25][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][3] .is_wysiwyg = "true";
defparam \reg0|registers[29][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~2 (
// Equation(s):
// \reg0|Mux60~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][3]~q  ) ) )

	.dataa(!\reg0|registers[17][3]~q ),
	.datab(!\reg0|registers[21][3]~q ),
	.datac(!\reg0|registers[25][3]~q ),
	.datad(!\reg0|registers[29][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~2 .extended_lut = "off";
defparam \reg0|Mux60~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][3] .is_wysiwyg = "true";
defparam \reg0|registers[19][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][3] .is_wysiwyg = "true";
defparam \reg0|registers[23][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][3] .is_wysiwyg = "true";
defparam \reg0|registers[27][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][3] .is_wysiwyg = "true";
defparam \reg0|registers[31][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~3 (
// Equation(s):
// \reg0|Mux60~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][3]~q  ) ) )

	.dataa(!\reg0|registers[19][3]~q ),
	.datab(!\reg0|registers[23][3]~q ),
	.datac(!\reg0|registers[27][3]~q ),
	.datad(!\reg0|registers[31][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~3 .extended_lut = "off";
defparam \reg0|Mux60~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~4 (
// Equation(s):
// \reg0|Mux60~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux60~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux60~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux60~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux60~0_combout  ) ) )

	.dataa(!\reg0|Mux60~0_combout ),
	.datab(!\reg0|Mux60~1_combout ),
	.datac(!\reg0|Mux60~2_combout ),
	.datad(!\reg0|Mux60~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~4 .extended_lut = "off";
defparam \reg0|Mux60~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][3] .is_wysiwyg = "true";
defparam \reg0|registers[4][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][3] .is_wysiwyg = "true";
defparam \reg0|registers[6][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][3] .is_wysiwyg = "true";
defparam \reg0|registers[5][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][3] .is_wysiwyg = "true";
defparam \reg0|registers[7][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~5 (
// Equation(s):
// \reg0|Mux60~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][3]~q  ) ) )

	.dataa(!\reg0|registers[4][3]~q ),
	.datab(!\reg0|registers[6][3]~q ),
	.datac(!\reg0|registers[5][3]~q ),
	.datad(!\reg0|registers[7][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~5 .extended_lut = "off";
defparam \reg0|Mux60~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][3] .is_wysiwyg = "true";
defparam \reg0|registers[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][3]~1 (
// Equation(s):
// \reg0|registers[2][3]~1_combout  = !\wCregdata[3]~3_combout 

	.dataa(!\wCregdata[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][3]~1 .extended_lut = "off";
defparam \reg0|registers[2][3]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][3]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][3] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][3]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][3] .is_wysiwyg = "true";
defparam \reg0|registers[2][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][3] .is_wysiwyg = "true";
defparam \reg0|registers[3][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~6 (
// Equation(s):
// \reg0|Mux60~6_combout  = ( \reg0|registers[3][3]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][3]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][3]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][3]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][3]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][3]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][3]~q ),
	.datad(!\reg0|registers[2][3]~q ),
	.datae(!\reg0|registers[3][3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~6 .extended_lut = "off";
defparam \reg0|Mux60~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux60~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][3] .is_wysiwyg = "true";
defparam \reg0|registers[8][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][3] .is_wysiwyg = "true";
defparam \reg0|registers[10][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][3] .is_wysiwyg = "true";
defparam \reg0|registers[9][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][3] .is_wysiwyg = "true";
defparam \reg0|registers[11][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~7 (
// Equation(s):
// \reg0|Mux60~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][3]~q  ) ) )

	.dataa(!\reg0|registers[8][3]~q ),
	.datab(!\reg0|registers[10][3]~q ),
	.datac(!\reg0|registers[9][3]~q ),
	.datad(!\reg0|registers[11][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~7 .extended_lut = "off";
defparam \reg0|Mux60~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][3] .is_wysiwyg = "true";
defparam \reg0|registers[12][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][3] .is_wysiwyg = "true";
defparam \reg0|registers[14][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][3] .is_wysiwyg = "true";
defparam \reg0|registers[13][3] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][3] .is_wysiwyg = "true";
defparam \reg0|registers[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~8 (
// Equation(s):
// \reg0|Mux60~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][3]~q  ) ) )

	.dataa(!\reg0|registers[12][3]~q ),
	.datab(!\reg0|registers[14][3]~q ),
	.datac(!\reg0|registers[13][3]~q ),
	.datad(!\reg0|registers[15][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~8 .extended_lut = "off";
defparam \reg0|Mux60~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux60~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~9 (
// Equation(s):
// \reg0|Mux60~9_combout  = ( \reg0|Mux60~7_combout  & ( \reg0|Mux60~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux60~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux60~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux60~7_combout  & ( \reg0|Mux60~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux60~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux60~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux60~7_combout  & ( !\reg0|Mux60~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux60~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux60~5_combout ))) ) ) ) # ( 
// !\reg0|Mux60~7_combout  & ( !\reg0|Mux60~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux60~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux60~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux60~5_combout ),
	.datad(!\reg0|Mux60~6_combout ),
	.datae(!\reg0|Mux60~7_combout ),
	.dataf(!\reg0|Mux60~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~9 .extended_lut = "off";
defparam \reg0|Mux60~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux60~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux60~10 (
// Equation(s):
// \reg0|Mux60~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux60~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux60~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux60~4_combout ),
	.datac(!\reg0|Mux60~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux60~10 .extended_lut = "off";
defparam \reg0|Mux60~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux60~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[4]~4 (
// Equation(s):
// \ImmGen0|oImm[4]~4_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[4]~4 .extended_lut = "off";
defparam \ImmGen0|oImm[4]~4 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[4]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][4] .is_wysiwyg = "true";
defparam \reg0|registers[4][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][4] .is_wysiwyg = "true";
defparam \reg0|registers[6][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][4] .is_wysiwyg = "true";
defparam \reg0|registers[5][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][4] .is_wysiwyg = "true";
defparam \reg0|registers[7][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~5 (
// Equation(s):
// \reg0|Mux59~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][4]~q  ) ) )

	.dataa(!\reg0|registers[4][4]~q ),
	.datab(!\reg0|registers[6][4]~q ),
	.datac(!\reg0|registers[5][4]~q ),
	.datad(!\reg0|registers[7][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~5 .extended_lut = "off";
defparam \reg0|Mux59~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][4] .is_wysiwyg = "true";
defparam \reg0|registers[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][4]~2 (
// Equation(s):
// \reg0|registers[2][4]~2_combout  = !\wCregdata[4]~4_combout 

	.dataa(!\wCregdata[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][4]~2 .extended_lut = "off";
defparam \reg0|registers[2][4]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][4]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][4] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][4]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][4] .is_wysiwyg = "true";
defparam \reg0|registers[2][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][4] .is_wysiwyg = "true";
defparam \reg0|registers[3][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~6 (
// Equation(s):
// \reg0|Mux59~6_combout  = ( \reg0|registers[3][4]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][4]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][4]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][4]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][4]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][4]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][4]~q ),
	.datad(!\reg0|registers[2][4]~q ),
	.datae(!\reg0|registers[3][4]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~6 .extended_lut = "off";
defparam \reg0|Mux59~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux59~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][4] .is_wysiwyg = "true";
defparam \reg0|registers[8][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][4] .is_wysiwyg = "true";
defparam \reg0|registers[10][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][4] .is_wysiwyg = "true";
defparam \reg0|registers[9][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][4] .is_wysiwyg = "true";
defparam \reg0|registers[11][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~7 (
// Equation(s):
// \reg0|Mux59~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][4]~q  ) ) )

	.dataa(!\reg0|registers[8][4]~q ),
	.datab(!\reg0|registers[10][4]~q ),
	.datac(!\reg0|registers[9][4]~q ),
	.datad(!\reg0|registers[11][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~7 .extended_lut = "off";
defparam \reg0|Mux59~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][4] .is_wysiwyg = "true";
defparam \reg0|registers[12][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][4] .is_wysiwyg = "true";
defparam \reg0|registers[14][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][4] .is_wysiwyg = "true";
defparam \reg0|registers[13][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][4] .is_wysiwyg = "true";
defparam \reg0|registers[15][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~8 (
// Equation(s):
// \reg0|Mux59~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][4]~q  ) ) )

	.dataa(!\reg0|registers[12][4]~q ),
	.datab(!\reg0|registers[14][4]~q ),
	.datac(!\reg0|registers[13][4]~q ),
	.datad(!\reg0|registers[15][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~8 .extended_lut = "off";
defparam \reg0|Mux59~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~9 (
// Equation(s):
// \reg0|Mux59~9_combout  = ( \reg0|Mux59~7_combout  & ( \reg0|Mux59~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux59~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux59~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux59~7_combout  & ( \reg0|Mux59~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux59~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux59~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux59~7_combout  & ( !\reg0|Mux59~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux59~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux59~5_combout ))) ) ) ) # ( 
// !\reg0|Mux59~7_combout  & ( !\reg0|Mux59~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux59~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux59~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux59~5_combout ),
	.datad(!\reg0|Mux59~6_combout ),
	.datae(!\reg0|Mux59~7_combout ),
	.dataf(!\reg0|Mux59~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~9 .extended_lut = "off";
defparam \reg0|Mux59~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux59~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~10 (
// Equation(s):
// \reg0|Mux59~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux59~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux59~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux59~4_combout ),
	.datac(!\reg0|Mux59~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~10 .extended_lut = "off";
defparam \reg0|Mux59~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux59~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[5]~5 (
// Equation(s):
// \ImmGen0|oImm[5]~5_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[5]~5 .extended_lut = "off";
defparam \ImmGen0|oImm[5]~5 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[5]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][5] .is_wysiwyg = "true";
defparam \reg0|registers[4][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][5] .is_wysiwyg = "true";
defparam \reg0|registers[6][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][5] .is_wysiwyg = "true";
defparam \reg0|registers[5][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][5] .is_wysiwyg = "true";
defparam \reg0|registers[7][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~5 (
// Equation(s):
// \reg0|Mux58~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][5]~q  ) ) )

	.dataa(!\reg0|registers[4][5]~q ),
	.datab(!\reg0|registers[6][5]~q ),
	.datac(!\reg0|registers[5][5]~q ),
	.datad(!\reg0|registers[7][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~5 .extended_lut = "off";
defparam \reg0|Mux58~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][5] .is_wysiwyg = "true";
defparam \reg0|registers[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][5]~3 (
// Equation(s):
// \reg0|registers[2][5]~3_combout  = !\wCregdata[5]~5_combout 

	.dataa(!\wCregdata[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][5]~3 .extended_lut = "off";
defparam \reg0|registers[2][5]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][5]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][5] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][5]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][5] .is_wysiwyg = "true";
defparam \reg0|registers[2][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][5] .is_wysiwyg = "true";
defparam \reg0|registers[3][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~6 (
// Equation(s):
// \reg0|Mux58~6_combout  = ( \reg0|registers[3][5]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][5]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][5]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][5]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][5]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][5]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][5]~q ),
	.datad(!\reg0|registers[2][5]~q ),
	.datae(!\reg0|registers[3][5]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~6 .extended_lut = "off";
defparam \reg0|Mux58~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux58~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][5] .is_wysiwyg = "true";
defparam \reg0|registers[8][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][5] .is_wysiwyg = "true";
defparam \reg0|registers[10][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][5] .is_wysiwyg = "true";
defparam \reg0|registers[9][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][5] .is_wysiwyg = "true";
defparam \reg0|registers[11][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~7 (
// Equation(s):
// \reg0|Mux58~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][5]~q  ) ) )

	.dataa(!\reg0|registers[8][5]~q ),
	.datab(!\reg0|registers[10][5]~q ),
	.datac(!\reg0|registers[9][5]~q ),
	.datad(!\reg0|registers[11][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~7 .extended_lut = "off";
defparam \reg0|Mux58~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][5] .is_wysiwyg = "true";
defparam \reg0|registers[12][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][5] .is_wysiwyg = "true";
defparam \reg0|registers[14][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][5] .is_wysiwyg = "true";
defparam \reg0|registers[13][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][5] .is_wysiwyg = "true";
defparam \reg0|registers[15][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~8 (
// Equation(s):
// \reg0|Mux58~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][5]~q  ) ) )

	.dataa(!\reg0|registers[12][5]~q ),
	.datab(!\reg0|registers[14][5]~q ),
	.datac(!\reg0|registers[13][5]~q ),
	.datad(!\reg0|registers[15][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~8 .extended_lut = "off";
defparam \reg0|Mux58~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~9 (
// Equation(s):
// \reg0|Mux58~9_combout  = ( \reg0|Mux58~7_combout  & ( \reg0|Mux58~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux58~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux58~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux58~7_combout  & ( \reg0|Mux58~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux58~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux58~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux58~7_combout  & ( !\reg0|Mux58~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux58~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux58~5_combout ))) ) ) ) # ( 
// !\reg0|Mux58~7_combout  & ( !\reg0|Mux58~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux58~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux58~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux58~5_combout ),
	.datad(!\reg0|Mux58~6_combout ),
	.datae(!\reg0|Mux58~7_combout ),
	.dataf(!\reg0|Mux58~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~9 .extended_lut = "off";
defparam \reg0|Mux58~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux58~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~10 (
// Equation(s):
// \reg0|Mux58~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux58~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux58~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux58~4_combout ),
	.datac(!\reg0|Mux58~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~10 .extended_lut = "off";
defparam \reg0|Mux58~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux58~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[6]~2 (
// Equation(s):
// \ImmGen0|oImm[6]~2_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[6]~2 .extended_lut = "off";
defparam \ImmGen0|oImm[6]~2 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[6]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][6] .is_wysiwyg = "true";
defparam \reg0|registers[20][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][6] .is_wysiwyg = "true";
defparam \reg0|registers[24][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][6] .is_wysiwyg = "true";
defparam \reg0|registers[28][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~0 (
// Equation(s):
// \reg0|Mux57~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][6]~q  ) ) )

	.dataa(!\reg0|registers[16][6]~q ),
	.datab(!\reg0|registers[20][6]~q ),
	.datac(!\reg0|registers[24][6]~q ),
	.datad(!\reg0|registers[28][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~0 .extended_lut = "off";
defparam \reg0|Mux57~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][6] .is_wysiwyg = "true";
defparam \reg0|registers[18][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][6] .is_wysiwyg = "true";
defparam \reg0|registers[22][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][6] .is_wysiwyg = "true";
defparam \reg0|registers[26][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][6] .is_wysiwyg = "true";
defparam \reg0|registers[30][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~1 (
// Equation(s):
// \reg0|Mux57~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][6]~q  ) ) )

	.dataa(!\reg0|registers[18][6]~q ),
	.datab(!\reg0|registers[22][6]~q ),
	.datac(!\reg0|registers[26][6]~q ),
	.datad(!\reg0|registers[30][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~1 .extended_lut = "off";
defparam \reg0|Mux57~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][6] .is_wysiwyg = "true";
defparam \reg0|registers[17][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][6] .is_wysiwyg = "true";
defparam \reg0|registers[21][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][6] .is_wysiwyg = "true";
defparam \reg0|registers[25][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][6] .is_wysiwyg = "true";
defparam \reg0|registers[29][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~2 (
// Equation(s):
// \reg0|Mux57~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][6]~q  ) ) )

	.dataa(!\reg0|registers[17][6]~q ),
	.datab(!\reg0|registers[21][6]~q ),
	.datac(!\reg0|registers[25][6]~q ),
	.datad(!\reg0|registers[29][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~2 .extended_lut = "off";
defparam \reg0|Mux57~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][6] .is_wysiwyg = "true";
defparam \reg0|registers[19][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][6] .is_wysiwyg = "true";
defparam \reg0|registers[23][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][6] .is_wysiwyg = "true";
defparam \reg0|registers[27][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][6] .is_wysiwyg = "true";
defparam \reg0|registers[31][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~3 (
// Equation(s):
// \reg0|Mux57~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][6]~q  ) ) )

	.dataa(!\reg0|registers[19][6]~q ),
	.datab(!\reg0|registers[23][6]~q ),
	.datac(!\reg0|registers[27][6]~q ),
	.datad(!\reg0|registers[31][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~3 .extended_lut = "off";
defparam \reg0|Mux57~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~4 (
// Equation(s):
// \reg0|Mux57~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux57~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux57~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux57~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux57~0_combout  ) ) )

	.dataa(!\reg0|Mux57~0_combout ),
	.datab(!\reg0|Mux57~1_combout ),
	.datac(!\reg0|Mux57~2_combout ),
	.datad(!\reg0|Mux57~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~4 .extended_lut = "off";
defparam \reg0|Mux57~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][6] .is_wysiwyg = "true";
defparam \reg0|registers[4][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][6] .is_wysiwyg = "true";
defparam \reg0|registers[6][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][6] .is_wysiwyg = "true";
defparam \reg0|registers[5][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][6] .is_wysiwyg = "true";
defparam \reg0|registers[7][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~5 (
// Equation(s):
// \reg0|Mux57~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][6]~q  ) ) )

	.dataa(!\reg0|registers[4][6]~q ),
	.datab(!\reg0|registers[6][6]~q ),
	.datac(!\reg0|registers[5][6]~q ),
	.datad(!\reg0|registers[7][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~5 .extended_lut = "off";
defparam \reg0|Mux57~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][6] .is_wysiwyg = "true";
defparam \reg0|registers[1][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][6]~4 (
// Equation(s):
// \reg0|registers[2][6]~4_combout  = !\wCregdata[6]~6_combout 

	.dataa(!\wCregdata[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][6]~4 .extended_lut = "off";
defparam \reg0|registers[2][6]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][6]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][6] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][6]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][6] .is_wysiwyg = "true";
defparam \reg0|registers[2][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][6] .is_wysiwyg = "true";
defparam \reg0|registers[3][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~6 (
// Equation(s):
// \reg0|Mux57~6_combout  = ( \reg0|registers[3][6]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][6]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][6]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][6]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][6]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][6]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][6]~q ),
	.datad(!\reg0|registers[2][6]~q ),
	.datae(!\reg0|registers[3][6]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~6 .extended_lut = "off";
defparam \reg0|Mux57~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux57~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][6] .is_wysiwyg = "true";
defparam \reg0|registers[8][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][6] .is_wysiwyg = "true";
defparam \reg0|registers[10][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][6] .is_wysiwyg = "true";
defparam \reg0|registers[9][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][6] .is_wysiwyg = "true";
defparam \reg0|registers[11][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~7 (
// Equation(s):
// \reg0|Mux57~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][6]~q  ) ) )

	.dataa(!\reg0|registers[8][6]~q ),
	.datab(!\reg0|registers[10][6]~q ),
	.datac(!\reg0|registers[9][6]~q ),
	.datad(!\reg0|registers[11][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~7 .extended_lut = "off";
defparam \reg0|Mux57~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][6] .is_wysiwyg = "true";
defparam \reg0|registers[12][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][6] .is_wysiwyg = "true";
defparam \reg0|registers[14][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][6] .is_wysiwyg = "true";
defparam \reg0|registers[13][6] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][6] .is_wysiwyg = "true";
defparam \reg0|registers[15][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~8 (
// Equation(s):
// \reg0|Mux57~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][6]~q  ) ) )

	.dataa(!\reg0|registers[12][6]~q ),
	.datab(!\reg0|registers[14][6]~q ),
	.datac(!\reg0|registers[13][6]~q ),
	.datad(!\reg0|registers[15][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~8 .extended_lut = "off";
defparam \reg0|Mux57~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux57~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~9 (
// Equation(s):
// \reg0|Mux57~9_combout  = ( \reg0|Mux57~7_combout  & ( \reg0|Mux57~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux57~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux57~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux57~7_combout  & ( \reg0|Mux57~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux57~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux57~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux57~7_combout  & ( !\reg0|Mux57~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux57~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux57~5_combout ))) ) ) ) # ( 
// !\reg0|Mux57~7_combout  & ( !\reg0|Mux57~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux57~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux57~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux57~5_combout ),
	.datad(!\reg0|Mux57~6_combout ),
	.datae(!\reg0|Mux57~7_combout ),
	.dataf(!\reg0|Mux57~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~9 .extended_lut = "off";
defparam \reg0|Mux57~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux57~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux57~10 (
// Equation(s):
// \reg0|Mux57~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux57~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux57~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux57~4_combout ),
	.datac(!\reg0|Mux57~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux57~10 .extended_lut = "off";
defparam \reg0|Mux57~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux57~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[7]~3 (
// Equation(s):
// \ImmGen0|oImm[7]~3_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[7]~3 .extended_lut = "off";
defparam \ImmGen0|oImm[7]~3 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[7]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][7] .is_wysiwyg = "true";
defparam \reg0|registers[4][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][7] .is_wysiwyg = "true";
defparam \reg0|registers[6][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][7] .is_wysiwyg = "true";
defparam \reg0|registers[5][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][7] .is_wysiwyg = "true";
defparam \reg0|registers[7][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~5 (
// Equation(s):
// \reg0|Mux56~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][7]~q  ) ) )

	.dataa(!\reg0|registers[4][7]~q ),
	.datab(!\reg0|registers[6][7]~q ),
	.datac(!\reg0|registers[5][7]~q ),
	.datad(!\reg0|registers[7][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~5 .extended_lut = "off";
defparam \reg0|Mux56~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][7] .is_wysiwyg = "true";
defparam \reg0|registers[1][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][7]~5 (
// Equation(s):
// \reg0|registers[2][7]~5_combout  = !\wCregdata[7]~7_combout 

	.dataa(!\wCregdata[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][7]~5 .extended_lut = "off";
defparam \reg0|registers[2][7]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][7]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][7] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][7]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][7] .is_wysiwyg = "true";
defparam \reg0|registers[2][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][7] .is_wysiwyg = "true";
defparam \reg0|registers[3][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~6 (
// Equation(s):
// \reg0|Mux56~6_combout  = ( \reg0|registers[3][7]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][7]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][7]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][7]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][7]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][7]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][7]~q ),
	.datad(!\reg0|registers[2][7]~q ),
	.datae(!\reg0|registers[3][7]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~6 .extended_lut = "off";
defparam \reg0|Mux56~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux56~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][7] .is_wysiwyg = "true";
defparam \reg0|registers[8][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][7] .is_wysiwyg = "true";
defparam \reg0|registers[10][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][7] .is_wysiwyg = "true";
defparam \reg0|registers[9][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][7] .is_wysiwyg = "true";
defparam \reg0|registers[11][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~7 (
// Equation(s):
// \reg0|Mux56~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][7]~q  ) ) )

	.dataa(!\reg0|registers[8][7]~q ),
	.datab(!\reg0|registers[10][7]~q ),
	.datac(!\reg0|registers[9][7]~q ),
	.datad(!\reg0|registers[11][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~7 .extended_lut = "off";
defparam \reg0|Mux56~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][7] .is_wysiwyg = "true";
defparam \reg0|registers[12][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][7] .is_wysiwyg = "true";
defparam \reg0|registers[14][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][7] .is_wysiwyg = "true";
defparam \reg0|registers[13][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][7] .is_wysiwyg = "true";
defparam \reg0|registers[15][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~8 (
// Equation(s):
// \reg0|Mux56~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][7]~q  ) ) )

	.dataa(!\reg0|registers[12][7]~q ),
	.datab(!\reg0|registers[14][7]~q ),
	.datac(!\reg0|registers[13][7]~q ),
	.datad(!\reg0|registers[15][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~8 .extended_lut = "off";
defparam \reg0|Mux56~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~9 (
// Equation(s):
// \reg0|Mux56~9_combout  = ( \reg0|Mux56~7_combout  & ( \reg0|Mux56~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux56~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux56~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux56~7_combout  & ( \reg0|Mux56~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux56~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux56~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux56~7_combout  & ( !\reg0|Mux56~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux56~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux56~5_combout ))) ) ) ) # ( 
// !\reg0|Mux56~7_combout  & ( !\reg0|Mux56~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux56~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux56~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux56~5_combout ),
	.datad(!\reg0|Mux56~6_combout ),
	.datae(!\reg0|Mux56~7_combout ),
	.dataf(!\reg0|Mux56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~9 .extended_lut = "off";
defparam \reg0|Mux56~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux56~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~10 (
// Equation(s):
// \reg0|Mux56~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux56~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux56~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux56~4_combout ),
	.datac(!\reg0|Mux56~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~10 .extended_lut = "off";
defparam \reg0|Mux56~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux56~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|oImm[8]~1 (
// Equation(s):
// \ImmGen0|oImm[8]~1_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|WideOr0~0_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|oImm[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|oImm[8]~1 .extended_lut = "off";
defparam \ImmGen0|oImm[8]~1 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|oImm[8]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][8] .is_wysiwyg = "true";
defparam \reg0|registers[20][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][8] .is_wysiwyg = "true";
defparam \reg0|registers[24][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][8] .is_wysiwyg = "true";
defparam \reg0|registers[28][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~0 (
// Equation(s):
// \reg0|Mux55~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][8]~q  ) ) )

	.dataa(!\reg0|registers[16][8]~q ),
	.datab(!\reg0|registers[20][8]~q ),
	.datac(!\reg0|registers[24][8]~q ),
	.datad(!\reg0|registers[28][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~0 .extended_lut = "off";
defparam \reg0|Mux55~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][8] .is_wysiwyg = "true";
defparam \reg0|registers[18][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][8] .is_wysiwyg = "true";
defparam \reg0|registers[22][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][8] .is_wysiwyg = "true";
defparam \reg0|registers[26][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][8] .is_wysiwyg = "true";
defparam \reg0|registers[30][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~1 (
// Equation(s):
// \reg0|Mux55~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][8]~q  ) ) )

	.dataa(!\reg0|registers[18][8]~q ),
	.datab(!\reg0|registers[22][8]~q ),
	.datac(!\reg0|registers[26][8]~q ),
	.datad(!\reg0|registers[30][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~1 .extended_lut = "off";
defparam \reg0|Mux55~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][8] .is_wysiwyg = "true";
defparam \reg0|registers[17][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][8] .is_wysiwyg = "true";
defparam \reg0|registers[21][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][8] .is_wysiwyg = "true";
defparam \reg0|registers[25][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][8] .is_wysiwyg = "true";
defparam \reg0|registers[29][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~2 (
// Equation(s):
// \reg0|Mux55~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][8]~q  ) ) )

	.dataa(!\reg0|registers[17][8]~q ),
	.datab(!\reg0|registers[21][8]~q ),
	.datac(!\reg0|registers[25][8]~q ),
	.datad(!\reg0|registers[29][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~2 .extended_lut = "off";
defparam \reg0|Mux55~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][8] .is_wysiwyg = "true";
defparam \reg0|registers[19][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][8] .is_wysiwyg = "true";
defparam \reg0|registers[23][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][8] .is_wysiwyg = "true";
defparam \reg0|registers[27][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][8] .is_wysiwyg = "true";
defparam \reg0|registers[31][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~3 (
// Equation(s):
// \reg0|Mux55~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][8]~q  ) ) )

	.dataa(!\reg0|registers[19][8]~q ),
	.datab(!\reg0|registers[23][8]~q ),
	.datac(!\reg0|registers[27][8]~q ),
	.datad(!\reg0|registers[31][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~3 .extended_lut = "off";
defparam \reg0|Mux55~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~4 (
// Equation(s):
// \reg0|Mux55~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux55~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux55~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux55~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux55~0_combout  ) ) )

	.dataa(!\reg0|Mux55~0_combout ),
	.datab(!\reg0|Mux55~1_combout ),
	.datac(!\reg0|Mux55~2_combout ),
	.datad(!\reg0|Mux55~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~4 .extended_lut = "off";
defparam \reg0|Mux55~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][8] .is_wysiwyg = "true";
defparam \reg0|registers[4][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][8] .is_wysiwyg = "true";
defparam \reg0|registers[6][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][8] .is_wysiwyg = "true";
defparam \reg0|registers[5][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][8] .is_wysiwyg = "true";
defparam \reg0|registers[7][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~5 (
// Equation(s):
// \reg0|Mux55~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][8]~q  ) ) )

	.dataa(!\reg0|registers[4][8]~q ),
	.datab(!\reg0|registers[6][8]~q ),
	.datac(!\reg0|registers[5][8]~q ),
	.datad(!\reg0|registers[7][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~5 .extended_lut = "off";
defparam \reg0|Mux55~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][8] .is_wysiwyg = "true";
defparam \reg0|registers[1][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][8]~6 (
// Equation(s):
// \reg0|registers[2][8]~6_combout  = !\wCregdata[8]~8_combout 

	.dataa(!\wCregdata[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][8]~6 .extended_lut = "off";
defparam \reg0|registers[2][8]~6 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][8]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][8] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][8]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][8] .is_wysiwyg = "true";
defparam \reg0|registers[2][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][8] .is_wysiwyg = "true";
defparam \reg0|registers[3][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~6 (
// Equation(s):
// \reg0|Mux55~6_combout  = ( \reg0|registers[3][8]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][8]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][8]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][8]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][8]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][8]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][8]~q ),
	.datad(!\reg0|registers[2][8]~q ),
	.datae(!\reg0|registers[3][8]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~6 .extended_lut = "off";
defparam \reg0|Mux55~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux55~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][8] .is_wysiwyg = "true";
defparam \reg0|registers[8][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][8] .is_wysiwyg = "true";
defparam \reg0|registers[10][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][8] .is_wysiwyg = "true";
defparam \reg0|registers[9][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][8] .is_wysiwyg = "true";
defparam \reg0|registers[11][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~7 (
// Equation(s):
// \reg0|Mux55~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][8]~q  ) ) )

	.dataa(!\reg0|registers[8][8]~q ),
	.datab(!\reg0|registers[10][8]~q ),
	.datac(!\reg0|registers[9][8]~q ),
	.datad(!\reg0|registers[11][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~7 .extended_lut = "off";
defparam \reg0|Mux55~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][8] .is_wysiwyg = "true";
defparam \reg0|registers[12][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][8] .is_wysiwyg = "true";
defparam \reg0|registers[14][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][8] .is_wysiwyg = "true";
defparam \reg0|registers[13][8] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][8] .is_wysiwyg = "true";
defparam \reg0|registers[15][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~8 (
// Equation(s):
// \reg0|Mux55~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][8]~q  ) ) )

	.dataa(!\reg0|registers[12][8]~q ),
	.datab(!\reg0|registers[14][8]~q ),
	.datac(!\reg0|registers[13][8]~q ),
	.datad(!\reg0|registers[15][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~8 .extended_lut = "off";
defparam \reg0|Mux55~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux55~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~9 (
// Equation(s):
// \reg0|Mux55~9_combout  = ( \reg0|Mux55~7_combout  & ( \reg0|Mux55~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux55~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux55~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux55~7_combout  & ( \reg0|Mux55~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux55~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux55~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux55~7_combout  & ( !\reg0|Mux55~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux55~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux55~5_combout ))) ) ) ) # ( 
// !\reg0|Mux55~7_combout  & ( !\reg0|Mux55~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux55~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux55~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux55~5_combout ),
	.datad(!\reg0|Mux55~6_combout ),
	.datae(!\reg0|Mux55~7_combout ),
	.dataf(!\reg0|Mux55~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~9 .extended_lut = "off";
defparam \reg0|Mux55~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux55~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux55~10 (
// Equation(s):
// \reg0|Mux55~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux55~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux55~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux55~4_combout ),
	.datac(!\reg0|Mux55~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux55~10 .extended_lut = "off";
defparam \reg0|Mux55~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux55~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector8~1 (
// Equation(s):
// \ImmGen0|Selector8~1_combout  = ( \ImmGen0|Selector0~2_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \ImmGen0|Selector8~0_combout ) ) ) # ( !\ImmGen0|Selector0~2_combout  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & (\ImmGen0|Selector8~0_combout  & \ImmGen0|Decoder0~1_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(!\ImmGen0|Selector8~0_combout ),
	.datad(!\ImmGen0|Decoder0~1_combout ),
	.datae(!\ImmGen0|Selector0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector8~1 .extended_lut = "off";
defparam \ImmGen0|Selector8~1 .lut_mask = 64'h00020A0A00020A0A;
defparam \ImmGen0|Selector8~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][9] .is_wysiwyg = "true";
defparam \reg0|registers[4][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][9] .is_wysiwyg = "true";
defparam \reg0|registers[6][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][9] .is_wysiwyg = "true";
defparam \reg0|registers[5][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][9] .is_wysiwyg = "true";
defparam \reg0|registers[7][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~5 (
// Equation(s):
// \reg0|Mux54~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][9]~q  ) ) )

	.dataa(!\reg0|registers[4][9]~q ),
	.datab(!\reg0|registers[6][9]~q ),
	.datac(!\reg0|registers[5][9]~q ),
	.datad(!\reg0|registers[7][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~5 .extended_lut = "off";
defparam \reg0|Mux54~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][9] .is_wysiwyg = "true";
defparam \reg0|registers[1][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][9]~7 (
// Equation(s):
// \reg0|registers[2][9]~7_combout  = !\wCregdata[9]~9_combout 

	.dataa(!\wCregdata[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][9]~7 .extended_lut = "off";
defparam \reg0|registers[2][9]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][9]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][9] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][9]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][9] .is_wysiwyg = "true";
defparam \reg0|registers[2][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][9] .is_wysiwyg = "true";
defparam \reg0|registers[3][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~6 (
// Equation(s):
// \reg0|Mux54~6_combout  = ( \reg0|registers[3][9]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][9]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][9]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][9]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][9]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][9]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][9]~q ),
	.datad(!\reg0|registers[2][9]~q ),
	.datae(!\reg0|registers[3][9]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~6 .extended_lut = "off";
defparam \reg0|Mux54~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux54~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][9] .is_wysiwyg = "true";
defparam \reg0|registers[8][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][9] .is_wysiwyg = "true";
defparam \reg0|registers[10][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][9] .is_wysiwyg = "true";
defparam \reg0|registers[9][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][9] .is_wysiwyg = "true";
defparam \reg0|registers[11][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~7 (
// Equation(s):
// \reg0|Mux54~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][9]~q  ) ) )

	.dataa(!\reg0|registers[8][9]~q ),
	.datab(!\reg0|registers[10][9]~q ),
	.datac(!\reg0|registers[9][9]~q ),
	.datad(!\reg0|registers[11][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~7 .extended_lut = "off";
defparam \reg0|Mux54~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][9] .is_wysiwyg = "true";
defparam \reg0|registers[12][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][9] .is_wysiwyg = "true";
defparam \reg0|registers[14][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][9] .is_wysiwyg = "true";
defparam \reg0|registers[13][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][9] .is_wysiwyg = "true";
defparam \reg0|registers[15][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~8 (
// Equation(s):
// \reg0|Mux54~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][9]~q  ) ) )

	.dataa(!\reg0|registers[12][9]~q ),
	.datab(!\reg0|registers[14][9]~q ),
	.datac(!\reg0|registers[13][9]~q ),
	.datad(!\reg0|registers[15][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~8 .extended_lut = "off";
defparam \reg0|Mux54~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~9 (
// Equation(s):
// \reg0|Mux54~9_combout  = ( \reg0|Mux54~7_combout  & ( \reg0|Mux54~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux54~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux54~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux54~7_combout  & ( \reg0|Mux54~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux54~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux54~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux54~7_combout  & ( !\reg0|Mux54~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux54~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux54~5_combout ))) ) ) ) # ( 
// !\reg0|Mux54~7_combout  & ( !\reg0|Mux54~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux54~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux54~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux54~5_combout ),
	.datad(!\reg0|Mux54~6_combout ),
	.datae(!\reg0|Mux54~7_combout ),
	.dataf(!\reg0|Mux54~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~9 .extended_lut = "off";
defparam \reg0|Mux54~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux54~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~10 (
// Equation(s):
// \reg0|Mux54~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux54~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux54~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux54~4_combout ),
	.datac(!\reg0|Mux54~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~10 .extended_lut = "off";
defparam \reg0|Mux54~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux54~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux54~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux53~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector0~5 (
// Equation(s):
// \ImmGen0|Selector0~5_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector0~5 .extended_lut = "off";
defparam \ImmGen0|Selector0~5 .lut_mask = 64'h0404040404040404;
defparam \ImmGen0|Selector0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector0~0 (
// Equation(s):
// \ImmGen0|Selector0~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( \ImmGen0|Selector0~5_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0])) ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ( \ImmGen0|Selector0~5_combout  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.dataf(!\ImmGen0|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector0~0 .extended_lut = "off";
defparam \ImmGen0|Selector0~0 .lut_mask = 64'h0000000000800088;
defparam \ImmGen0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector2~0 (
// Equation(s):
// \ImmGen0|Selector2~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]) # ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4])))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector2~0 .extended_lut = "off";
defparam \ImmGen0|Selector2~0 .lut_mask = 64'h0000FF670000FF67;
defparam \ImmGen0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector7~0 (
// Equation(s):
// \ImmGen0|Selector7~0_combout  = ( !\ImmGen0|Selector2~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \ImmGen0|Selector8~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector7~0 .extended_lut = "off";
defparam \ImmGen0|Selector7~0 .lut_mask = 64'h0001000000010000;
defparam \ImmGen0|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector7~1 (
// Equation(s):
// \ImmGen0|Selector7~1_combout  = (\ImmGen0|Selector7~0_combout ) # (\ImmGen0|Selector0~0_combout )

	.dataa(!\ImmGen0|Selector0~0_combout ),
	.datab(!\ImmGen0|Selector7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector7~1 .extended_lut = "off";
defparam \ImmGen0|Selector7~1 .lut_mask = 64'h7777777777777777;
defparam \ImmGen0|Selector7~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][10] .is_wysiwyg = "true";
defparam \reg0|registers[20][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][10] .is_wysiwyg = "true";
defparam \reg0|registers[24][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][10] .is_wysiwyg = "true";
defparam \reg0|registers[28][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~0 (
// Equation(s):
// \reg0|Mux21~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][10]~q  ) ) )

	.dataa(!\reg0|registers[16][10]~q ),
	.datab(!\reg0|registers[20][10]~q ),
	.datac(!\reg0|registers[24][10]~q ),
	.datad(!\reg0|registers[28][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~0 .extended_lut = "off";
defparam \reg0|Mux21~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][10] .is_wysiwyg = "true";
defparam \reg0|registers[17][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][10] .is_wysiwyg = "true";
defparam \reg0|registers[21][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][10] .is_wysiwyg = "true";
defparam \reg0|registers[25][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][10] .is_wysiwyg = "true";
defparam \reg0|registers[29][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~1 (
// Equation(s):
// \reg0|Mux21~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][10]~q  ) ) )

	.dataa(!\reg0|registers[17][10]~q ),
	.datab(!\reg0|registers[21][10]~q ),
	.datac(!\reg0|registers[25][10]~q ),
	.datad(!\reg0|registers[29][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~1 .extended_lut = "off";
defparam \reg0|Mux21~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][10] .is_wysiwyg = "true";
defparam \reg0|registers[18][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][10] .is_wysiwyg = "true";
defparam \reg0|registers[22][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][10] .is_wysiwyg = "true";
defparam \reg0|registers[26][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][10] .is_wysiwyg = "true";
defparam \reg0|registers[30][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~2 (
// Equation(s):
// \reg0|Mux21~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][10]~q  ) ) )

	.dataa(!\reg0|registers[18][10]~q ),
	.datab(!\reg0|registers[22][10]~q ),
	.datac(!\reg0|registers[26][10]~q ),
	.datad(!\reg0|registers[30][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~2 .extended_lut = "off";
defparam \reg0|Mux21~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][10] .is_wysiwyg = "true";
defparam \reg0|registers[19][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][10] .is_wysiwyg = "true";
defparam \reg0|registers[23][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][10] .is_wysiwyg = "true";
defparam \reg0|registers[27][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][10] .is_wysiwyg = "true";
defparam \reg0|registers[31][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~3 (
// Equation(s):
// \reg0|Mux21~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][10]~q  ) ) )

	.dataa(!\reg0|registers[19][10]~q ),
	.datab(!\reg0|registers[23][10]~q ),
	.datac(!\reg0|registers[27][10]~q ),
	.datad(!\reg0|registers[31][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~3 .extended_lut = "off";
defparam \reg0|Mux21~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~4 (
// Equation(s):
// \reg0|Mux21~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux21~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux21~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux21~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux21~0_combout  ) ) )

	.dataa(!\reg0|Mux21~0_combout ),
	.datab(!\reg0|Mux21~1_combout ),
	.datac(!\reg0|Mux21~2_combout ),
	.datad(!\reg0|Mux21~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~4 .extended_lut = "off";
defparam \reg0|Mux21~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][10] .is_wysiwyg = "true";
defparam \reg0|registers[4][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][10] .is_wysiwyg = "true";
defparam \reg0|registers[5][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][10] .is_wysiwyg = "true";
defparam \reg0|registers[6][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][10] .is_wysiwyg = "true";
defparam \reg0|registers[7][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~5 (
// Equation(s):
// \reg0|Mux21~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][10]~q  ) ) )

	.dataa(!\reg0|registers[4][10]~q ),
	.datab(!\reg0|registers[5][10]~q ),
	.datac(!\reg0|registers[6][10]~q ),
	.datad(!\reg0|registers[7][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~5 .extended_lut = "off";
defparam \reg0|Mux21~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][10] .is_wysiwyg = "true";
defparam \reg0|registers[1][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][10] .is_wysiwyg = "true";
defparam \reg0|registers[2][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][10] .is_wysiwyg = "true";
defparam \reg0|registers[3][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~6 (
// Equation(s):
// \reg0|Mux21~6_combout  = ( \reg0|registers[3][10]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][10]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][10]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][10]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][10]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][10]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][10]~q ),
	.datad(!\reg0|registers[2][10]~q ),
	.datae(!\reg0|registers[3][10]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~6 .extended_lut = "off";
defparam \reg0|Mux21~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux21~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][10] .is_wysiwyg = "true";
defparam \reg0|registers[8][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][10] .is_wysiwyg = "true";
defparam \reg0|registers[9][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][10] .is_wysiwyg = "true";
defparam \reg0|registers[10][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][10] .is_wysiwyg = "true";
defparam \reg0|registers[11][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~7 (
// Equation(s):
// \reg0|Mux21~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][10]~q  ) ) )

	.dataa(!\reg0|registers[8][10]~q ),
	.datab(!\reg0|registers[9][10]~q ),
	.datac(!\reg0|registers[10][10]~q ),
	.datad(!\reg0|registers[11][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~7 .extended_lut = "off";
defparam \reg0|Mux21~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][10] .is_wysiwyg = "true";
defparam \reg0|registers[12][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][10] .is_wysiwyg = "true";
defparam \reg0|registers[13][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][10] .is_wysiwyg = "true";
defparam \reg0|registers[14][10] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][10] .is_wysiwyg = "true";
defparam \reg0|registers[15][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~8 (
// Equation(s):
// \reg0|Mux21~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][10]~q  ) ) )

	.dataa(!\reg0|registers[12][10]~q ),
	.datab(!\reg0|registers[13][10]~q ),
	.datac(!\reg0|registers[14][10]~q ),
	.datad(!\reg0|registers[15][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~8 .extended_lut = "off";
defparam \reg0|Mux21~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux21~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~9 (
// Equation(s):
// \reg0|Mux21~9_combout  = ( \reg0|Mux21~7_combout  & ( \reg0|Mux21~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux21~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux21~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux21~7_combout  & ( \reg0|Mux21~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux21~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux21~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux21~7_combout  & ( !\reg0|Mux21~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux21~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux21~5_combout ))) ) ) ) # ( 
// !\reg0|Mux21~7_combout  & ( !\reg0|Mux21~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux21~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux21~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux21~5_combout ),
	.datad(!\reg0|Mux21~6_combout ),
	.datae(!\reg0|Mux21~7_combout ),
	.dataf(!\reg0|Mux21~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~9 .extended_lut = "off";
defparam \reg0|Mux21~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux21~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux21~10 (
// Equation(s):
// \reg0|Mux21~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux21~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux21~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux21~4_combout ),
	.datac(!\reg0|Mux21~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux21~10 .extended_lut = "off";
defparam \reg0|Mux21~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux21~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][9] .is_wysiwyg = "true";
defparam \reg0|registers[20][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][9] .is_wysiwyg = "true";
defparam \reg0|registers[24][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][9] .is_wysiwyg = "true";
defparam \reg0|registers[28][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~0 (
// Equation(s):
// \reg0|Mux22~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][9]~q  ) ) )

	.dataa(!\reg0|registers[16][9]~q ),
	.datab(!\reg0|registers[20][9]~q ),
	.datac(!\reg0|registers[24][9]~q ),
	.datad(!\reg0|registers[28][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~0 .extended_lut = "off";
defparam \reg0|Mux22~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][9] .is_wysiwyg = "true";
defparam \reg0|registers[17][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][9] .is_wysiwyg = "true";
defparam \reg0|registers[21][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][9] .is_wysiwyg = "true";
defparam \reg0|registers[25][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][9] .is_wysiwyg = "true";
defparam \reg0|registers[29][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~1 (
// Equation(s):
// \reg0|Mux22~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][9]~q  ) ) )

	.dataa(!\reg0|registers[17][9]~q ),
	.datab(!\reg0|registers[21][9]~q ),
	.datac(!\reg0|registers[25][9]~q ),
	.datad(!\reg0|registers[29][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~1 .extended_lut = "off";
defparam \reg0|Mux22~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][9] .is_wysiwyg = "true";
defparam \reg0|registers[18][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][9] .is_wysiwyg = "true";
defparam \reg0|registers[22][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][9] .is_wysiwyg = "true";
defparam \reg0|registers[26][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][9] .is_wysiwyg = "true";
defparam \reg0|registers[30][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~2 (
// Equation(s):
// \reg0|Mux22~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][9]~q  ) ) )

	.dataa(!\reg0|registers[18][9]~q ),
	.datab(!\reg0|registers[22][9]~q ),
	.datac(!\reg0|registers[26][9]~q ),
	.datad(!\reg0|registers[30][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~2 .extended_lut = "off";
defparam \reg0|Mux22~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][9] .is_wysiwyg = "true";
defparam \reg0|registers[19][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][9] .is_wysiwyg = "true";
defparam \reg0|registers[23][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][9] .is_wysiwyg = "true";
defparam \reg0|registers[27][9] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][9] .is_wysiwyg = "true";
defparam \reg0|registers[31][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~3 (
// Equation(s):
// \reg0|Mux22~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][9]~q  ) ) )

	.dataa(!\reg0|registers[19][9]~q ),
	.datab(!\reg0|registers[23][9]~q ),
	.datac(!\reg0|registers[27][9]~q ),
	.datad(!\reg0|registers[31][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~3 .extended_lut = "off";
defparam \reg0|Mux22~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~4 (
// Equation(s):
// \reg0|Mux22~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux22~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux22~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux22~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux22~0_combout  ) ) )

	.dataa(!\reg0|Mux22~0_combout ),
	.datab(!\reg0|Mux22~1_combout ),
	.datac(!\reg0|Mux22~2_combout ),
	.datad(!\reg0|Mux22~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~4 .extended_lut = "off";
defparam \reg0|Mux22~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~5 (
// Equation(s):
// \reg0|Mux22~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][9]~q  ) ) )

	.dataa(!\reg0|registers[4][9]~q ),
	.datab(!\reg0|registers[5][9]~q ),
	.datac(!\reg0|registers[6][9]~q ),
	.datad(!\reg0|registers[7][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~5 .extended_lut = "off";
defparam \reg0|Mux22~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~6 (
// Equation(s):
// \reg0|Mux22~6_combout  = ( \reg0|registers[3][9]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][9]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][9]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][9]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][9]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][9]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][9]~q ),
	.datad(!\reg0|registers[2][9]~q ),
	.datae(!\reg0|registers[3][9]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~6 .extended_lut = "off";
defparam \reg0|Mux22~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux22~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~7 (
// Equation(s):
// \reg0|Mux22~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][9]~q  ) ) )

	.dataa(!\reg0|registers[8][9]~q ),
	.datab(!\reg0|registers[9][9]~q ),
	.datac(!\reg0|registers[10][9]~q ),
	.datad(!\reg0|registers[11][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~7 .extended_lut = "off";
defparam \reg0|Mux22~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~8 (
// Equation(s):
// \reg0|Mux22~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][9]~q  ) ) )

	.dataa(!\reg0|registers[12][9]~q ),
	.datab(!\reg0|registers[13][9]~q ),
	.datac(!\reg0|registers[14][9]~q ),
	.datad(!\reg0|registers[15][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~8 .extended_lut = "off";
defparam \reg0|Mux22~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux22~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~9 (
// Equation(s):
// \reg0|Mux22~9_combout  = ( \reg0|Mux22~7_combout  & ( \reg0|Mux22~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux22~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux22~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux22~7_combout  & ( \reg0|Mux22~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux22~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux22~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux22~7_combout  & ( !\reg0|Mux22~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux22~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux22~5_combout ))) ) ) ) # ( 
// !\reg0|Mux22~7_combout  & ( !\reg0|Mux22~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux22~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux22~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux22~5_combout ),
	.datad(!\reg0|Mux22~6_combout ),
	.datae(!\reg0|Mux22~7_combout ),
	.dataf(!\reg0|Mux22~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~9 .extended_lut = "off";
defparam \reg0|Mux22~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux22~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux22~10 (
// Equation(s):
// \reg0|Mux22~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux22~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux22~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux22~4_combout ),
	.datac(!\reg0|Mux22~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux22~10 .extended_lut = "off";
defparam \reg0|Mux22~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux22~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][7] .is_wysiwyg = "true";
defparam \reg0|registers[20][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][7] .is_wysiwyg = "true";
defparam \reg0|registers[24][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][7] .is_wysiwyg = "true";
defparam \reg0|registers[28][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~0 (
// Equation(s):
// \reg0|Mux24~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][7]~q  ) ) )

	.dataa(!\reg0|registers[16][7]~q ),
	.datab(!\reg0|registers[20][7]~q ),
	.datac(!\reg0|registers[24][7]~q ),
	.datad(!\reg0|registers[28][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~0 .extended_lut = "off";
defparam \reg0|Mux24~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][7] .is_wysiwyg = "true";
defparam \reg0|registers[17][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][7] .is_wysiwyg = "true";
defparam \reg0|registers[21][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][7] .is_wysiwyg = "true";
defparam \reg0|registers[25][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][7] .is_wysiwyg = "true";
defparam \reg0|registers[29][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~1 (
// Equation(s):
// \reg0|Mux24~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][7]~q  ) ) )

	.dataa(!\reg0|registers[17][7]~q ),
	.datab(!\reg0|registers[21][7]~q ),
	.datac(!\reg0|registers[25][7]~q ),
	.datad(!\reg0|registers[29][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~1 .extended_lut = "off";
defparam \reg0|Mux24~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][7] .is_wysiwyg = "true";
defparam \reg0|registers[18][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][7] .is_wysiwyg = "true";
defparam \reg0|registers[22][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][7] .is_wysiwyg = "true";
defparam \reg0|registers[26][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][7] .is_wysiwyg = "true";
defparam \reg0|registers[30][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~2 (
// Equation(s):
// \reg0|Mux24~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][7]~q  ) ) )

	.dataa(!\reg0|registers[18][7]~q ),
	.datab(!\reg0|registers[22][7]~q ),
	.datac(!\reg0|registers[26][7]~q ),
	.datad(!\reg0|registers[30][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~2 .extended_lut = "off";
defparam \reg0|Mux24~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][7] .is_wysiwyg = "true";
defparam \reg0|registers[19][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][7] .is_wysiwyg = "true";
defparam \reg0|registers[23][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][7] .is_wysiwyg = "true";
defparam \reg0|registers[27][7] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][7] .is_wysiwyg = "true";
defparam \reg0|registers[31][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~3 (
// Equation(s):
// \reg0|Mux24~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][7]~q  ) ) )

	.dataa(!\reg0|registers[19][7]~q ),
	.datab(!\reg0|registers[23][7]~q ),
	.datac(!\reg0|registers[27][7]~q ),
	.datad(!\reg0|registers[31][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~3 .extended_lut = "off";
defparam \reg0|Mux24~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~4 (
// Equation(s):
// \reg0|Mux24~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux24~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux24~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux24~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux24~0_combout  ) ) )

	.dataa(!\reg0|Mux24~0_combout ),
	.datab(!\reg0|Mux24~1_combout ),
	.datac(!\reg0|Mux24~2_combout ),
	.datad(!\reg0|Mux24~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~4 .extended_lut = "off";
defparam \reg0|Mux24~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~5 (
// Equation(s):
// \reg0|Mux24~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][7]~q  ) ) )

	.dataa(!\reg0|registers[4][7]~q ),
	.datab(!\reg0|registers[5][7]~q ),
	.datac(!\reg0|registers[6][7]~q ),
	.datad(!\reg0|registers[7][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~5 .extended_lut = "off";
defparam \reg0|Mux24~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~6 (
// Equation(s):
// \reg0|Mux24~6_combout  = ( \reg0|registers[3][7]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][7]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][7]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][7]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][7]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][7]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][7]~q ),
	.datad(!\reg0|registers[2][7]~q ),
	.datae(!\reg0|registers[3][7]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~6 .extended_lut = "off";
defparam \reg0|Mux24~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux24~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~7 (
// Equation(s):
// \reg0|Mux24~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][7]~q  ) ) )

	.dataa(!\reg0|registers[8][7]~q ),
	.datab(!\reg0|registers[9][7]~q ),
	.datac(!\reg0|registers[10][7]~q ),
	.datad(!\reg0|registers[11][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~7 .extended_lut = "off";
defparam \reg0|Mux24~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~8 (
// Equation(s):
// \reg0|Mux24~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][7]~q  ) ) )

	.dataa(!\reg0|registers[12][7]~q ),
	.datab(!\reg0|registers[13][7]~q ),
	.datac(!\reg0|registers[14][7]~q ),
	.datad(!\reg0|registers[15][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~8 .extended_lut = "off";
defparam \reg0|Mux24~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux24~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~9 (
// Equation(s):
// \reg0|Mux24~9_combout  = ( \reg0|Mux24~7_combout  & ( \reg0|Mux24~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux24~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux24~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux24~7_combout  & ( \reg0|Mux24~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux24~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux24~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux24~7_combout  & ( !\reg0|Mux24~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux24~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux24~5_combout ))) ) ) ) # ( 
// !\reg0|Mux24~7_combout  & ( !\reg0|Mux24~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux24~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux24~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux24~5_combout ),
	.datad(!\reg0|Mux24~6_combout ),
	.datae(!\reg0|Mux24~7_combout ),
	.dataf(!\reg0|Mux24~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~9 .extended_lut = "off";
defparam \reg0|Mux24~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux24~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux24~10 (
// Equation(s):
// \reg0|Mux24~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux24~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux24~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux24~4_combout ),
	.datac(!\reg0|Mux24~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux24~10 .extended_lut = "off";
defparam \reg0|Mux24~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux24~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][5] .is_wysiwyg = "true";
defparam \reg0|registers[20][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][5] .is_wysiwyg = "true";
defparam \reg0|registers[24][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][5] .is_wysiwyg = "true";
defparam \reg0|registers[28][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~0 (
// Equation(s):
// \reg0|Mux26~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][5]~q  ) ) )

	.dataa(!\reg0|registers[16][5]~q ),
	.datab(!\reg0|registers[20][5]~q ),
	.datac(!\reg0|registers[24][5]~q ),
	.datad(!\reg0|registers[28][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~0 .extended_lut = "off";
defparam \reg0|Mux26~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][5] .is_wysiwyg = "true";
defparam \reg0|registers[17][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][5] .is_wysiwyg = "true";
defparam \reg0|registers[21][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][5] .is_wysiwyg = "true";
defparam \reg0|registers[25][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][5] .is_wysiwyg = "true";
defparam \reg0|registers[29][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~1 (
// Equation(s):
// \reg0|Mux26~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][5]~q  ) ) )

	.dataa(!\reg0|registers[17][5]~q ),
	.datab(!\reg0|registers[21][5]~q ),
	.datac(!\reg0|registers[25][5]~q ),
	.datad(!\reg0|registers[29][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~1 .extended_lut = "off";
defparam \reg0|Mux26~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][5] .is_wysiwyg = "true";
defparam \reg0|registers[18][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][5] .is_wysiwyg = "true";
defparam \reg0|registers[22][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][5] .is_wysiwyg = "true";
defparam \reg0|registers[26][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][5] .is_wysiwyg = "true";
defparam \reg0|registers[30][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~2 (
// Equation(s):
// \reg0|Mux26~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][5]~q  ) ) )

	.dataa(!\reg0|registers[18][5]~q ),
	.datab(!\reg0|registers[22][5]~q ),
	.datac(!\reg0|registers[26][5]~q ),
	.datad(!\reg0|registers[30][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~2 .extended_lut = "off";
defparam \reg0|Mux26~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][5] .is_wysiwyg = "true";
defparam \reg0|registers[19][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][5] .is_wysiwyg = "true";
defparam \reg0|registers[23][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][5] .is_wysiwyg = "true";
defparam \reg0|registers[27][5] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][5] .is_wysiwyg = "true";
defparam \reg0|registers[31][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~3 (
// Equation(s):
// \reg0|Mux26~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][5]~q  ) ) )

	.dataa(!\reg0|registers[19][5]~q ),
	.datab(!\reg0|registers[23][5]~q ),
	.datac(!\reg0|registers[27][5]~q ),
	.datad(!\reg0|registers[31][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~3 .extended_lut = "off";
defparam \reg0|Mux26~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~4 (
// Equation(s):
// \reg0|Mux26~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux26~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux26~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux26~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux26~0_combout  ) ) )

	.dataa(!\reg0|Mux26~0_combout ),
	.datab(!\reg0|Mux26~1_combout ),
	.datac(!\reg0|Mux26~2_combout ),
	.datad(!\reg0|Mux26~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~4 .extended_lut = "off";
defparam \reg0|Mux26~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~5 (
// Equation(s):
// \reg0|Mux26~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][5]~q  ) ) )

	.dataa(!\reg0|registers[4][5]~q ),
	.datab(!\reg0|registers[5][5]~q ),
	.datac(!\reg0|registers[6][5]~q ),
	.datad(!\reg0|registers[7][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~5 .extended_lut = "off";
defparam \reg0|Mux26~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~6 (
// Equation(s):
// \reg0|Mux26~6_combout  = ( \reg0|registers[3][5]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][5]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][5]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][5]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][5]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][5]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][5]~q ),
	.datad(!\reg0|registers[2][5]~q ),
	.datae(!\reg0|registers[3][5]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~6 .extended_lut = "off";
defparam \reg0|Mux26~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux26~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~7 (
// Equation(s):
// \reg0|Mux26~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][5]~q  ) ) )

	.dataa(!\reg0|registers[8][5]~q ),
	.datab(!\reg0|registers[9][5]~q ),
	.datac(!\reg0|registers[10][5]~q ),
	.datad(!\reg0|registers[11][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~7 .extended_lut = "off";
defparam \reg0|Mux26~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~8 (
// Equation(s):
// \reg0|Mux26~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][5]~q  ) ) )

	.dataa(!\reg0|registers[12][5]~q ),
	.datab(!\reg0|registers[13][5]~q ),
	.datac(!\reg0|registers[14][5]~q ),
	.datad(!\reg0|registers[15][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~8 .extended_lut = "off";
defparam \reg0|Mux26~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux26~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~9 (
// Equation(s):
// \reg0|Mux26~9_combout  = ( \reg0|Mux26~7_combout  & ( \reg0|Mux26~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux26~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux26~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux26~7_combout  & ( \reg0|Mux26~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux26~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux26~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux26~7_combout  & ( !\reg0|Mux26~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux26~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux26~5_combout ))) ) ) ) # ( 
// !\reg0|Mux26~7_combout  & ( !\reg0|Mux26~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux26~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux26~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux26~5_combout ),
	.datad(!\reg0|Mux26~6_combout ),
	.datae(!\reg0|Mux26~7_combout ),
	.dataf(!\reg0|Mux26~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~9 .extended_lut = "off";
defparam \reg0|Mux26~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux26~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux26~10 (
// Equation(s):
// \reg0|Mux26~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux26~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux26~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux26~4_combout ),
	.datac(!\reg0|Mux26~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux26~10 .extended_lut = "off";
defparam \reg0|Mux26~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux26~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][4] .is_wysiwyg = "true";
defparam \reg0|registers[20][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][4] .is_wysiwyg = "true";
defparam \reg0|registers[24][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][4] .is_wysiwyg = "true";
defparam \reg0|registers[28][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~0 (
// Equation(s):
// \reg0|Mux27~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][4]~q  ) ) )

	.dataa(!\reg0|registers[16][4]~q ),
	.datab(!\reg0|registers[20][4]~q ),
	.datac(!\reg0|registers[24][4]~q ),
	.datad(!\reg0|registers[28][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~0 .extended_lut = "off";
defparam \reg0|Mux27~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][4] .is_wysiwyg = "true";
defparam \reg0|registers[17][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][4] .is_wysiwyg = "true";
defparam \reg0|registers[21][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][4] .is_wysiwyg = "true";
defparam \reg0|registers[25][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][4] .is_wysiwyg = "true";
defparam \reg0|registers[29][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~1 (
// Equation(s):
// \reg0|Mux27~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][4]~q  ) ) )

	.dataa(!\reg0|registers[17][4]~q ),
	.datab(!\reg0|registers[21][4]~q ),
	.datac(!\reg0|registers[25][4]~q ),
	.datad(!\reg0|registers[29][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~1 .extended_lut = "off";
defparam \reg0|Mux27~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][4] .is_wysiwyg = "true";
defparam \reg0|registers[18][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][4] .is_wysiwyg = "true";
defparam \reg0|registers[22][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][4] .is_wysiwyg = "true";
defparam \reg0|registers[26][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][4] .is_wysiwyg = "true";
defparam \reg0|registers[30][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~2 (
// Equation(s):
// \reg0|Mux27~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][4]~q  ) ) )

	.dataa(!\reg0|registers[18][4]~q ),
	.datab(!\reg0|registers[22][4]~q ),
	.datac(!\reg0|registers[26][4]~q ),
	.datad(!\reg0|registers[30][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~2 .extended_lut = "off";
defparam \reg0|Mux27~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][4] .is_wysiwyg = "true";
defparam \reg0|registers[19][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][4] .is_wysiwyg = "true";
defparam \reg0|registers[23][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][4] .is_wysiwyg = "true";
defparam \reg0|registers[27][4] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][4] .is_wysiwyg = "true";
defparam \reg0|registers[31][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~3 (
// Equation(s):
// \reg0|Mux27~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][4]~q  ) ) )

	.dataa(!\reg0|registers[19][4]~q ),
	.datab(!\reg0|registers[23][4]~q ),
	.datac(!\reg0|registers[27][4]~q ),
	.datad(!\reg0|registers[31][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~3 .extended_lut = "off";
defparam \reg0|Mux27~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~4 (
// Equation(s):
// \reg0|Mux27~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux27~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux27~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux27~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux27~0_combout  ) ) )

	.dataa(!\reg0|Mux27~0_combout ),
	.datab(!\reg0|Mux27~1_combout ),
	.datac(!\reg0|Mux27~2_combout ),
	.datad(!\reg0|Mux27~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~4 .extended_lut = "off";
defparam \reg0|Mux27~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~5 (
// Equation(s):
// \reg0|Mux27~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][4]~q  ) ) )

	.dataa(!\reg0|registers[4][4]~q ),
	.datab(!\reg0|registers[5][4]~q ),
	.datac(!\reg0|registers[6][4]~q ),
	.datad(!\reg0|registers[7][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~5 .extended_lut = "off";
defparam \reg0|Mux27~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~6 (
// Equation(s):
// \reg0|Mux27~6_combout  = ( \reg0|registers[3][4]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][4]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][4]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][4]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][4]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][4]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][4]~q ),
	.datad(!\reg0|registers[2][4]~q ),
	.datae(!\reg0|registers[3][4]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~6 .extended_lut = "off";
defparam \reg0|Mux27~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux27~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~7 (
// Equation(s):
// \reg0|Mux27~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][4]~q  ) ) )

	.dataa(!\reg0|registers[8][4]~q ),
	.datab(!\reg0|registers[9][4]~q ),
	.datac(!\reg0|registers[10][4]~q ),
	.datad(!\reg0|registers[11][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~7 .extended_lut = "off";
defparam \reg0|Mux27~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~8 (
// Equation(s):
// \reg0|Mux27~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][4]~q  ) ) )

	.dataa(!\reg0|registers[12][4]~q ),
	.datab(!\reg0|registers[13][4]~q ),
	.datac(!\reg0|registers[14][4]~q ),
	.datad(!\reg0|registers[15][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~8 .extended_lut = "off";
defparam \reg0|Mux27~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux27~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~9 (
// Equation(s):
// \reg0|Mux27~9_combout  = ( \reg0|Mux27~7_combout  & ( \reg0|Mux27~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux27~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux27~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux27~7_combout  & ( \reg0|Mux27~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux27~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux27~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux27~7_combout  & ( !\reg0|Mux27~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux27~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux27~5_combout ))) ) ) ) # ( 
// !\reg0|Mux27~7_combout  & ( !\reg0|Mux27~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux27~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux27~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux27~5_combout ),
	.datad(!\reg0|Mux27~6_combout ),
	.datae(!\reg0|Mux27~7_combout ),
	.dataf(!\reg0|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~9 .extended_lut = "off";
defparam \reg0|Mux27~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux27~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux27~10 (
// Equation(s):
// \reg0|Mux27~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux27~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux27~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux27~4_combout ),
	.datac(!\reg0|Mux27~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux27~10 .extended_lut = "off";
defparam \reg0|Mux27~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux27~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][2] .is_wysiwyg = "true";
defparam \reg0|registers[20][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][2] .is_wysiwyg = "true";
defparam \reg0|registers[24][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][2] .is_wysiwyg = "true";
defparam \reg0|registers[28][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~0 (
// Equation(s):
// \reg0|Mux29~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][2]~q  ) ) )

	.dataa(!\reg0|registers[16][2]~q ),
	.datab(!\reg0|registers[20][2]~q ),
	.datac(!\reg0|registers[24][2]~q ),
	.datad(!\reg0|registers[28][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~0 .extended_lut = "off";
defparam \reg0|Mux29~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][2] .is_wysiwyg = "true";
defparam \reg0|registers[17][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][2] .is_wysiwyg = "true";
defparam \reg0|registers[21][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][2] .is_wysiwyg = "true";
defparam \reg0|registers[25][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][2] .is_wysiwyg = "true";
defparam \reg0|registers[29][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~1 (
// Equation(s):
// \reg0|Mux29~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][2]~q  ) ) )

	.dataa(!\reg0|registers[17][2]~q ),
	.datab(!\reg0|registers[21][2]~q ),
	.datac(!\reg0|registers[25][2]~q ),
	.datad(!\reg0|registers[29][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~1 .extended_lut = "off";
defparam \reg0|Mux29~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][2] .is_wysiwyg = "true";
defparam \reg0|registers[18][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][2] .is_wysiwyg = "true";
defparam \reg0|registers[22][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][2] .is_wysiwyg = "true";
defparam \reg0|registers[26][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][2] .is_wysiwyg = "true";
defparam \reg0|registers[30][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~2 (
// Equation(s):
// \reg0|Mux29~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][2]~q  ) ) )

	.dataa(!\reg0|registers[18][2]~q ),
	.datab(!\reg0|registers[22][2]~q ),
	.datac(!\reg0|registers[26][2]~q ),
	.datad(!\reg0|registers[30][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~2 .extended_lut = "off";
defparam \reg0|Mux29~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][2] .is_wysiwyg = "true";
defparam \reg0|registers[19][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][2] .is_wysiwyg = "true";
defparam \reg0|registers[23][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][2] .is_wysiwyg = "true";
defparam \reg0|registers[27][2] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][2] .is_wysiwyg = "true";
defparam \reg0|registers[31][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~3 (
// Equation(s):
// \reg0|Mux29~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][2]~q  ) ) )

	.dataa(!\reg0|registers[19][2]~q ),
	.datab(!\reg0|registers[23][2]~q ),
	.datac(!\reg0|registers[27][2]~q ),
	.datad(!\reg0|registers[31][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~3 .extended_lut = "off";
defparam \reg0|Mux29~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~4 (
// Equation(s):
// \reg0|Mux29~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux29~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux29~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux29~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux29~0_combout  ) ) )

	.dataa(!\reg0|Mux29~0_combout ),
	.datab(!\reg0|Mux29~1_combout ),
	.datac(!\reg0|Mux29~2_combout ),
	.datad(!\reg0|Mux29~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~4 .extended_lut = "off";
defparam \reg0|Mux29~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~5 (
// Equation(s):
// \reg0|Mux29~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][2]~q  ) ) )

	.dataa(!\reg0|registers[4][2]~q ),
	.datab(!\reg0|registers[5][2]~q ),
	.datac(!\reg0|registers[6][2]~q ),
	.datad(!\reg0|registers[7][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~5 .extended_lut = "off";
defparam \reg0|Mux29~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~6 (
// Equation(s):
// \reg0|Mux29~6_combout  = ( \reg0|registers[3][2]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][2]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][2]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][2]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][2]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][2]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][2]~q ),
	.datad(!\reg0|registers[2][2]~q ),
	.datae(!\reg0|registers[3][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~6 .extended_lut = "off";
defparam \reg0|Mux29~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux29~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~7 (
// Equation(s):
// \reg0|Mux29~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][2]~q  ) ) )

	.dataa(!\reg0|registers[8][2]~q ),
	.datab(!\reg0|registers[9][2]~q ),
	.datac(!\reg0|registers[10][2]~q ),
	.datad(!\reg0|registers[11][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~7 .extended_lut = "off";
defparam \reg0|Mux29~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~8 (
// Equation(s):
// \reg0|Mux29~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][2]~q  ) ) )

	.dataa(!\reg0|registers[12][2]~q ),
	.datab(!\reg0|registers[13][2]~q ),
	.datac(!\reg0|registers[14][2]~q ),
	.datad(!\reg0|registers[15][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~8 .extended_lut = "off";
defparam \reg0|Mux29~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux29~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~9 (
// Equation(s):
// \reg0|Mux29~9_combout  = ( \reg0|Mux29~7_combout  & ( \reg0|Mux29~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux29~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux29~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux29~7_combout  & ( \reg0|Mux29~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux29~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux29~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux29~7_combout  & ( !\reg0|Mux29~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux29~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux29~5_combout ))) ) ) ) # ( 
// !\reg0|Mux29~7_combout  & ( !\reg0|Mux29~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux29~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux29~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux29~5_combout ),
	.datad(!\reg0|Mux29~6_combout ),
	.datae(!\reg0|Mux29~7_combout ),
	.dataf(!\reg0|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~9 .extended_lut = "off";
defparam \reg0|Mux29~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux29~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux29~10 (
// Equation(s):
// \reg0|Mux29~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux29~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux29~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux29~4_combout ),
	.datac(!\reg0|Mux29~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux29~10 .extended_lut = "off";
defparam \reg0|Mux29~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux29~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[0]~0 (
// Equation(s):
// \wCiULA2[0]~0_combout  = ( \reg0|Mux63~9_combout  & ( \ImmGen0|Selector11~3_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux63~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & 
// (((!\ImmGen0|Selector11~1_combout )))) ) ) ) # ( !\reg0|Mux63~9_combout  & ( \ImmGen0|Selector11~3_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux63~4_combout )))) # 
// (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector11~1_combout )))) ) ) ) # ( \reg0|Mux63~9_combout  & ( !\ImmGen0|Selector11~3_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # 
// (\reg0|Mux63~4_combout ))) ) ) ) # ( !\reg0|Mux63~9_combout  & ( !\ImmGen0|Selector11~3_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\Ctrl0|WideOr1~0_combout  & \reg0|Mux63~4_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector11~1_combout ),
	.datad(!\reg0|Mux63~4_combout ),
	.datae(!\reg0|Mux63~9_combout ),
	.dataf(!\ImmGen0|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[0]~0 .extended_lut = "off";
defparam \wCiULA2[0]~0 .lut_mask = 64'h004488CC3074B8FC;
defparam \wCiULA2[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~130 (
// Equation(s):
// \ALU0|Add0~130_cout  = CARRY(( (!\ImmGen0|Decoder0~3_combout  & (\ImmGen0|Decoder0~4_combout )) # (\ImmGen0|Decoder0~3_combout  & ((\ALUControl|ALUCtrl~1_combout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ImmGen0|Decoder0~4_combout ),
	.datac(!\ImmGen0|Decoder0~3_combout ),
	.datad(!\ALUControl|ALUCtrl~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU0|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~130 .extended_lut = "off";
defparam \ALU0|Add0~130 .lut_mask = 64'h000000000000303F;
defparam \ALU0|Add0~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~1 (
// Equation(s):
// \ALU0|Add0~1_sumout  = SUM(( \reg0|Mux31~10_combout  ) + ( !\wCiULA2[0]~0_combout  $ (((!\ImmGen0|Decoder0~3_combout  & (!\ImmGen0|Decoder0~4_combout )) # (\ImmGen0|Decoder0~3_combout  & ((!\ALUControl|ALUCtrl~1_combout ))))) ) + ( \ALU0|Add0~130_cout  ))
// \ALU0|Add0~2  = CARRY(( \reg0|Mux31~10_combout  ) + ( !\wCiULA2[0]~0_combout  $ (((!\ImmGen0|Decoder0~3_combout  & (!\ImmGen0|Decoder0~4_combout )) # (\ImmGen0|Decoder0~3_combout  & ((!\ALUControl|ALUCtrl~1_combout ))))) ) + ( \ALU0|Add0~130_cout  ))

	.dataa(!\wCiULA2[0]~0_combout ),
	.datab(!\ImmGen0|Decoder0~4_combout ),
	.datac(!\ImmGen0|Decoder0~3_combout ),
	.datad(!\reg0|Mux31~10_combout ),
	.datae(gnd),
	.dataf(!\ALUControl|ALUCtrl~1_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~1_sumout ),
	.cout(\ALU0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~1 .extended_lut = "off";
defparam \ALU0|Add0~1 .lut_mask = 64'h00009A95000000FF;
defparam \ALU0|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~5 (
// Equation(s):
// \ALU0|Add0~5_sumout  = SUM(( \reg0|Mux30~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector10~0_combout )))) ) + ( \ALU0|Add0~2  ))
// \ALU0|Add0~6  = CARRY(( \reg0|Mux30~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector10~0_combout )))) ) + ( \ALU0|Add0~2  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector10~0_combout ),
	.datad(!\reg0|Mux30~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux62~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~5_sumout ),
	.cout(\ALU0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~5 .extended_lut = "off";
defparam \ALU0|Add0~5 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~9 (
// Equation(s):
// \ALU0|Add0~9_sumout  = SUM(( \reg0|Mux29~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux61~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector9~0_combout )))) ) + ( \ALU0|Add0~6  ))
// \ALU0|Add0~10  = CARRY(( \reg0|Mux29~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux61~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector9~0_combout )))) ) + ( \ALU0|Add0~6  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector9~0_combout ),
	.datad(!\reg0|Mux29~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux61~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~9_sumout ),
	.cout(\ALU0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~9 .extended_lut = "off";
defparam \ALU0|Add0~9 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~13 (
// Equation(s):
// \ALU0|Add0~13_sumout  = SUM(( \reg0|Mux28~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux60~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[3]~6_combout )))) ) + ( \ALU0|Add0~10  ))
// \ALU0|Add0~14  = CARRY(( \reg0|Mux28~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux60~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[3]~6_combout )))) ) + ( \ALU0|Add0~10  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[3]~6_combout ),
	.datad(!\reg0|Mux28~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux60~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~13_sumout ),
	.cout(\ALU0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~13 .extended_lut = "off";
defparam \ALU0|Add0~13 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~17 (
// Equation(s):
// \ALU0|Add0~17_sumout  = SUM(( \reg0|Mux27~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux59~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[4]~4_combout )))) ) + ( \ALU0|Add0~14  ))
// \ALU0|Add0~18  = CARRY(( \reg0|Mux27~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux59~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[4]~4_combout )))) ) + ( \ALU0|Add0~14  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[4]~4_combout ),
	.datad(!\reg0|Mux27~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux59~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~17_sumout ),
	.cout(\ALU0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~17 .extended_lut = "off";
defparam \ALU0|Add0~17 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~21 (
// Equation(s):
// \ALU0|Add0~21_sumout  = SUM(( \reg0|Mux26~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux58~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[5]~5_combout )))) ) + ( \ALU0|Add0~18  ))
// \ALU0|Add0~22  = CARRY(( \reg0|Mux26~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux58~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[5]~5_combout )))) ) + ( \ALU0|Add0~18  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[5]~5_combout ),
	.datad(!\reg0|Mux26~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux58~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~21_sumout ),
	.cout(\ALU0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~21 .extended_lut = "off";
defparam \ALU0|Add0~21 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~25 (
// Equation(s):
// \ALU0|Add0~25_sumout  = SUM(( \reg0|Mux25~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[6]~2_combout )))) ) + ( \ALU0|Add0~22  ))
// \ALU0|Add0~26  = CARRY(( \reg0|Mux25~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[6]~2_combout )))) ) + ( \ALU0|Add0~22  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[6]~2_combout ),
	.datad(!\reg0|Mux25~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux57~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~25_sumout ),
	.cout(\ALU0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~25 .extended_lut = "off";
defparam \ALU0|Add0~25 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~29 (
// Equation(s):
// \ALU0|Add0~29_sumout  = SUM(( \reg0|Mux24~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux56~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[7]~3_combout )))) ) + ( \ALU0|Add0~26  ))
// \ALU0|Add0~30  = CARRY(( \reg0|Mux24~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux56~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[7]~3_combout )))) ) + ( \ALU0|Add0~26  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[7]~3_combout ),
	.datad(!\reg0|Mux24~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux56~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~29_sumout ),
	.cout(\ALU0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~29 .extended_lut = "off";
defparam \ALU0|Add0~29 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~33 (
// Equation(s):
// \ALU0|Add0~33_sumout  = SUM(( \reg0|Mux23~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[8]~1_combout )))) ) + ( \ALU0|Add0~30  ))
// \ALU0|Add0~34  = CARRY(( \reg0|Mux23~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[8]~1_combout )))) ) + ( \ALU0|Add0~30  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[8]~1_combout ),
	.datad(!\reg0|Mux23~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux55~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~33_sumout ),
	.cout(\ALU0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~33 .extended_lut = "off";
defparam \ALU0|Add0~33 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~37 (
// Equation(s):
// \ALU0|Add0~37_sumout  = SUM(( \reg0|Mux22~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux54~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector8~1_combout )))) ) + ( \ALU0|Add0~34  ))
// \ALU0|Add0~38  = CARRY(( \reg0|Mux22~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux54~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector8~1_combout )))) ) + ( \ALU0|Add0~34  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector8~1_combout ),
	.datad(!\reg0|Mux22~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux54~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~37_sumout ),
	.cout(\ALU0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~37 .extended_lut = "off";
defparam \ALU0|Add0~37 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~41 (
// Equation(s):
// \ALU0|Add0~41_sumout  = SUM(( \reg0|Mux21~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux53~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector7~1_combout )))) ) + ( \ALU0|Add0~38  ))
// \ALU0|Add0~42  = CARRY(( \reg0|Mux21~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux53~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector7~1_combout )))) ) + ( \ALU0|Add0~38  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector7~1_combout ),
	.datad(!\reg0|Mux21~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux53~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~41_sumout ),
	.cout(\ALU0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~41 .extended_lut = "off";
defparam \ALU0|Add0~41 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~5 (
// Equation(s):
// \reg0|Mux53~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][10]~q  ) ) )

	.dataa(!\reg0|registers[4][10]~q ),
	.datab(!\reg0|registers[6][10]~q ),
	.datac(!\reg0|registers[5][10]~q ),
	.datad(!\reg0|registers[7][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~5 .extended_lut = "off";
defparam \reg0|Mux53~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~6 (
// Equation(s):
// \reg0|Mux53~6_combout  = ( \reg0|registers[3][10]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][10]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][10]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][10]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][10]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][10]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][10]~q ),
	.datad(!\reg0|registers[2][10]~q ),
	.datae(!\reg0|registers[3][10]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~6 .extended_lut = "off";
defparam \reg0|Mux53~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux53~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~7 (
// Equation(s):
// \reg0|Mux53~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][10]~q  ) ) )

	.dataa(!\reg0|registers[8][10]~q ),
	.datab(!\reg0|registers[10][10]~q ),
	.datac(!\reg0|registers[9][10]~q ),
	.datad(!\reg0|registers[11][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~7 .extended_lut = "off";
defparam \reg0|Mux53~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~8 (
// Equation(s):
// \reg0|Mux53~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][10]~q  ) ) )

	.dataa(!\reg0|registers[12][10]~q ),
	.datab(!\reg0|registers[14][10]~q ),
	.datac(!\reg0|registers[13][10]~q ),
	.datad(!\reg0|registers[15][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~8 .extended_lut = "off";
defparam \reg0|Mux53~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~9 (
// Equation(s):
// \reg0|Mux53~9_combout  = ( \reg0|Mux53~7_combout  & ( \reg0|Mux53~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux53~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux53~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux53~7_combout  & ( \reg0|Mux53~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux53~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux53~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux53~7_combout  & ( !\reg0|Mux53~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux53~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux53~5_combout ))) ) ) ) # ( 
// !\reg0|Mux53~7_combout  & ( !\reg0|Mux53~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux53~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux53~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux53~5_combout ),
	.datad(!\reg0|Mux53~6_combout ),
	.datae(!\reg0|Mux53~7_combout ),
	.dataf(!\reg0|Mux53~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~9 .extended_lut = "off";
defparam \reg0|Mux53~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux53~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[10]~8 (
// Equation(s):
// \wCiULA2[10]~8_combout  = ( \reg0|Mux53~4_combout  & ( \reg0|Mux53~9_combout  & ( (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector7~0_combout )) ) ) ) # ( !\reg0|Mux53~4_combout  & ( \reg0|Mux53~9_combout  & ( 
// (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector7~0_combout )))) ) ) ) # ( \reg0|Mux53~4_combout  & ( 
// !\reg0|Mux53~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector7~0_combout )))) ) ) ) # ( 
// !\reg0|Mux53~4_combout  & ( !\reg0|Mux53~9_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # ((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector7~0_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector0~0_combout ),
	.datad(!\ImmGen0|Selector7~0_combout ),
	.datae(!\reg0|Mux53~4_combout ),
	.dataf(!\reg0|Mux53~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[10]~8 .extended_lut = "off";
defparam \wCiULA2[10]~8 .lut_mask = 64'hFCCCB88874443000;
defparam \wCiULA2[10]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[10]~11 (
// Equation(s):
// \wCregdata[10]~11_combout  = (!\wCiULA2[10]~8_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux21~10_combout ))) # (\wCiULA2[10]~8_combout  & (\reg0|Mux21~10_combout  & !\ALU0|Mux22~0_combout ))

	.dataa(!\wCiULA2[10]~8_combout ),
	.datab(!\reg0|Mux21~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[10]~11 .extended_lut = "off";
defparam \wCregdata[10]~11 .lut_mask = 64'hB2B2B2B2B2B2B2B2;
defparam \wCregdata[10]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[10]~12 (
// Equation(s):
// \wCregdata[10]~12_combout  = ( \wCregdata[12]~10_combout  & ( \wCregdata[10]~11_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout )) # (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a 
// [10]))) ) ) ) # ( !\wCregdata[12]~10_combout  & ( \wCregdata[10]~11_combout  & ( (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Add0~41_sumout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [10])) ) ) ) # ( 
// \wCregdata[12]~10_combout  & ( !\wCregdata[10]~11_combout  & ( (\ImmGen0|Decoder0~2_combout  & \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [10]) ) ) ) # ( !\wCregdata[12]~10_combout  & ( !\wCregdata[10]~11_combout  & ( 
// (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Add0~41_sumout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [10])) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(!\ALU0|Add0~41_sumout ),
	.datae(!\wCregdata[12]~10_combout ),
	.dataf(!\wCregdata[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[10]~12 .extended_lut = "off";
defparam \wCregdata[10]~12 .lut_mask = 64'h05AF050505AF2727;
defparam \wCregdata[10]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Decoder0~2 (
// Equation(s):
// \reg0|Decoder0~2_combout  = (\ImmGen0|Selector8~0_combout  & (\Ctrl0|WideOr2~0_combout  & (\reg0|Decoder0~0_combout  & \reg0|Decoder0~1_combout )))

	.dataa(!\ImmGen0|Selector8~0_combout ),
	.datab(!\Ctrl0|WideOr2~0_combout ),
	.datac(!\reg0|Decoder0~0_combout ),
	.datad(!\reg0|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Decoder0~2 .extended_lut = "off";
defparam \reg0|Decoder0~2 .lut_mask = 64'h0001000100010001;
defparam \reg0|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][10] (
	.clk(\clock~input_o ),
	.d(\wCregdata[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][10] .is_wysiwyg = "true";
defparam \reg0|registers[16][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~0 (
// Equation(s):
// \reg0|Mux53~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][10]~q  ) ) )

	.dataa(!\reg0|registers[16][10]~q ),
	.datab(!\reg0|registers[20][10]~q ),
	.datac(!\reg0|registers[24][10]~q ),
	.datad(!\reg0|registers[28][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~0 .extended_lut = "off";
defparam \reg0|Mux53~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~1 (
// Equation(s):
// \reg0|Mux53~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][10]~q  ) ) )

	.dataa(!\reg0|registers[18][10]~q ),
	.datab(!\reg0|registers[22][10]~q ),
	.datac(!\reg0|registers[26][10]~q ),
	.datad(!\reg0|registers[30][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~1 .extended_lut = "off";
defparam \reg0|Mux53~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~2 (
// Equation(s):
// \reg0|Mux53~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][10]~q  ) ) )

	.dataa(!\reg0|registers[17][10]~q ),
	.datab(!\reg0|registers[21][10]~q ),
	.datac(!\reg0|registers[25][10]~q ),
	.datad(!\reg0|registers[29][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~2 .extended_lut = "off";
defparam \reg0|Mux53~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~3 (
// Equation(s):
// \reg0|Mux53~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][10]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][10]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][10]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][10]~q  ) ) )

	.dataa(!\reg0|registers[19][10]~q ),
	.datab(!\reg0|registers[23][10]~q ),
	.datac(!\reg0|registers[27][10]~q ),
	.datad(!\reg0|registers[31][10]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~3 .extended_lut = "off";
defparam \reg0|Mux53~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~4 (
// Equation(s):
// \reg0|Mux53~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux53~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux53~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux53~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux53~0_combout  ) ) )

	.dataa(!\reg0|Mux53~0_combout ),
	.datab(!\reg0|Mux53~1_combout ),
	.datac(!\reg0|Mux53~2_combout ),
	.datad(!\reg0|Mux53~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~4 .extended_lut = "off";
defparam \reg0|Mux53~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux53~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux53~10 (
// Equation(s):
// \reg0|Mux53~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux53~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux53~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux53~4_combout ),
	.datac(!\reg0|Mux53~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux53~10 .extended_lut = "off";
defparam \reg0|Mux53~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux53~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux52~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector6~0 (
// Equation(s):
// \ImmGen0|Selector6~0_combout  = ( !\ImmGen0|Selector2~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] & \ImmGen0|Selector8~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector6~0 .extended_lut = "off";
defparam \ImmGen0|Selector6~0 .lut_mask = 64'h0001000000010000;
defparam \ImmGen0|Selector6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector6~1 (
// Equation(s):
// \ImmGen0|Selector6~1_combout  = (\ImmGen0|Selector6~0_combout ) # (\ImmGen0|Selector0~0_combout )

	.dataa(!\ImmGen0|Selector0~0_combout ),
	.datab(!\ImmGen0|Selector6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector6~1 .extended_lut = "off";
defparam \ImmGen0|Selector6~1 .lut_mask = 64'h7777777777777777;
defparam \ImmGen0|Selector6~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][11] .is_wysiwyg = "true";
defparam \reg0|registers[20][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][11] .is_wysiwyg = "true";
defparam \reg0|registers[24][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][11] .is_wysiwyg = "true";
defparam \reg0|registers[28][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~0 (
// Equation(s):
// \reg0|Mux20~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][11]~q  ) ) )

	.dataa(!\reg0|registers[16][11]~q ),
	.datab(!\reg0|registers[20][11]~q ),
	.datac(!\reg0|registers[24][11]~q ),
	.datad(!\reg0|registers[28][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~0 .extended_lut = "off";
defparam \reg0|Mux20~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][11] .is_wysiwyg = "true";
defparam \reg0|registers[17][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][11] .is_wysiwyg = "true";
defparam \reg0|registers[21][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][11] .is_wysiwyg = "true";
defparam \reg0|registers[25][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][11] .is_wysiwyg = "true";
defparam \reg0|registers[29][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~1 (
// Equation(s):
// \reg0|Mux20~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][11]~q  ) ) )

	.dataa(!\reg0|registers[17][11]~q ),
	.datab(!\reg0|registers[21][11]~q ),
	.datac(!\reg0|registers[25][11]~q ),
	.datad(!\reg0|registers[29][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~1 .extended_lut = "off";
defparam \reg0|Mux20~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][11] .is_wysiwyg = "true";
defparam \reg0|registers[18][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][11] .is_wysiwyg = "true";
defparam \reg0|registers[22][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][11] .is_wysiwyg = "true";
defparam \reg0|registers[26][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][11] .is_wysiwyg = "true";
defparam \reg0|registers[30][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~2 (
// Equation(s):
// \reg0|Mux20~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][11]~q  ) ) )

	.dataa(!\reg0|registers[18][11]~q ),
	.datab(!\reg0|registers[22][11]~q ),
	.datac(!\reg0|registers[26][11]~q ),
	.datad(!\reg0|registers[30][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~2 .extended_lut = "off";
defparam \reg0|Mux20~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][11] .is_wysiwyg = "true";
defparam \reg0|registers[19][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][11] .is_wysiwyg = "true";
defparam \reg0|registers[23][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][11] .is_wysiwyg = "true";
defparam \reg0|registers[27][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][11] .is_wysiwyg = "true";
defparam \reg0|registers[31][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~3 (
// Equation(s):
// \reg0|Mux20~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][11]~q  ) ) )

	.dataa(!\reg0|registers[19][11]~q ),
	.datab(!\reg0|registers[23][11]~q ),
	.datac(!\reg0|registers[27][11]~q ),
	.datad(!\reg0|registers[31][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~3 .extended_lut = "off";
defparam \reg0|Mux20~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~4 (
// Equation(s):
// \reg0|Mux20~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux20~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux20~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux20~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux20~0_combout  ) ) )

	.dataa(!\reg0|Mux20~0_combout ),
	.datab(!\reg0|Mux20~1_combout ),
	.datac(!\reg0|Mux20~2_combout ),
	.datad(!\reg0|Mux20~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~4 .extended_lut = "off";
defparam \reg0|Mux20~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][11] .is_wysiwyg = "true";
defparam \reg0|registers[4][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][11] .is_wysiwyg = "true";
defparam \reg0|registers[5][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][11] .is_wysiwyg = "true";
defparam \reg0|registers[6][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][11] .is_wysiwyg = "true";
defparam \reg0|registers[7][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~5 (
// Equation(s):
// \reg0|Mux20~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][11]~q  ) ) )

	.dataa(!\reg0|registers[4][11]~q ),
	.datab(!\reg0|registers[5][11]~q ),
	.datac(!\reg0|registers[6][11]~q ),
	.datad(!\reg0|registers[7][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~5 .extended_lut = "off";
defparam \reg0|Mux20~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][11] .is_wysiwyg = "true";
defparam \reg0|registers[1][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][11] .is_wysiwyg = "true";
defparam \reg0|registers[2][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][11] .is_wysiwyg = "true";
defparam \reg0|registers[3][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~6 (
// Equation(s):
// \reg0|Mux20~6_combout  = ( \reg0|registers[3][11]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][11]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][11]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][11]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][11]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][11]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][11]~q ),
	.datad(!\reg0|registers[2][11]~q ),
	.datae(!\reg0|registers[3][11]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~6 .extended_lut = "off";
defparam \reg0|Mux20~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux20~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][11] .is_wysiwyg = "true";
defparam \reg0|registers[8][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][11] .is_wysiwyg = "true";
defparam \reg0|registers[9][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][11] .is_wysiwyg = "true";
defparam \reg0|registers[10][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][11] .is_wysiwyg = "true";
defparam \reg0|registers[11][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~7 (
// Equation(s):
// \reg0|Mux20~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][11]~q  ) ) )

	.dataa(!\reg0|registers[8][11]~q ),
	.datab(!\reg0|registers[9][11]~q ),
	.datac(!\reg0|registers[10][11]~q ),
	.datad(!\reg0|registers[11][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~7 .extended_lut = "off";
defparam \reg0|Mux20~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][11] .is_wysiwyg = "true";
defparam \reg0|registers[12][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][11] .is_wysiwyg = "true";
defparam \reg0|registers[13][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][11] .is_wysiwyg = "true";
defparam \reg0|registers[14][11] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][11] .is_wysiwyg = "true";
defparam \reg0|registers[15][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~8 (
// Equation(s):
// \reg0|Mux20~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][11]~q  ) ) )

	.dataa(!\reg0|registers[12][11]~q ),
	.datab(!\reg0|registers[13][11]~q ),
	.datac(!\reg0|registers[14][11]~q ),
	.datad(!\reg0|registers[15][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~8 .extended_lut = "off";
defparam \reg0|Mux20~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux20~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~9 (
// Equation(s):
// \reg0|Mux20~9_combout  = ( \reg0|Mux20~7_combout  & ( \reg0|Mux20~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux20~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux20~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux20~7_combout  & ( \reg0|Mux20~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux20~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux20~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux20~7_combout  & ( !\reg0|Mux20~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux20~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux20~5_combout ))) ) ) ) # ( 
// !\reg0|Mux20~7_combout  & ( !\reg0|Mux20~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux20~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux20~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux20~5_combout ),
	.datad(!\reg0|Mux20~6_combout ),
	.datae(!\reg0|Mux20~7_combout ),
	.dataf(!\reg0|Mux20~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~9 .extended_lut = "off";
defparam \reg0|Mux20~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux20~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux20~10 (
// Equation(s):
// \reg0|Mux20~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux20~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux20~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux20~4_combout ),
	.datac(!\reg0|Mux20~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux20~10 .extended_lut = "off";
defparam \reg0|Mux20~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux20~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~45 (
// Equation(s):
// \ALU0|Add0~45_sumout  = SUM(( \reg0|Mux20~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux52~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector6~1_combout )))) ) + ( \ALU0|Add0~42  ))
// \ALU0|Add0~46  = CARRY(( \reg0|Mux20~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux52~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector6~1_combout )))) ) + ( \ALU0|Add0~42  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector6~1_combout ),
	.datad(!\reg0|Mux20~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux52~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~45_sumout ),
	.cout(\ALU0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~45 .extended_lut = "off";
defparam \ALU0|Add0~45 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~5 (
// Equation(s):
// \reg0|Mux52~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][11]~q  ) ) )

	.dataa(!\reg0|registers[4][11]~q ),
	.datab(!\reg0|registers[6][11]~q ),
	.datac(!\reg0|registers[5][11]~q ),
	.datad(!\reg0|registers[7][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~5 .extended_lut = "off";
defparam \reg0|Mux52~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~6 (
// Equation(s):
// \reg0|Mux52~6_combout  = ( \reg0|registers[3][11]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][11]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][11]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][11]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][11]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][11]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][11]~q ),
	.datad(!\reg0|registers[2][11]~q ),
	.datae(!\reg0|registers[3][11]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~6 .extended_lut = "off";
defparam \reg0|Mux52~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux52~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~7 (
// Equation(s):
// \reg0|Mux52~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][11]~q  ) ) )

	.dataa(!\reg0|registers[8][11]~q ),
	.datab(!\reg0|registers[10][11]~q ),
	.datac(!\reg0|registers[9][11]~q ),
	.datad(!\reg0|registers[11][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~7 .extended_lut = "off";
defparam \reg0|Mux52~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~8 (
// Equation(s):
// \reg0|Mux52~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][11]~q  ) ) )

	.dataa(!\reg0|registers[12][11]~q ),
	.datab(!\reg0|registers[14][11]~q ),
	.datac(!\reg0|registers[13][11]~q ),
	.datad(!\reg0|registers[15][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~8 .extended_lut = "off";
defparam \reg0|Mux52~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~9 (
// Equation(s):
// \reg0|Mux52~9_combout  = ( \reg0|Mux52~7_combout  & ( \reg0|Mux52~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux52~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux52~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux52~7_combout  & ( \reg0|Mux52~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux52~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux52~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux52~7_combout  & ( !\reg0|Mux52~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux52~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux52~5_combout ))) ) ) ) # ( 
// !\reg0|Mux52~7_combout  & ( !\reg0|Mux52~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux52~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux52~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux52~5_combout ),
	.datad(!\reg0|Mux52~6_combout ),
	.datae(!\reg0|Mux52~7_combout ),
	.dataf(!\reg0|Mux52~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~9 .extended_lut = "off";
defparam \reg0|Mux52~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux52~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[11]~9 (
// Equation(s):
// \wCiULA2[11]~9_combout  = ( \reg0|Mux52~4_combout  & ( \reg0|Mux52~9_combout  & ( (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector6~0_combout )) ) ) ) # ( !\reg0|Mux52~4_combout  & ( \reg0|Mux52~9_combout  & ( 
// (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector6~0_combout )))) ) ) ) # ( \reg0|Mux52~4_combout  & ( 
// !\reg0|Mux52~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector6~0_combout )))) ) ) ) # ( 
// !\reg0|Mux52~4_combout  & ( !\reg0|Mux52~9_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # ((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector6~0_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector0~0_combout ),
	.datad(!\ImmGen0|Selector6~0_combout ),
	.datae(!\reg0|Mux52~4_combout ),
	.dataf(!\reg0|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[11]~9 .extended_lut = "off";
defparam \wCiULA2[11]~9 .lut_mask = 64'hFCCCB88874443000;
defparam \wCiULA2[11]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[11]~13 (
// Equation(s):
// \wCregdata[11]~13_combout  = (!\wCiULA2[11]~9_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux20~10_combout ))) # (\wCiULA2[11]~9_combout  & (\reg0|Mux20~10_combout  & !\ALU0|Mux22~0_combout ))

	.dataa(!\wCiULA2[11]~9_combout ),
	.datab(!\reg0|Mux20~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[11]~13 .extended_lut = "off";
defparam \wCregdata[11]~13 .lut_mask = 64'hB2B2B2B2B2B2B2B2;
defparam \wCregdata[11]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[11]~14 (
// Equation(s):
// \wCregdata[11]~14_combout  = ( \ALU0|Add0~45_sumout  & ( \wCregdata[11]~13_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [11])))) ) ) ) # ( !\ALU0|Add0~45_sumout  & ( \wCregdata[11]~13_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [11])))) ) ) ) # ( \ALU0|Add0~45_sumout  & ( !\wCregdata[11]~13_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [11]))) ) ) ) # ( !\ALU0|Add0~45_sumout  & ( !\wCregdata[11]~13_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [11]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datae(!\ALU0|Add0~45_sumout ),
	.dataf(!\wCregdata[11]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[11]~14 .extended_lut = "off";
defparam \wCregdata[11]~14 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[11]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][11] (
	.clk(\clock~input_o ),
	.d(\wCregdata[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][11] .is_wysiwyg = "true";
defparam \reg0|registers[16][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~0 (
// Equation(s):
// \reg0|Mux52~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][11]~q  ) ) )

	.dataa(!\reg0|registers[16][11]~q ),
	.datab(!\reg0|registers[20][11]~q ),
	.datac(!\reg0|registers[24][11]~q ),
	.datad(!\reg0|registers[28][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~0 .extended_lut = "off";
defparam \reg0|Mux52~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~1 (
// Equation(s):
// \reg0|Mux52~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][11]~q  ) ) )

	.dataa(!\reg0|registers[18][11]~q ),
	.datab(!\reg0|registers[22][11]~q ),
	.datac(!\reg0|registers[26][11]~q ),
	.datad(!\reg0|registers[30][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~1 .extended_lut = "off";
defparam \reg0|Mux52~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~2 (
// Equation(s):
// \reg0|Mux52~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][11]~q  ) ) )

	.dataa(!\reg0|registers[17][11]~q ),
	.datab(!\reg0|registers[21][11]~q ),
	.datac(!\reg0|registers[25][11]~q ),
	.datad(!\reg0|registers[29][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~2 .extended_lut = "off";
defparam \reg0|Mux52~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~3 (
// Equation(s):
// \reg0|Mux52~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][11]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][11]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][11]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][11]~q  ) ) )

	.dataa(!\reg0|registers[19][11]~q ),
	.datab(!\reg0|registers[23][11]~q ),
	.datac(!\reg0|registers[27][11]~q ),
	.datad(!\reg0|registers[31][11]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~3 .extended_lut = "off";
defparam \reg0|Mux52~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~4 (
// Equation(s):
// \reg0|Mux52~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux52~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux52~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux52~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux52~0_combout  ) ) )

	.dataa(!\reg0|Mux52~0_combout ),
	.datab(!\reg0|Mux52~1_combout ),
	.datac(!\reg0|Mux52~2_combout ),
	.datad(!\reg0|Mux52~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~4 .extended_lut = "off";
defparam \reg0|Mux52~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux52~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux52~10 (
// Equation(s):
// \reg0|Mux52~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux52~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux52~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux52~4_combout ),
	.datac(!\reg0|Mux52~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux52~10 .extended_lut = "off";
defparam \reg0|Mux52~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux52~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux51~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector5~0 (
// Equation(s):
// \ImmGen0|Selector5~0_combout  = ( \ImmGen0|Selector2~0_combout  & ( \ImmGen0|Selector0~0_combout  ) ) # ( !\ImmGen0|Selector2~0_combout  & ( \ImmGen0|Selector0~0_combout  ) ) # ( !\ImmGen0|Selector2~0_combout  & ( !\ImmGen0|Selector0~0_combout  & ( 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(!\ImmGen0|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector5~0 .extended_lut = "off";
defparam \ImmGen0|Selector5~0 .lut_mask = 64'h00010000FFFFFFFF;
defparam \ImmGen0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][12] .is_wysiwyg = "true";
defparam \reg0|registers[20][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][12] .is_wysiwyg = "true";
defparam \reg0|registers[24][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][12] .is_wysiwyg = "true";
defparam \reg0|registers[28][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~0 (
// Equation(s):
// \reg0|Mux19~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][12]~q  ) ) )

	.dataa(!\reg0|registers[16][12]~q ),
	.datab(!\reg0|registers[20][12]~q ),
	.datac(!\reg0|registers[24][12]~q ),
	.datad(!\reg0|registers[28][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~0 .extended_lut = "off";
defparam \reg0|Mux19~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][12] .is_wysiwyg = "true";
defparam \reg0|registers[17][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][12] .is_wysiwyg = "true";
defparam \reg0|registers[21][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][12] .is_wysiwyg = "true";
defparam \reg0|registers[25][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][12] .is_wysiwyg = "true";
defparam \reg0|registers[29][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~1 (
// Equation(s):
// \reg0|Mux19~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][12]~q  ) ) )

	.dataa(!\reg0|registers[17][12]~q ),
	.datab(!\reg0|registers[21][12]~q ),
	.datac(!\reg0|registers[25][12]~q ),
	.datad(!\reg0|registers[29][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~1 .extended_lut = "off";
defparam \reg0|Mux19~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][12] .is_wysiwyg = "true";
defparam \reg0|registers[18][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][12] .is_wysiwyg = "true";
defparam \reg0|registers[22][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][12] .is_wysiwyg = "true";
defparam \reg0|registers[26][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][12] .is_wysiwyg = "true";
defparam \reg0|registers[30][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~2 (
// Equation(s):
// \reg0|Mux19~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][12]~q  ) ) )

	.dataa(!\reg0|registers[18][12]~q ),
	.datab(!\reg0|registers[22][12]~q ),
	.datac(!\reg0|registers[26][12]~q ),
	.datad(!\reg0|registers[30][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~2 .extended_lut = "off";
defparam \reg0|Mux19~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][12] .is_wysiwyg = "true";
defparam \reg0|registers[19][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][12] .is_wysiwyg = "true";
defparam \reg0|registers[23][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][12] .is_wysiwyg = "true";
defparam \reg0|registers[27][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][12] .is_wysiwyg = "true";
defparam \reg0|registers[31][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~3 (
// Equation(s):
// \reg0|Mux19~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][12]~q  ) ) )

	.dataa(!\reg0|registers[19][12]~q ),
	.datab(!\reg0|registers[23][12]~q ),
	.datac(!\reg0|registers[27][12]~q ),
	.datad(!\reg0|registers[31][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~3 .extended_lut = "off";
defparam \reg0|Mux19~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~4 (
// Equation(s):
// \reg0|Mux19~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux19~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux19~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux19~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux19~0_combout  ) ) )

	.dataa(!\reg0|Mux19~0_combout ),
	.datab(!\reg0|Mux19~1_combout ),
	.datac(!\reg0|Mux19~2_combout ),
	.datad(!\reg0|Mux19~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~4 .extended_lut = "off";
defparam \reg0|Mux19~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][12] .is_wysiwyg = "true";
defparam \reg0|registers[4][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][12] .is_wysiwyg = "true";
defparam \reg0|registers[5][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][12] .is_wysiwyg = "true";
defparam \reg0|registers[6][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][12] .is_wysiwyg = "true";
defparam \reg0|registers[7][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~5 (
// Equation(s):
// \reg0|Mux19~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][12]~q  ) ) )

	.dataa(!\reg0|registers[4][12]~q ),
	.datab(!\reg0|registers[5][12]~q ),
	.datac(!\reg0|registers[6][12]~q ),
	.datad(!\reg0|registers[7][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~5 .extended_lut = "off";
defparam \reg0|Mux19~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][12] .is_wysiwyg = "true";
defparam \reg0|registers[1][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][12] .is_wysiwyg = "true";
defparam \reg0|registers[2][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][12] .is_wysiwyg = "true";
defparam \reg0|registers[3][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~6 (
// Equation(s):
// \reg0|Mux19~6_combout  = ( \reg0|registers[3][12]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][12]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][12]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][12]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][12]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][12]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][12]~q ),
	.datad(!\reg0|registers[2][12]~q ),
	.datae(!\reg0|registers[3][12]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~6 .extended_lut = "off";
defparam \reg0|Mux19~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux19~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][12] .is_wysiwyg = "true";
defparam \reg0|registers[8][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][12] .is_wysiwyg = "true";
defparam \reg0|registers[9][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][12] .is_wysiwyg = "true";
defparam \reg0|registers[10][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][12] .is_wysiwyg = "true";
defparam \reg0|registers[11][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~7 (
// Equation(s):
// \reg0|Mux19~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][12]~q  ) ) )

	.dataa(!\reg0|registers[8][12]~q ),
	.datab(!\reg0|registers[9][12]~q ),
	.datac(!\reg0|registers[10][12]~q ),
	.datad(!\reg0|registers[11][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~7 .extended_lut = "off";
defparam \reg0|Mux19~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][12] .is_wysiwyg = "true";
defparam \reg0|registers[12][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][12] .is_wysiwyg = "true";
defparam \reg0|registers[13][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][12] .is_wysiwyg = "true";
defparam \reg0|registers[14][12] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][12] .is_wysiwyg = "true";
defparam \reg0|registers[15][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~8 (
// Equation(s):
// \reg0|Mux19~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][12]~q  ) ) )

	.dataa(!\reg0|registers[12][12]~q ),
	.datab(!\reg0|registers[13][12]~q ),
	.datac(!\reg0|registers[14][12]~q ),
	.datad(!\reg0|registers[15][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~8 .extended_lut = "off";
defparam \reg0|Mux19~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux19~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~9 (
// Equation(s):
// \reg0|Mux19~9_combout  = ( \reg0|Mux19~7_combout  & ( \reg0|Mux19~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux19~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux19~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux19~7_combout  & ( \reg0|Mux19~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux19~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux19~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux19~7_combout  & ( !\reg0|Mux19~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux19~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux19~5_combout ))) ) ) ) # ( 
// !\reg0|Mux19~7_combout  & ( !\reg0|Mux19~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux19~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux19~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux19~5_combout ),
	.datad(!\reg0|Mux19~6_combout ),
	.datae(!\reg0|Mux19~7_combout ),
	.dataf(!\reg0|Mux19~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~9 .extended_lut = "off";
defparam \reg0|Mux19~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux19~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux19~10 (
// Equation(s):
// \reg0|Mux19~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux19~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux19~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux19~4_combout ),
	.datac(!\reg0|Mux19~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux19~10 .extended_lut = "off";
defparam \reg0|Mux19~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux19~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~49 (
// Equation(s):
// \ALU0|Add0~49_sumout  = SUM(( \reg0|Mux19~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector5~0_combout )))) ) + ( \ALU0|Add0~46  ))
// \ALU0|Add0~50  = CARRY(( \reg0|Mux19~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector5~0_combout )))) ) + ( \ALU0|Add0~46  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector5~0_combout ),
	.datad(!\reg0|Mux19~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux51~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~49_sumout ),
	.cout(\ALU0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~49 .extended_lut = "off";
defparam \ALU0|Add0~49 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[12]~15 (
// Equation(s):
// \wCregdata[12]~15_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux19~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector5~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector5~0_combout ))) # (\reg0|Mux19~10_combout ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector5~0_combout ),
	.datac(!\reg0|Mux51~10_combout ),
	.datad(!\reg0|Mux19~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[12]~15 .extended_lut = "off";
defparam \wCregdata[12]~15 .lut_mask = 64'h1BFF001B1BFF001B;
defparam \wCregdata[12]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[12]~16 (
// Equation(s):
// \wCregdata[12]~16_combout  = ( \ALU0|Add0~49_sumout  & ( \wCregdata[12]~15_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [12])))) ) ) ) # ( !\ALU0|Add0~49_sumout  & ( \wCregdata[12]~15_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [12])))) ) ) ) # ( \ALU0|Add0~49_sumout  & ( !\wCregdata[12]~15_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [12]))) ) ) ) # ( !\ALU0|Add0~49_sumout  & ( !\wCregdata[12]~15_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [12]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datae(!\ALU0|Add0~49_sumout ),
	.dataf(!\wCregdata[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[12]~16 .extended_lut = "off";
defparam \wCregdata[12]~16 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[12]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][12] (
	.clk(\clock~input_o ),
	.d(\wCregdata[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][12] .is_wysiwyg = "true";
defparam \reg0|registers[16][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~0 (
// Equation(s):
// \reg0|Mux51~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][12]~q  ) ) )

	.dataa(!\reg0|registers[16][12]~q ),
	.datab(!\reg0|registers[20][12]~q ),
	.datac(!\reg0|registers[24][12]~q ),
	.datad(!\reg0|registers[28][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~0 .extended_lut = "off";
defparam \reg0|Mux51~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~1 (
// Equation(s):
// \reg0|Mux51~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][12]~q  ) ) )

	.dataa(!\reg0|registers[18][12]~q ),
	.datab(!\reg0|registers[22][12]~q ),
	.datac(!\reg0|registers[26][12]~q ),
	.datad(!\reg0|registers[30][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~1 .extended_lut = "off";
defparam \reg0|Mux51~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~2 (
// Equation(s):
// \reg0|Mux51~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][12]~q  ) ) )

	.dataa(!\reg0|registers[17][12]~q ),
	.datab(!\reg0|registers[21][12]~q ),
	.datac(!\reg0|registers[25][12]~q ),
	.datad(!\reg0|registers[29][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~2 .extended_lut = "off";
defparam \reg0|Mux51~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~3 (
// Equation(s):
// \reg0|Mux51~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][12]~q  ) ) )

	.dataa(!\reg0|registers[19][12]~q ),
	.datab(!\reg0|registers[23][12]~q ),
	.datac(!\reg0|registers[27][12]~q ),
	.datad(!\reg0|registers[31][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~3 .extended_lut = "off";
defparam \reg0|Mux51~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~4 (
// Equation(s):
// \reg0|Mux51~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux51~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux51~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux51~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux51~0_combout  ) ) )

	.dataa(!\reg0|Mux51~0_combout ),
	.datab(!\reg0|Mux51~1_combout ),
	.datac(!\reg0|Mux51~2_combout ),
	.datad(!\reg0|Mux51~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~4 .extended_lut = "off";
defparam \reg0|Mux51~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~5 (
// Equation(s):
// \reg0|Mux51~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][12]~q  ) ) )

	.dataa(!\reg0|registers[4][12]~q ),
	.datab(!\reg0|registers[6][12]~q ),
	.datac(!\reg0|registers[5][12]~q ),
	.datad(!\reg0|registers[7][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~5 .extended_lut = "off";
defparam \reg0|Mux51~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~6 (
// Equation(s):
// \reg0|Mux51~6_combout  = ( \reg0|registers[3][12]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][12]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][12]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][12]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][12]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][12]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][12]~q ),
	.datad(!\reg0|registers[2][12]~q ),
	.datae(!\reg0|registers[3][12]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~6 .extended_lut = "off";
defparam \reg0|Mux51~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux51~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~7 (
// Equation(s):
// \reg0|Mux51~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][12]~q  ) ) )

	.dataa(!\reg0|registers[8][12]~q ),
	.datab(!\reg0|registers[10][12]~q ),
	.datac(!\reg0|registers[9][12]~q ),
	.datad(!\reg0|registers[11][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~7 .extended_lut = "off";
defparam \reg0|Mux51~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~8 (
// Equation(s):
// \reg0|Mux51~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][12]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][12]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][12]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][12]~q  ) ) )

	.dataa(!\reg0|registers[12][12]~q ),
	.datab(!\reg0|registers[14][12]~q ),
	.datac(!\reg0|registers[13][12]~q ),
	.datad(!\reg0|registers[15][12]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~8 .extended_lut = "off";
defparam \reg0|Mux51~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux51~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~9 (
// Equation(s):
// \reg0|Mux51~9_combout  = ( \reg0|Mux51~7_combout  & ( \reg0|Mux51~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux51~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux51~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux51~7_combout  & ( \reg0|Mux51~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux51~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux51~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux51~7_combout  & ( !\reg0|Mux51~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux51~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux51~5_combout ))) ) ) ) # ( 
// !\reg0|Mux51~7_combout  & ( !\reg0|Mux51~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux51~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux51~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux51~5_combout ),
	.datad(!\reg0|Mux51~6_combout ),
	.datae(!\reg0|Mux51~7_combout ),
	.dataf(!\reg0|Mux51~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~9 .extended_lut = "off";
defparam \reg0|Mux51~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux51~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux51~10 (
// Equation(s):
// \reg0|Mux51~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux51~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux51~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux51~4_combout ),
	.datac(!\reg0|Mux51~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux51~10 .extended_lut = "off";
defparam \reg0|Mux51~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux51~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux50~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector4~0 (
// Equation(s):
// \ImmGen0|Selector4~0_combout  = ( !\ImmGen0|Selector2~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & \ImmGen0|Selector8~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector4~0 .extended_lut = "off";
defparam \ImmGen0|Selector4~0 .lut_mask = 64'h0001000000010000;
defparam \ImmGen0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector4~1 (
// Equation(s):
// \ImmGen0|Selector4~1_combout  = (\ImmGen0|Selector4~0_combout ) # (\ImmGen0|Selector0~0_combout )

	.dataa(!\ImmGen0|Selector0~0_combout ),
	.datab(!\ImmGen0|Selector4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector4~1 .extended_lut = "off";
defparam \ImmGen0|Selector4~1 .lut_mask = 64'h7777777777777777;
defparam \ImmGen0|Selector4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][13] .is_wysiwyg = "true";
defparam \reg0|registers[20][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][13] .is_wysiwyg = "true";
defparam \reg0|registers[24][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][13] .is_wysiwyg = "true";
defparam \reg0|registers[28][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~0 (
// Equation(s):
// \reg0|Mux18~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][13]~q  ) ) )

	.dataa(!\reg0|registers[16][13]~q ),
	.datab(!\reg0|registers[20][13]~q ),
	.datac(!\reg0|registers[24][13]~q ),
	.datad(!\reg0|registers[28][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~0 .extended_lut = "off";
defparam \reg0|Mux18~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][13] .is_wysiwyg = "true";
defparam \reg0|registers[17][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][13] .is_wysiwyg = "true";
defparam \reg0|registers[21][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][13] .is_wysiwyg = "true";
defparam \reg0|registers[25][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][13] .is_wysiwyg = "true";
defparam \reg0|registers[29][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~1 (
// Equation(s):
// \reg0|Mux18~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][13]~q  ) ) )

	.dataa(!\reg0|registers[17][13]~q ),
	.datab(!\reg0|registers[21][13]~q ),
	.datac(!\reg0|registers[25][13]~q ),
	.datad(!\reg0|registers[29][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~1 .extended_lut = "off";
defparam \reg0|Mux18~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][13] .is_wysiwyg = "true";
defparam \reg0|registers[18][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][13] .is_wysiwyg = "true";
defparam \reg0|registers[22][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][13] .is_wysiwyg = "true";
defparam \reg0|registers[26][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][13] .is_wysiwyg = "true";
defparam \reg0|registers[30][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~2 (
// Equation(s):
// \reg0|Mux18~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][13]~q  ) ) )

	.dataa(!\reg0|registers[18][13]~q ),
	.datab(!\reg0|registers[22][13]~q ),
	.datac(!\reg0|registers[26][13]~q ),
	.datad(!\reg0|registers[30][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~2 .extended_lut = "off";
defparam \reg0|Mux18~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][13] .is_wysiwyg = "true";
defparam \reg0|registers[19][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][13] .is_wysiwyg = "true";
defparam \reg0|registers[23][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][13] .is_wysiwyg = "true";
defparam \reg0|registers[27][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][13] .is_wysiwyg = "true";
defparam \reg0|registers[31][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~3 (
// Equation(s):
// \reg0|Mux18~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][13]~q  ) ) )

	.dataa(!\reg0|registers[19][13]~q ),
	.datab(!\reg0|registers[23][13]~q ),
	.datac(!\reg0|registers[27][13]~q ),
	.datad(!\reg0|registers[31][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~3 .extended_lut = "off";
defparam \reg0|Mux18~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~4 (
// Equation(s):
// \reg0|Mux18~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux18~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux18~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux18~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux18~0_combout  ) ) )

	.dataa(!\reg0|Mux18~0_combout ),
	.datab(!\reg0|Mux18~1_combout ),
	.datac(!\reg0|Mux18~2_combout ),
	.datad(!\reg0|Mux18~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~4 .extended_lut = "off";
defparam \reg0|Mux18~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][13] .is_wysiwyg = "true";
defparam \reg0|registers[4][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][13] .is_wysiwyg = "true";
defparam \reg0|registers[5][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][13] .is_wysiwyg = "true";
defparam \reg0|registers[6][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][13] .is_wysiwyg = "true";
defparam \reg0|registers[7][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~5 (
// Equation(s):
// \reg0|Mux18~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][13]~q  ) ) )

	.dataa(!\reg0|registers[4][13]~q ),
	.datab(!\reg0|registers[5][13]~q ),
	.datac(!\reg0|registers[6][13]~q ),
	.datad(!\reg0|registers[7][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~5 .extended_lut = "off";
defparam \reg0|Mux18~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][13] .is_wysiwyg = "true";
defparam \reg0|registers[1][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][13] .is_wysiwyg = "true";
defparam \reg0|registers[2][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][13] .is_wysiwyg = "true";
defparam \reg0|registers[3][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~6 (
// Equation(s):
// \reg0|Mux18~6_combout  = ( \reg0|registers[3][13]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][13]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][13]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][13]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][13]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][13]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][13]~q ),
	.datad(!\reg0|registers[2][13]~q ),
	.datae(!\reg0|registers[3][13]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~6 .extended_lut = "off";
defparam \reg0|Mux18~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux18~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][13] .is_wysiwyg = "true";
defparam \reg0|registers[8][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][13] .is_wysiwyg = "true";
defparam \reg0|registers[9][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][13] .is_wysiwyg = "true";
defparam \reg0|registers[10][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][13] .is_wysiwyg = "true";
defparam \reg0|registers[11][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~7 (
// Equation(s):
// \reg0|Mux18~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][13]~q  ) ) )

	.dataa(!\reg0|registers[8][13]~q ),
	.datab(!\reg0|registers[9][13]~q ),
	.datac(!\reg0|registers[10][13]~q ),
	.datad(!\reg0|registers[11][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~7 .extended_lut = "off";
defparam \reg0|Mux18~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][13] .is_wysiwyg = "true";
defparam \reg0|registers[12][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][13] .is_wysiwyg = "true";
defparam \reg0|registers[13][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][13] .is_wysiwyg = "true";
defparam \reg0|registers[14][13] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][13] .is_wysiwyg = "true";
defparam \reg0|registers[15][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~8 (
// Equation(s):
// \reg0|Mux18~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][13]~q  ) ) )

	.dataa(!\reg0|registers[12][13]~q ),
	.datab(!\reg0|registers[13][13]~q ),
	.datac(!\reg0|registers[14][13]~q ),
	.datad(!\reg0|registers[15][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~8 .extended_lut = "off";
defparam \reg0|Mux18~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux18~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~9 (
// Equation(s):
// \reg0|Mux18~9_combout  = ( \reg0|Mux18~7_combout  & ( \reg0|Mux18~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux18~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux18~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux18~7_combout  & ( \reg0|Mux18~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux18~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux18~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux18~7_combout  & ( !\reg0|Mux18~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux18~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux18~5_combout ))) ) ) ) # ( 
// !\reg0|Mux18~7_combout  & ( !\reg0|Mux18~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux18~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux18~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux18~5_combout ),
	.datad(!\reg0|Mux18~6_combout ),
	.datae(!\reg0|Mux18~7_combout ),
	.dataf(!\reg0|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~9 .extended_lut = "off";
defparam \reg0|Mux18~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux18~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux18~10 (
// Equation(s):
// \reg0|Mux18~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux18~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux18~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux18~4_combout ),
	.datac(!\reg0|Mux18~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux18~10 .extended_lut = "off";
defparam \reg0|Mux18~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux18~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~53 (
// Equation(s):
// \ALU0|Add0~53_sumout  = SUM(( \reg0|Mux18~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux50~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector4~1_combout )))) ) + ( \ALU0|Add0~50  ))
// \ALU0|Add0~54  = CARRY(( \reg0|Mux18~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux50~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector4~1_combout )))) ) + ( \ALU0|Add0~50  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector4~1_combout ),
	.datad(!\reg0|Mux18~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux50~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~53_sumout ),
	.cout(\ALU0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~53 .extended_lut = "off";
defparam \ALU0|Add0~53 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~5 (
// Equation(s):
// \reg0|Mux50~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][13]~q  ) ) )

	.dataa(!\reg0|registers[4][13]~q ),
	.datab(!\reg0|registers[6][13]~q ),
	.datac(!\reg0|registers[5][13]~q ),
	.datad(!\reg0|registers[7][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~5 .extended_lut = "off";
defparam \reg0|Mux50~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~6 (
// Equation(s):
// \reg0|Mux50~6_combout  = ( \reg0|registers[3][13]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][13]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][13]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][13]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][13]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][13]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][13]~q ),
	.datad(!\reg0|registers[2][13]~q ),
	.datae(!\reg0|registers[3][13]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~6 .extended_lut = "off";
defparam \reg0|Mux50~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux50~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~7 (
// Equation(s):
// \reg0|Mux50~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][13]~q  ) ) )

	.dataa(!\reg0|registers[8][13]~q ),
	.datab(!\reg0|registers[10][13]~q ),
	.datac(!\reg0|registers[9][13]~q ),
	.datad(!\reg0|registers[11][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~7 .extended_lut = "off";
defparam \reg0|Mux50~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~8 (
// Equation(s):
// \reg0|Mux50~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][13]~q  ) ) )

	.dataa(!\reg0|registers[12][13]~q ),
	.datab(!\reg0|registers[14][13]~q ),
	.datac(!\reg0|registers[13][13]~q ),
	.datad(!\reg0|registers[15][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~8 .extended_lut = "off";
defparam \reg0|Mux50~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~9 (
// Equation(s):
// \reg0|Mux50~9_combout  = ( \reg0|Mux50~7_combout  & ( \reg0|Mux50~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux50~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux50~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux50~7_combout  & ( \reg0|Mux50~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux50~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux50~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux50~7_combout  & ( !\reg0|Mux50~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux50~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux50~5_combout ))) ) ) ) # ( 
// !\reg0|Mux50~7_combout  & ( !\reg0|Mux50~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux50~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux50~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux50~5_combout ),
	.datad(!\reg0|Mux50~6_combout ),
	.datae(!\reg0|Mux50~7_combout ),
	.dataf(!\reg0|Mux50~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~9 .extended_lut = "off";
defparam \reg0|Mux50~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux50~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[13]~7 (
// Equation(s):
// \wCiULA2[13]~7_combout  = ( \reg0|Mux50~4_combout  & ( \reg0|Mux50~9_combout  & ( (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector4~0_combout )) ) ) ) # ( !\reg0|Mux50~4_combout  & ( \reg0|Mux50~9_combout  & ( 
// (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector4~0_combout )))) ) ) ) # ( \reg0|Mux50~4_combout  & ( 
// !\reg0|Mux50~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector4~0_combout )))) ) ) ) # ( 
// !\reg0|Mux50~4_combout  & ( !\reg0|Mux50~9_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # ((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector4~0_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector0~0_combout ),
	.datad(!\ImmGen0|Selector4~0_combout ),
	.datae(!\reg0|Mux50~4_combout ),
	.dataf(!\reg0|Mux50~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[13]~7 .extended_lut = "off";
defparam \wCiULA2[13]~7 .lut_mask = 64'hFCCCB88874443000;
defparam \wCiULA2[13]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[13]~17 (
// Equation(s):
// \wCregdata[13]~17_combout  = (!\wCiULA2[13]~7_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux18~10_combout ))) # (\wCiULA2[13]~7_combout  & (\reg0|Mux18~10_combout  & !\ALU0|Mux22~0_combout ))

	.dataa(!\wCiULA2[13]~7_combout ),
	.datab(!\reg0|Mux18~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[13]~17 .extended_lut = "off";
defparam \wCregdata[13]~17 .lut_mask = 64'hB2B2B2B2B2B2B2B2;
defparam \wCregdata[13]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[13]~18 (
// Equation(s):
// \wCregdata[13]~18_combout  = ( \ALU0|Add0~53_sumout  & ( \wCregdata[13]~17_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [13])))) ) ) ) # ( !\ALU0|Add0~53_sumout  & ( \wCregdata[13]~17_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [13])))) ) ) ) # ( \ALU0|Add0~53_sumout  & ( !\wCregdata[13]~17_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [13]))) ) ) ) # ( !\ALU0|Add0~53_sumout  & ( !\wCregdata[13]~17_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [13]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datae(!\ALU0|Add0~53_sumout ),
	.dataf(!\wCregdata[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[13]~18 .extended_lut = "off";
defparam \wCregdata[13]~18 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[13]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][13] (
	.clk(\clock~input_o ),
	.d(\wCregdata[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][13] .is_wysiwyg = "true";
defparam \reg0|registers[16][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~0 (
// Equation(s):
// \reg0|Mux50~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][13]~q  ) ) )

	.dataa(!\reg0|registers[16][13]~q ),
	.datab(!\reg0|registers[20][13]~q ),
	.datac(!\reg0|registers[24][13]~q ),
	.datad(!\reg0|registers[28][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~0 .extended_lut = "off";
defparam \reg0|Mux50~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~1 (
// Equation(s):
// \reg0|Mux50~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][13]~q  ) ) )

	.dataa(!\reg0|registers[18][13]~q ),
	.datab(!\reg0|registers[22][13]~q ),
	.datac(!\reg0|registers[26][13]~q ),
	.datad(!\reg0|registers[30][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~1 .extended_lut = "off";
defparam \reg0|Mux50~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~2 (
// Equation(s):
// \reg0|Mux50~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][13]~q  ) ) )

	.dataa(!\reg0|registers[17][13]~q ),
	.datab(!\reg0|registers[21][13]~q ),
	.datac(!\reg0|registers[25][13]~q ),
	.datad(!\reg0|registers[29][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~2 .extended_lut = "off";
defparam \reg0|Mux50~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~3 (
// Equation(s):
// \reg0|Mux50~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][13]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][13]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][13]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][13]~q  ) ) )

	.dataa(!\reg0|registers[19][13]~q ),
	.datab(!\reg0|registers[23][13]~q ),
	.datac(!\reg0|registers[27][13]~q ),
	.datad(!\reg0|registers[31][13]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~3 .extended_lut = "off";
defparam \reg0|Mux50~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~4 (
// Equation(s):
// \reg0|Mux50~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux50~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux50~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux50~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux50~0_combout  ) ) )

	.dataa(!\reg0|Mux50~0_combout ),
	.datab(!\reg0|Mux50~1_combout ),
	.datac(!\reg0|Mux50~2_combout ),
	.datad(!\reg0|Mux50~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~4 .extended_lut = "off";
defparam \reg0|Mux50~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux50~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux50~10 (
// Equation(s):
// \reg0|Mux50~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux50~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux50~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux50~4_combout ),
	.datac(!\reg0|Mux50~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux50~10 .extended_lut = "off";
defparam \reg0|Mux50~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux50~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux49~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector3~0 (
// Equation(s):
// \ImmGen0|Selector3~0_combout  = ( !\ImmGen0|Selector2~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \ImmGen0|Selector8~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector3~0 .extended_lut = "off";
defparam \ImmGen0|Selector3~0 .lut_mask = 64'h0001000000010000;
defparam \ImmGen0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector3~1 (
// Equation(s):
// \ImmGen0|Selector3~1_combout  = (\ImmGen0|Selector3~0_combout ) # (\ImmGen0|Selector0~0_combout )

	.dataa(!\ImmGen0|Selector0~0_combout ),
	.datab(!\ImmGen0|Selector3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector3~1 .extended_lut = "off";
defparam \ImmGen0|Selector3~1 .lut_mask = 64'h7777777777777777;
defparam \ImmGen0|Selector3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][14] .is_wysiwyg = "true";
defparam \reg0|registers[20][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][14] .is_wysiwyg = "true";
defparam \reg0|registers[24][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][14] .is_wysiwyg = "true";
defparam \reg0|registers[28][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~0 (
// Equation(s):
// \reg0|Mux17~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][14]~q  ) ) )

	.dataa(!\reg0|registers[16][14]~q ),
	.datab(!\reg0|registers[20][14]~q ),
	.datac(!\reg0|registers[24][14]~q ),
	.datad(!\reg0|registers[28][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~0 .extended_lut = "off";
defparam \reg0|Mux17~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][14] .is_wysiwyg = "true";
defparam \reg0|registers[17][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][14] .is_wysiwyg = "true";
defparam \reg0|registers[21][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][14] .is_wysiwyg = "true";
defparam \reg0|registers[25][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][14] .is_wysiwyg = "true";
defparam \reg0|registers[29][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~1 (
// Equation(s):
// \reg0|Mux17~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][14]~q  ) ) )

	.dataa(!\reg0|registers[17][14]~q ),
	.datab(!\reg0|registers[21][14]~q ),
	.datac(!\reg0|registers[25][14]~q ),
	.datad(!\reg0|registers[29][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~1 .extended_lut = "off";
defparam \reg0|Mux17~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][14] .is_wysiwyg = "true";
defparam \reg0|registers[18][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][14] .is_wysiwyg = "true";
defparam \reg0|registers[22][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][14] .is_wysiwyg = "true";
defparam \reg0|registers[26][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][14] .is_wysiwyg = "true";
defparam \reg0|registers[30][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~2 (
// Equation(s):
// \reg0|Mux17~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][14]~q  ) ) )

	.dataa(!\reg0|registers[18][14]~q ),
	.datab(!\reg0|registers[22][14]~q ),
	.datac(!\reg0|registers[26][14]~q ),
	.datad(!\reg0|registers[30][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~2 .extended_lut = "off";
defparam \reg0|Mux17~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][14] .is_wysiwyg = "true";
defparam \reg0|registers[19][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][14] .is_wysiwyg = "true";
defparam \reg0|registers[23][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][14] .is_wysiwyg = "true";
defparam \reg0|registers[27][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][14] .is_wysiwyg = "true";
defparam \reg0|registers[31][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~3 (
// Equation(s):
// \reg0|Mux17~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][14]~q  ) ) )

	.dataa(!\reg0|registers[19][14]~q ),
	.datab(!\reg0|registers[23][14]~q ),
	.datac(!\reg0|registers[27][14]~q ),
	.datad(!\reg0|registers[31][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~3 .extended_lut = "off";
defparam \reg0|Mux17~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~4 (
// Equation(s):
// \reg0|Mux17~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux17~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux17~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux17~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux17~0_combout  ) ) )

	.dataa(!\reg0|Mux17~0_combout ),
	.datab(!\reg0|Mux17~1_combout ),
	.datac(!\reg0|Mux17~2_combout ),
	.datad(!\reg0|Mux17~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~4 .extended_lut = "off";
defparam \reg0|Mux17~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][14] .is_wysiwyg = "true";
defparam \reg0|registers[4][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][14] .is_wysiwyg = "true";
defparam \reg0|registers[5][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][14] .is_wysiwyg = "true";
defparam \reg0|registers[6][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][14] .is_wysiwyg = "true";
defparam \reg0|registers[7][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~5 (
// Equation(s):
// \reg0|Mux17~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][14]~q  ) ) )

	.dataa(!\reg0|registers[4][14]~q ),
	.datab(!\reg0|registers[5][14]~q ),
	.datac(!\reg0|registers[6][14]~q ),
	.datad(!\reg0|registers[7][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~5 .extended_lut = "off";
defparam \reg0|Mux17~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][14] .is_wysiwyg = "true";
defparam \reg0|registers[1][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][14] .is_wysiwyg = "true";
defparam \reg0|registers[2][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][14] .is_wysiwyg = "true";
defparam \reg0|registers[3][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~6 (
// Equation(s):
// \reg0|Mux17~6_combout  = ( \reg0|registers[3][14]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][14]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][14]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][14]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][14]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][14]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][14]~q ),
	.datad(!\reg0|registers[2][14]~q ),
	.datae(!\reg0|registers[3][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~6 .extended_lut = "off";
defparam \reg0|Mux17~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux17~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][14] .is_wysiwyg = "true";
defparam \reg0|registers[8][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][14] .is_wysiwyg = "true";
defparam \reg0|registers[9][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][14] .is_wysiwyg = "true";
defparam \reg0|registers[10][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][14] .is_wysiwyg = "true";
defparam \reg0|registers[11][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~7 (
// Equation(s):
// \reg0|Mux17~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][14]~q  ) ) )

	.dataa(!\reg0|registers[8][14]~q ),
	.datab(!\reg0|registers[9][14]~q ),
	.datac(!\reg0|registers[10][14]~q ),
	.datad(!\reg0|registers[11][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~7 .extended_lut = "off";
defparam \reg0|Mux17~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][14] .is_wysiwyg = "true";
defparam \reg0|registers[12][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][14] .is_wysiwyg = "true";
defparam \reg0|registers[13][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][14] .is_wysiwyg = "true";
defparam \reg0|registers[14][14] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][14] .is_wysiwyg = "true";
defparam \reg0|registers[15][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~8 (
// Equation(s):
// \reg0|Mux17~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][14]~q  ) ) )

	.dataa(!\reg0|registers[12][14]~q ),
	.datab(!\reg0|registers[13][14]~q ),
	.datac(!\reg0|registers[14][14]~q ),
	.datad(!\reg0|registers[15][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~8 .extended_lut = "off";
defparam \reg0|Mux17~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux17~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~9 (
// Equation(s):
// \reg0|Mux17~9_combout  = ( \reg0|Mux17~7_combout  & ( \reg0|Mux17~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux17~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux17~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux17~7_combout  & ( \reg0|Mux17~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux17~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux17~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux17~7_combout  & ( !\reg0|Mux17~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux17~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux17~5_combout ))) ) ) ) # ( 
// !\reg0|Mux17~7_combout  & ( !\reg0|Mux17~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux17~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux17~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux17~5_combout ),
	.datad(!\reg0|Mux17~6_combout ),
	.datae(!\reg0|Mux17~7_combout ),
	.dataf(!\reg0|Mux17~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~9 .extended_lut = "off";
defparam \reg0|Mux17~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux17~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux17~10 (
// Equation(s):
// \reg0|Mux17~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux17~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux17~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux17~4_combout ),
	.datac(!\reg0|Mux17~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux17~10 .extended_lut = "off";
defparam \reg0|Mux17~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux17~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~57 (
// Equation(s):
// \ALU0|Add0~57_sumout  = SUM(( \reg0|Mux17~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux49~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector3~1_combout )))) ) + ( \ALU0|Add0~54  ))
// \ALU0|Add0~58  = CARRY(( \reg0|Mux17~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux49~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector3~1_combout )))) ) + ( \ALU0|Add0~54  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector3~1_combout ),
	.datad(!\reg0|Mux17~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux49~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~57_sumout ),
	.cout(\ALU0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~57 .extended_lut = "off";
defparam \ALU0|Add0~57 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~5 (
// Equation(s):
// \reg0|Mux49~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][14]~q  ) ) )

	.dataa(!\reg0|registers[4][14]~q ),
	.datab(!\reg0|registers[6][14]~q ),
	.datac(!\reg0|registers[5][14]~q ),
	.datad(!\reg0|registers[7][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~5 .extended_lut = "off";
defparam \reg0|Mux49~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~6 (
// Equation(s):
// \reg0|Mux49~6_combout  = ( \reg0|registers[3][14]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][14]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][14]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][14]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][14]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][14]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][14]~q ),
	.datad(!\reg0|registers[2][14]~q ),
	.datae(!\reg0|registers[3][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~6 .extended_lut = "off";
defparam \reg0|Mux49~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux49~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~7 (
// Equation(s):
// \reg0|Mux49~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][14]~q  ) ) )

	.dataa(!\reg0|registers[8][14]~q ),
	.datab(!\reg0|registers[10][14]~q ),
	.datac(!\reg0|registers[9][14]~q ),
	.datad(!\reg0|registers[11][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~7 .extended_lut = "off";
defparam \reg0|Mux49~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~8 (
// Equation(s):
// \reg0|Mux49~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][14]~q  ) ) )

	.dataa(!\reg0|registers[12][14]~q ),
	.datab(!\reg0|registers[14][14]~q ),
	.datac(!\reg0|registers[13][14]~q ),
	.datad(!\reg0|registers[15][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~8 .extended_lut = "off";
defparam \reg0|Mux49~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~9 (
// Equation(s):
// \reg0|Mux49~9_combout  = ( \reg0|Mux49~7_combout  & ( \reg0|Mux49~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux49~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux49~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux49~7_combout  & ( \reg0|Mux49~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux49~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux49~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux49~7_combout  & ( !\reg0|Mux49~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux49~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux49~5_combout ))) ) ) ) # ( 
// !\reg0|Mux49~7_combout  & ( !\reg0|Mux49~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux49~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux49~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux49~5_combout ),
	.datad(!\reg0|Mux49~6_combout ),
	.datae(!\reg0|Mux49~7_combout ),
	.dataf(!\reg0|Mux49~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~9 .extended_lut = "off";
defparam \reg0|Mux49~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux49~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[14]~5 (
// Equation(s):
// \wCiULA2[14]~5_combout  = ( \reg0|Mux49~4_combout  & ( \reg0|Mux49~9_combout  & ( (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector3~0_combout )) ) ) ) # ( !\reg0|Mux49~4_combout  & ( \reg0|Mux49~9_combout  & ( 
// (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector3~0_combout )))) ) ) ) # ( \reg0|Mux49~4_combout  & ( 
// !\reg0|Mux49~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector3~0_combout )))) ) ) ) # ( 
// !\reg0|Mux49~4_combout  & ( !\reg0|Mux49~9_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # ((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector3~0_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector0~0_combout ),
	.datad(!\ImmGen0|Selector3~0_combout ),
	.datae(!\reg0|Mux49~4_combout ),
	.dataf(!\reg0|Mux49~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[14]~5 .extended_lut = "off";
defparam \wCiULA2[14]~5 .lut_mask = 64'hFCCCB88874443000;
defparam \wCiULA2[14]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[14]~19 (
// Equation(s):
// \wCregdata[14]~19_combout  = (!\wCiULA2[14]~5_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux17~10_combout ))) # (\wCiULA2[14]~5_combout  & (\reg0|Mux17~10_combout  & !\ALU0|Mux22~0_combout ))

	.dataa(!\wCiULA2[14]~5_combout ),
	.datab(!\reg0|Mux17~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[14]~19 .extended_lut = "off";
defparam \wCregdata[14]~19 .lut_mask = 64'hB2B2B2B2B2B2B2B2;
defparam \wCregdata[14]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[14]~20 (
// Equation(s):
// \wCregdata[14]~20_combout  = ( \ALU0|Add0~57_sumout  & ( \wCregdata[14]~19_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [14])))) ) ) ) # ( !\ALU0|Add0~57_sumout  & ( \wCregdata[14]~19_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [14])))) ) ) ) # ( \ALU0|Add0~57_sumout  & ( !\wCregdata[14]~19_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) ) ) ) # ( !\ALU0|Add0~57_sumout  & ( !\wCregdata[14]~19_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [14]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datae(!\ALU0|Add0~57_sumout ),
	.dataf(!\wCregdata[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[14]~20 .extended_lut = "off";
defparam \wCregdata[14]~20 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[14]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][14] (
	.clk(\clock~input_o ),
	.d(\wCregdata[14]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][14] .is_wysiwyg = "true";
defparam \reg0|registers[16][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~0 (
// Equation(s):
// \reg0|Mux49~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][14]~q  ) ) )

	.dataa(!\reg0|registers[16][14]~q ),
	.datab(!\reg0|registers[20][14]~q ),
	.datac(!\reg0|registers[24][14]~q ),
	.datad(!\reg0|registers[28][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~0 .extended_lut = "off";
defparam \reg0|Mux49~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~1 (
// Equation(s):
// \reg0|Mux49~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][14]~q  ) ) )

	.dataa(!\reg0|registers[18][14]~q ),
	.datab(!\reg0|registers[22][14]~q ),
	.datac(!\reg0|registers[26][14]~q ),
	.datad(!\reg0|registers[30][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~1 .extended_lut = "off";
defparam \reg0|Mux49~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~2 (
// Equation(s):
// \reg0|Mux49~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][14]~q  ) ) )

	.dataa(!\reg0|registers[17][14]~q ),
	.datab(!\reg0|registers[21][14]~q ),
	.datac(!\reg0|registers[25][14]~q ),
	.datad(!\reg0|registers[29][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~2 .extended_lut = "off";
defparam \reg0|Mux49~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~3 (
// Equation(s):
// \reg0|Mux49~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][14]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][14]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][14]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][14]~q  ) ) )

	.dataa(!\reg0|registers[19][14]~q ),
	.datab(!\reg0|registers[23][14]~q ),
	.datac(!\reg0|registers[27][14]~q ),
	.datad(!\reg0|registers[31][14]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~3 .extended_lut = "off";
defparam \reg0|Mux49~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~4 (
// Equation(s):
// \reg0|Mux49~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux49~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux49~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux49~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux49~0_combout  ) ) )

	.dataa(!\reg0|Mux49~0_combout ),
	.datab(!\reg0|Mux49~1_combout ),
	.datac(!\reg0|Mux49~2_combout ),
	.datad(!\reg0|Mux49~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~4 .extended_lut = "off";
defparam \reg0|Mux49~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux49~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux49~10 (
// Equation(s):
// \reg0|Mux49~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux49~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux49~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux49~4_combout ),
	.datac(!\reg0|Mux49~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux49~10 .extended_lut = "off";
defparam \reg0|Mux49~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux49~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux48~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector2~1 (
// Equation(s):
// \ImmGen0|Selector2~1_combout  = ( !\ImmGen0|Selector2~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \ImmGen0|Selector8~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector2~1 .extended_lut = "off";
defparam \ImmGen0|Selector2~1 .lut_mask = 64'h0001000000010000;
defparam \ImmGen0|Selector2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector2~2 (
// Equation(s):
// \ImmGen0|Selector2~2_combout  = (\ImmGen0|Selector2~1_combout ) # (\ImmGen0|Selector0~0_combout )

	.dataa(!\ImmGen0|Selector0~0_combout ),
	.datab(!\ImmGen0|Selector2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector2~2 .extended_lut = "off";
defparam \ImmGen0|Selector2~2 .lut_mask = 64'h7777777777777777;
defparam \ImmGen0|Selector2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][15] .is_wysiwyg = "true";
defparam \reg0|registers[20][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][15] .is_wysiwyg = "true";
defparam \reg0|registers[24][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][15] .is_wysiwyg = "true";
defparam \reg0|registers[28][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~0 (
// Equation(s):
// \reg0|Mux16~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][15]~q  ) ) )

	.dataa(!\reg0|registers[16][15]~q ),
	.datab(!\reg0|registers[20][15]~q ),
	.datac(!\reg0|registers[24][15]~q ),
	.datad(!\reg0|registers[28][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~0 .extended_lut = "off";
defparam \reg0|Mux16~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][15] .is_wysiwyg = "true";
defparam \reg0|registers[17][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][15] .is_wysiwyg = "true";
defparam \reg0|registers[21][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][15] .is_wysiwyg = "true";
defparam \reg0|registers[25][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][15] .is_wysiwyg = "true";
defparam \reg0|registers[29][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~1 (
// Equation(s):
// \reg0|Mux16~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][15]~q  ) ) )

	.dataa(!\reg0|registers[17][15]~q ),
	.datab(!\reg0|registers[21][15]~q ),
	.datac(!\reg0|registers[25][15]~q ),
	.datad(!\reg0|registers[29][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~1 .extended_lut = "off";
defparam \reg0|Mux16~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][15] .is_wysiwyg = "true";
defparam \reg0|registers[18][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][15] .is_wysiwyg = "true";
defparam \reg0|registers[22][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][15] .is_wysiwyg = "true";
defparam \reg0|registers[26][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][15] .is_wysiwyg = "true";
defparam \reg0|registers[30][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~2 (
// Equation(s):
// \reg0|Mux16~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][15]~q  ) ) )

	.dataa(!\reg0|registers[18][15]~q ),
	.datab(!\reg0|registers[22][15]~q ),
	.datac(!\reg0|registers[26][15]~q ),
	.datad(!\reg0|registers[30][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~2 .extended_lut = "off";
defparam \reg0|Mux16~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][15] .is_wysiwyg = "true";
defparam \reg0|registers[19][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][15] .is_wysiwyg = "true";
defparam \reg0|registers[23][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][15] .is_wysiwyg = "true";
defparam \reg0|registers[27][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][15] .is_wysiwyg = "true";
defparam \reg0|registers[31][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~3 (
// Equation(s):
// \reg0|Mux16~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][15]~q  ) ) )

	.dataa(!\reg0|registers[19][15]~q ),
	.datab(!\reg0|registers[23][15]~q ),
	.datac(!\reg0|registers[27][15]~q ),
	.datad(!\reg0|registers[31][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~3 .extended_lut = "off";
defparam \reg0|Mux16~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~4 (
// Equation(s):
// \reg0|Mux16~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux16~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux16~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux16~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux16~0_combout  ) ) )

	.dataa(!\reg0|Mux16~0_combout ),
	.datab(!\reg0|Mux16~1_combout ),
	.datac(!\reg0|Mux16~2_combout ),
	.datad(!\reg0|Mux16~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~4 .extended_lut = "off";
defparam \reg0|Mux16~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][15] .is_wysiwyg = "true";
defparam \reg0|registers[4][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][15] .is_wysiwyg = "true";
defparam \reg0|registers[5][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][15] .is_wysiwyg = "true";
defparam \reg0|registers[6][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][15] .is_wysiwyg = "true";
defparam \reg0|registers[7][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~5 (
// Equation(s):
// \reg0|Mux16~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][15]~q  ) ) )

	.dataa(!\reg0|registers[4][15]~q ),
	.datab(!\reg0|registers[5][15]~q ),
	.datac(!\reg0|registers[6][15]~q ),
	.datad(!\reg0|registers[7][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~5 .extended_lut = "off";
defparam \reg0|Mux16~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][15] .is_wysiwyg = "true";
defparam \reg0|registers[1][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][15] .is_wysiwyg = "true";
defparam \reg0|registers[2][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][15] .is_wysiwyg = "true";
defparam \reg0|registers[3][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~6 (
// Equation(s):
// \reg0|Mux16~6_combout  = ( \reg0|registers[3][15]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][15]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][15]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][15]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][15]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][15]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][15]~q ),
	.datad(!\reg0|registers[2][15]~q ),
	.datae(!\reg0|registers[3][15]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~6 .extended_lut = "off";
defparam \reg0|Mux16~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux16~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][15] .is_wysiwyg = "true";
defparam \reg0|registers[8][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][15] .is_wysiwyg = "true";
defparam \reg0|registers[9][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][15] .is_wysiwyg = "true";
defparam \reg0|registers[10][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][15] .is_wysiwyg = "true";
defparam \reg0|registers[11][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~7 (
// Equation(s):
// \reg0|Mux16~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][15]~q  ) ) )

	.dataa(!\reg0|registers[8][15]~q ),
	.datab(!\reg0|registers[9][15]~q ),
	.datac(!\reg0|registers[10][15]~q ),
	.datad(!\reg0|registers[11][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~7 .extended_lut = "off";
defparam \reg0|Mux16~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][15] .is_wysiwyg = "true";
defparam \reg0|registers[12][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][15] .is_wysiwyg = "true";
defparam \reg0|registers[13][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][15] .is_wysiwyg = "true";
defparam \reg0|registers[14][15] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][15] .is_wysiwyg = "true";
defparam \reg0|registers[15][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~8 (
// Equation(s):
// \reg0|Mux16~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][15]~q  ) ) )

	.dataa(!\reg0|registers[12][15]~q ),
	.datab(!\reg0|registers[13][15]~q ),
	.datac(!\reg0|registers[14][15]~q ),
	.datad(!\reg0|registers[15][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~8 .extended_lut = "off";
defparam \reg0|Mux16~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux16~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~9 (
// Equation(s):
// \reg0|Mux16~9_combout  = ( \reg0|Mux16~7_combout  & ( \reg0|Mux16~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux16~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux16~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux16~7_combout  & ( \reg0|Mux16~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux16~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux16~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux16~7_combout  & ( !\reg0|Mux16~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux16~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux16~5_combout ))) ) ) ) # ( 
// !\reg0|Mux16~7_combout  & ( !\reg0|Mux16~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux16~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux16~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux16~5_combout ),
	.datad(!\reg0|Mux16~6_combout ),
	.datae(!\reg0|Mux16~7_combout ),
	.dataf(!\reg0|Mux16~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~9 .extended_lut = "off";
defparam \reg0|Mux16~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux16~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux16~10 (
// Equation(s):
// \reg0|Mux16~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux16~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux16~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux16~4_combout ),
	.datac(!\reg0|Mux16~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux16~10 .extended_lut = "off";
defparam \reg0|Mux16~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux16~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~61 (
// Equation(s):
// \ALU0|Add0~61_sumout  = SUM(( \reg0|Mux16~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux48~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector2~2_combout )))) ) + ( \ALU0|Add0~58  ))
// \ALU0|Add0~62  = CARRY(( \reg0|Mux16~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux48~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector2~2_combout )))) ) + ( \ALU0|Add0~58  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector2~2_combout ),
	.datad(!\reg0|Mux16~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux48~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~61_sumout ),
	.cout(\ALU0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~61 .extended_lut = "off";
defparam \ALU0|Add0~61 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~5 (
// Equation(s):
// \reg0|Mux48~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][15]~q  ) ) )

	.dataa(!\reg0|registers[4][15]~q ),
	.datab(!\reg0|registers[6][15]~q ),
	.datac(!\reg0|registers[5][15]~q ),
	.datad(!\reg0|registers[7][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~5 .extended_lut = "off";
defparam \reg0|Mux48~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~6 (
// Equation(s):
// \reg0|Mux48~6_combout  = ( \reg0|registers[3][15]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][15]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][15]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][15]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][15]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][15]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][15]~q ),
	.datad(!\reg0|registers[2][15]~q ),
	.datae(!\reg0|registers[3][15]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~6 .extended_lut = "off";
defparam \reg0|Mux48~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux48~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~7 (
// Equation(s):
// \reg0|Mux48~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][15]~q  ) ) )

	.dataa(!\reg0|registers[8][15]~q ),
	.datab(!\reg0|registers[10][15]~q ),
	.datac(!\reg0|registers[9][15]~q ),
	.datad(!\reg0|registers[11][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~7 .extended_lut = "off";
defparam \reg0|Mux48~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~8 (
// Equation(s):
// \reg0|Mux48~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][15]~q  ) ) )

	.dataa(!\reg0|registers[12][15]~q ),
	.datab(!\reg0|registers[14][15]~q ),
	.datac(!\reg0|registers[13][15]~q ),
	.datad(!\reg0|registers[15][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~8 .extended_lut = "off";
defparam \reg0|Mux48~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~9 (
// Equation(s):
// \reg0|Mux48~9_combout  = ( \reg0|Mux48~7_combout  & ( \reg0|Mux48~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux48~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux48~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux48~7_combout  & ( \reg0|Mux48~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux48~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux48~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux48~7_combout  & ( !\reg0|Mux48~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux48~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux48~5_combout ))) ) ) ) # ( 
// !\reg0|Mux48~7_combout  & ( !\reg0|Mux48~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux48~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux48~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux48~5_combout ),
	.datad(!\reg0|Mux48~6_combout ),
	.datae(!\reg0|Mux48~7_combout ),
	.dataf(!\reg0|Mux48~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~9 .extended_lut = "off";
defparam \reg0|Mux48~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux48~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[15]~6 (
// Equation(s):
// \wCiULA2[15]~6_combout  = ( \reg0|Mux48~4_combout  & ( \reg0|Mux48~9_combout  & ( (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector2~1_combout )) ) ) ) # ( !\reg0|Mux48~4_combout  & ( \reg0|Mux48~9_combout  & ( 
// (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector2~1_combout )))) ) ) ) # ( \reg0|Mux48~4_combout  & ( 
// !\reg0|Mux48~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector2~1_combout )))) ) ) ) # ( 
// !\reg0|Mux48~4_combout  & ( !\reg0|Mux48~9_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # ((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector2~1_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector0~0_combout ),
	.datad(!\ImmGen0|Selector2~1_combout ),
	.datae(!\reg0|Mux48~4_combout ),
	.dataf(!\reg0|Mux48~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[15]~6 .extended_lut = "off";
defparam \wCiULA2[15]~6 .lut_mask = 64'hFCCCB88874443000;
defparam \wCiULA2[15]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[15]~21 (
// Equation(s):
// \wCregdata[15]~21_combout  = (!\wCiULA2[15]~6_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux16~10_combout ))) # (\wCiULA2[15]~6_combout  & (\reg0|Mux16~10_combout  & !\ALU0|Mux22~0_combout ))

	.dataa(!\wCiULA2[15]~6_combout ),
	.datab(!\reg0|Mux16~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[15]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[15]~21 .extended_lut = "off";
defparam \wCregdata[15]~21 .lut_mask = 64'hB2B2B2B2B2B2B2B2;
defparam \wCregdata[15]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[15]~22 (
// Equation(s):
// \wCregdata[15]~22_combout  = ( \ALU0|Add0~61_sumout  & ( \wCregdata[15]~21_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [15])))) ) ) ) # ( !\ALU0|Add0~61_sumout  & ( \wCregdata[15]~21_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [15])))) ) ) ) # ( \ALU0|Add0~61_sumout  & ( !\wCregdata[15]~21_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) ) ) ) # ( !\ALU0|Add0~61_sumout  & ( !\wCregdata[15]~21_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [15]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datae(!\ALU0|Add0~61_sumout ),
	.dataf(!\wCregdata[15]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[15]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[15]~22 .extended_lut = "off";
defparam \wCregdata[15]~22 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[15]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][15] (
	.clk(\clock~input_o ),
	.d(\wCregdata[15]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][15] .is_wysiwyg = "true";
defparam \reg0|registers[16][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~0 (
// Equation(s):
// \reg0|Mux48~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][15]~q  ) ) )

	.dataa(!\reg0|registers[16][15]~q ),
	.datab(!\reg0|registers[20][15]~q ),
	.datac(!\reg0|registers[24][15]~q ),
	.datad(!\reg0|registers[28][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~0 .extended_lut = "off";
defparam \reg0|Mux48~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~1 (
// Equation(s):
// \reg0|Mux48~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][15]~q  ) ) )

	.dataa(!\reg0|registers[18][15]~q ),
	.datab(!\reg0|registers[22][15]~q ),
	.datac(!\reg0|registers[26][15]~q ),
	.datad(!\reg0|registers[30][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~1 .extended_lut = "off";
defparam \reg0|Mux48~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~2 (
// Equation(s):
// \reg0|Mux48~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][15]~q  ) ) )

	.dataa(!\reg0|registers[17][15]~q ),
	.datab(!\reg0|registers[21][15]~q ),
	.datac(!\reg0|registers[25][15]~q ),
	.datad(!\reg0|registers[29][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~2 .extended_lut = "off";
defparam \reg0|Mux48~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~3 (
// Equation(s):
// \reg0|Mux48~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][15]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][15]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][15]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][15]~q  ) ) )

	.dataa(!\reg0|registers[19][15]~q ),
	.datab(!\reg0|registers[23][15]~q ),
	.datac(!\reg0|registers[27][15]~q ),
	.datad(!\reg0|registers[31][15]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~3 .extended_lut = "off";
defparam \reg0|Mux48~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~4 (
// Equation(s):
// \reg0|Mux48~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux48~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux48~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux48~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux48~0_combout  ) ) )

	.dataa(!\reg0|Mux48~0_combout ),
	.datab(!\reg0|Mux48~1_combout ),
	.datac(!\reg0|Mux48~2_combout ),
	.datad(!\reg0|Mux48~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~4 .extended_lut = "off";
defparam \reg0|Mux48~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux48~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux48~10 (
// Equation(s):
// \reg0|Mux48~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux48~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux48~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux48~4_combout ),
	.datac(!\reg0|Mux48~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux48~10 .extended_lut = "off";
defparam \reg0|Mux48~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux48~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux47~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector1~0 (
// Equation(s):
// \ImmGen0|Selector1~0_combout  = ( \ImmGen0|Selector2~0_combout  & ( \ImmGen0|Selector0~0_combout  ) ) # ( !\ImmGen0|Selector2~0_combout  & ( \ImmGen0|Selector0~0_combout  ) ) # ( !\ImmGen0|Selector2~0_combout  & ( !\ImmGen0|Selector0~0_combout  & ( 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & \ImmGen0|Selector8~0_combout ))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(!\ImmGen0|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector1~0 .extended_lut = "off";
defparam \ImmGen0|Selector1~0 .lut_mask = 64'h00010000FFFFFFFF;
defparam \ImmGen0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][16] .is_wysiwyg = "true";
defparam \reg0|registers[20][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][16] .is_wysiwyg = "true";
defparam \reg0|registers[24][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][16] .is_wysiwyg = "true";
defparam \reg0|registers[28][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~0 (
// Equation(s):
// \reg0|Mux15~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][16]~q  ) ) )

	.dataa(!\reg0|registers[16][16]~q ),
	.datab(!\reg0|registers[20][16]~q ),
	.datac(!\reg0|registers[24][16]~q ),
	.datad(!\reg0|registers[28][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~0 .extended_lut = "off";
defparam \reg0|Mux15~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][16] .is_wysiwyg = "true";
defparam \reg0|registers[17][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][16] .is_wysiwyg = "true";
defparam \reg0|registers[21][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][16] .is_wysiwyg = "true";
defparam \reg0|registers[25][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][16] .is_wysiwyg = "true";
defparam \reg0|registers[29][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~1 (
// Equation(s):
// \reg0|Mux15~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][16]~q  ) ) )

	.dataa(!\reg0|registers[17][16]~q ),
	.datab(!\reg0|registers[21][16]~q ),
	.datac(!\reg0|registers[25][16]~q ),
	.datad(!\reg0|registers[29][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~1 .extended_lut = "off";
defparam \reg0|Mux15~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][16] .is_wysiwyg = "true";
defparam \reg0|registers[18][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][16] .is_wysiwyg = "true";
defparam \reg0|registers[22][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][16] .is_wysiwyg = "true";
defparam \reg0|registers[26][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][16] .is_wysiwyg = "true";
defparam \reg0|registers[30][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~2 (
// Equation(s):
// \reg0|Mux15~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][16]~q  ) ) )

	.dataa(!\reg0|registers[18][16]~q ),
	.datab(!\reg0|registers[22][16]~q ),
	.datac(!\reg0|registers[26][16]~q ),
	.datad(!\reg0|registers[30][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~2 .extended_lut = "off";
defparam \reg0|Mux15~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][16] .is_wysiwyg = "true";
defparam \reg0|registers[19][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][16] .is_wysiwyg = "true";
defparam \reg0|registers[23][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][16] .is_wysiwyg = "true";
defparam \reg0|registers[27][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][16] .is_wysiwyg = "true";
defparam \reg0|registers[31][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~3 (
// Equation(s):
// \reg0|Mux15~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][16]~q  ) ) )

	.dataa(!\reg0|registers[19][16]~q ),
	.datab(!\reg0|registers[23][16]~q ),
	.datac(!\reg0|registers[27][16]~q ),
	.datad(!\reg0|registers[31][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~3 .extended_lut = "off";
defparam \reg0|Mux15~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~4 (
// Equation(s):
// \reg0|Mux15~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux15~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux15~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux15~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux15~0_combout  ) ) )

	.dataa(!\reg0|Mux15~0_combout ),
	.datab(!\reg0|Mux15~1_combout ),
	.datac(!\reg0|Mux15~2_combout ),
	.datad(!\reg0|Mux15~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~4 .extended_lut = "off";
defparam \reg0|Mux15~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][16] .is_wysiwyg = "true";
defparam \reg0|registers[4][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][16] .is_wysiwyg = "true";
defparam \reg0|registers[5][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][16] .is_wysiwyg = "true";
defparam \reg0|registers[6][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][16] .is_wysiwyg = "true";
defparam \reg0|registers[7][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~5 (
// Equation(s):
// \reg0|Mux15~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][16]~q  ) ) )

	.dataa(!\reg0|registers[4][16]~q ),
	.datab(!\reg0|registers[5][16]~q ),
	.datac(!\reg0|registers[6][16]~q ),
	.datad(!\reg0|registers[7][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~5 .extended_lut = "off";
defparam \reg0|Mux15~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][16] .is_wysiwyg = "true";
defparam \reg0|registers[1][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][16]~8 (
// Equation(s):
// \reg0|registers[2][16]~8_combout  = !\wCregdata[16]~24_combout 

	.dataa(!\wCregdata[16]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][16]~8 .extended_lut = "off";
defparam \reg0|registers[2][16]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][16]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][16] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][16]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][16] .is_wysiwyg = "true";
defparam \reg0|registers[2][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[3][16]~9 (
// Equation(s):
// \reg0|registers[3][16]~9_combout  = !\wCregdata[16]~24_combout 

	.dataa(!\wCregdata[16]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[3][16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[3][16]~9 .extended_lut = "off";
defparam \reg0|registers[3][16]~9 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[3][16]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[3][16] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[3][16]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][16] .is_wysiwyg = "true";
defparam \reg0|registers[3][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~6 (
// Equation(s):
// \reg0|Mux15~6_combout  = ( \reg0|registers[3][16]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][16]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][16]~q ))) ) ) # ( !\reg0|registers[3][16]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][16]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (((\reg0|registers[1][16]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][16]~q ),
	.datad(!\reg0|registers[2][16]~q ),
	.datae(!\reg0|registers[3][16]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~6 .extended_lut = "off";
defparam \reg0|Mux15~6 .lut_mask = 64'h3715260437152604;
defparam \reg0|Mux15~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][16] .is_wysiwyg = "true";
defparam \reg0|registers[8][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][16] .is_wysiwyg = "true";
defparam \reg0|registers[9][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][16] .is_wysiwyg = "true";
defparam \reg0|registers[10][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][16] .is_wysiwyg = "true";
defparam \reg0|registers[11][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~7 (
// Equation(s):
// \reg0|Mux15~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][16]~q  ) ) )

	.dataa(!\reg0|registers[8][16]~q ),
	.datab(!\reg0|registers[9][16]~q ),
	.datac(!\reg0|registers[10][16]~q ),
	.datad(!\reg0|registers[11][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~7 .extended_lut = "off";
defparam \reg0|Mux15~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][16] .is_wysiwyg = "true";
defparam \reg0|registers[12][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][16] .is_wysiwyg = "true";
defparam \reg0|registers[13][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][16] .is_wysiwyg = "true";
defparam \reg0|registers[14][16] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][16] .is_wysiwyg = "true";
defparam \reg0|registers[15][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~8 (
// Equation(s):
// \reg0|Mux15~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][16]~q  ) ) )

	.dataa(!\reg0|registers[12][16]~q ),
	.datab(!\reg0|registers[13][16]~q ),
	.datac(!\reg0|registers[14][16]~q ),
	.datad(!\reg0|registers[15][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~8 .extended_lut = "off";
defparam \reg0|Mux15~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux15~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~9 (
// Equation(s):
// \reg0|Mux15~9_combout  = ( \reg0|Mux15~7_combout  & ( \reg0|Mux15~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux15~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux15~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux15~7_combout  & ( \reg0|Mux15~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux15~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux15~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux15~7_combout  & ( !\reg0|Mux15~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux15~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux15~5_combout ))) ) ) ) # ( 
// !\reg0|Mux15~7_combout  & ( !\reg0|Mux15~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux15~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux15~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux15~5_combout ),
	.datad(!\reg0|Mux15~6_combout ),
	.datae(!\reg0|Mux15~7_combout ),
	.dataf(!\reg0|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~9 .extended_lut = "off";
defparam \reg0|Mux15~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux15~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux15~10 (
// Equation(s):
// \reg0|Mux15~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux15~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux15~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux15~4_combout ),
	.datac(!\reg0|Mux15~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux15~10 .extended_lut = "off";
defparam \reg0|Mux15~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux15~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~65 (
// Equation(s):
// \ALU0|Add0~65_sumout  = SUM(( \reg0|Mux15~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector1~0_combout )))) ) + ( \ALU0|Add0~62  ))
// \ALU0|Add0~66  = CARRY(( \reg0|Mux15~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector1~0_combout )))) ) + ( \ALU0|Add0~62  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector1~0_combout ),
	.datad(!\reg0|Mux15~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux47~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~65_sumout ),
	.cout(\ALU0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~65 .extended_lut = "off";
defparam \ALU0|Add0~65 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[16]~23 (
// Equation(s):
// \wCregdata[16]~23_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux15~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector1~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector1~0_combout ))) # (\reg0|Mux15~10_combout ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector1~0_combout ),
	.datac(!\reg0|Mux47~10_combout ),
	.datad(!\reg0|Mux15~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[16]~23 .extended_lut = "off";
defparam \wCregdata[16]~23 .lut_mask = 64'h1BFF001B1BFF001B;
defparam \wCregdata[16]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[16]~24 (
// Equation(s):
// \wCregdata[16]~24_combout  = ( \ALU0|Add0~65_sumout  & ( \wCregdata[16]~23_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) ) ) ) # ( !\ALU0|Add0~65_sumout  & ( \wCregdata[16]~23_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) ) ) ) # ( \ALU0|Add0~65_sumout  & ( !\wCregdata[16]~23_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) ) # ( !\ALU0|Add0~65_sumout  & ( !\wCregdata[16]~23_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [16]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datae(!\ALU0|Add0~65_sumout ),
	.dataf(!\wCregdata[16]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[16]~24 .extended_lut = "off";
defparam \wCregdata[16]~24 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[16]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][16] (
	.clk(\clock~input_o ),
	.d(\wCregdata[16]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][16] .is_wysiwyg = "true";
defparam \reg0|registers[16][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~0 (
// Equation(s):
// \reg0|Mux47~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][16]~q  ) ) )

	.dataa(!\reg0|registers[16][16]~q ),
	.datab(!\reg0|registers[20][16]~q ),
	.datac(!\reg0|registers[24][16]~q ),
	.datad(!\reg0|registers[28][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~0 .extended_lut = "off";
defparam \reg0|Mux47~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~1 (
// Equation(s):
// \reg0|Mux47~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][16]~q  ) ) )

	.dataa(!\reg0|registers[18][16]~q ),
	.datab(!\reg0|registers[22][16]~q ),
	.datac(!\reg0|registers[26][16]~q ),
	.datad(!\reg0|registers[30][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~1 .extended_lut = "off";
defparam \reg0|Mux47~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~2 (
// Equation(s):
// \reg0|Mux47~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][16]~q  ) ) )

	.dataa(!\reg0|registers[17][16]~q ),
	.datab(!\reg0|registers[21][16]~q ),
	.datac(!\reg0|registers[25][16]~q ),
	.datad(!\reg0|registers[29][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~2 .extended_lut = "off";
defparam \reg0|Mux47~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~3 (
// Equation(s):
// \reg0|Mux47~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][16]~q  ) ) )

	.dataa(!\reg0|registers[19][16]~q ),
	.datab(!\reg0|registers[23][16]~q ),
	.datac(!\reg0|registers[27][16]~q ),
	.datad(!\reg0|registers[31][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~3 .extended_lut = "off";
defparam \reg0|Mux47~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~4 (
// Equation(s):
// \reg0|Mux47~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux47~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux47~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux47~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux47~0_combout  ) ) )

	.dataa(!\reg0|Mux47~0_combout ),
	.datab(!\reg0|Mux47~1_combout ),
	.datac(!\reg0|Mux47~2_combout ),
	.datad(!\reg0|Mux47~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~4 .extended_lut = "off";
defparam \reg0|Mux47~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~5 (
// Equation(s):
// \reg0|Mux47~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][16]~q  ) ) )

	.dataa(!\reg0|registers[4][16]~q ),
	.datab(!\reg0|registers[6][16]~q ),
	.datac(!\reg0|registers[5][16]~q ),
	.datad(!\reg0|registers[7][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~5 .extended_lut = "off";
defparam \reg0|Mux47~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~6 (
// Equation(s):
// \reg0|Mux47~6_combout  = ( \reg0|registers[3][16]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][16]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][16]~q ))) ) ) # ( !\reg0|registers[3][16]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][16]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (((\reg0|registers[1][16]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][16]~q ),
	.datad(!\reg0|registers[2][16]~q ),
	.datae(!\reg0|registers[3][16]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~6 .extended_lut = "off";
defparam \reg0|Mux47~6 .lut_mask = 64'h3715260437152604;
defparam \reg0|Mux47~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~7 (
// Equation(s):
// \reg0|Mux47~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][16]~q  ) ) )

	.dataa(!\reg0|registers[8][16]~q ),
	.datab(!\reg0|registers[10][16]~q ),
	.datac(!\reg0|registers[9][16]~q ),
	.datad(!\reg0|registers[11][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~7 .extended_lut = "off";
defparam \reg0|Mux47~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~8 (
// Equation(s):
// \reg0|Mux47~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][16]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][16]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][16]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][16]~q  ) ) )

	.dataa(!\reg0|registers[12][16]~q ),
	.datab(!\reg0|registers[14][16]~q ),
	.datac(!\reg0|registers[13][16]~q ),
	.datad(!\reg0|registers[15][16]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~8 .extended_lut = "off";
defparam \reg0|Mux47~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux47~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~9 (
// Equation(s):
// \reg0|Mux47~9_combout  = ( \reg0|Mux47~7_combout  & ( \reg0|Mux47~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux47~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux47~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux47~7_combout  & ( \reg0|Mux47~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux47~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux47~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux47~7_combout  & ( !\reg0|Mux47~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux47~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux47~5_combout ))) ) ) ) # ( 
// !\reg0|Mux47~7_combout  & ( !\reg0|Mux47~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux47~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux47~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux47~5_combout ),
	.datad(!\reg0|Mux47~6_combout ),
	.datae(!\reg0|Mux47~7_combout ),
	.dataf(!\reg0|Mux47~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~9 .extended_lut = "off";
defparam \reg0|Mux47~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux47~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux47~10 (
// Equation(s):
// \reg0|Mux47~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux47~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux47~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux47~4_combout ),
	.datac(!\reg0|Mux47~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux47~10 .extended_lut = "off";
defparam \reg0|Mux47~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux47~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux46~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector0~1 (
// Equation(s):
// \ImmGen0|Selector0~1_combout  = ( !\ImmGen0|Selector2~0_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \ImmGen0|Selector8~0_combout ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(!\ImmGen0|Selector8~0_combout ),
	.datae(!\ImmGen0|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector0~1 .extended_lut = "off";
defparam \ImmGen0|Selector0~1 .lut_mask = 64'h0001000000010000;
defparam \ImmGen0|Selector0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Selector0~4 (
// Equation(s):
// \ImmGen0|Selector0~4_combout  = (\ImmGen0|Selector0~1_combout ) # (\ImmGen0|Selector0~0_combout )

	.dataa(!\ImmGen0|Selector0~0_combout ),
	.datab(!\ImmGen0|Selector0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Selector0~4 .extended_lut = "off";
defparam \ImmGen0|Selector0~4 .lut_mask = 64'h7777777777777777;
defparam \ImmGen0|Selector0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][17] .is_wysiwyg = "true";
defparam \reg0|registers[20][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][17] .is_wysiwyg = "true";
defparam \reg0|registers[24][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][17] .is_wysiwyg = "true";
defparam \reg0|registers[28][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~0 (
// Equation(s):
// \reg0|Mux14~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][17]~q  ) ) )

	.dataa(!\reg0|registers[16][17]~q ),
	.datab(!\reg0|registers[20][17]~q ),
	.datac(!\reg0|registers[24][17]~q ),
	.datad(!\reg0|registers[28][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~0 .extended_lut = "off";
defparam \reg0|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][17] .is_wysiwyg = "true";
defparam \reg0|registers[17][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][17] .is_wysiwyg = "true";
defparam \reg0|registers[21][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][17] .is_wysiwyg = "true";
defparam \reg0|registers[25][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][17] .is_wysiwyg = "true";
defparam \reg0|registers[29][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~1 (
// Equation(s):
// \reg0|Mux14~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][17]~q  ) ) )

	.dataa(!\reg0|registers[17][17]~q ),
	.datab(!\reg0|registers[21][17]~q ),
	.datac(!\reg0|registers[25][17]~q ),
	.datad(!\reg0|registers[29][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~1 .extended_lut = "off";
defparam \reg0|Mux14~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][17] .is_wysiwyg = "true";
defparam \reg0|registers[18][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][17] .is_wysiwyg = "true";
defparam \reg0|registers[22][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][17] .is_wysiwyg = "true";
defparam \reg0|registers[26][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][17] .is_wysiwyg = "true";
defparam \reg0|registers[30][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~2 (
// Equation(s):
// \reg0|Mux14~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][17]~q  ) ) )

	.dataa(!\reg0|registers[18][17]~q ),
	.datab(!\reg0|registers[22][17]~q ),
	.datac(!\reg0|registers[26][17]~q ),
	.datad(!\reg0|registers[30][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~2 .extended_lut = "off";
defparam \reg0|Mux14~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][17] .is_wysiwyg = "true";
defparam \reg0|registers[19][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][17] .is_wysiwyg = "true";
defparam \reg0|registers[23][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][17] .is_wysiwyg = "true";
defparam \reg0|registers[27][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][17] .is_wysiwyg = "true";
defparam \reg0|registers[31][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~3 (
// Equation(s):
// \reg0|Mux14~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][17]~q  ) ) )

	.dataa(!\reg0|registers[19][17]~q ),
	.datab(!\reg0|registers[23][17]~q ),
	.datac(!\reg0|registers[27][17]~q ),
	.datad(!\reg0|registers[31][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~3 .extended_lut = "off";
defparam \reg0|Mux14~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~4 (
// Equation(s):
// \reg0|Mux14~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux14~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux14~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux14~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux14~0_combout  ) ) )

	.dataa(!\reg0|Mux14~0_combout ),
	.datab(!\reg0|Mux14~1_combout ),
	.datac(!\reg0|Mux14~2_combout ),
	.datad(!\reg0|Mux14~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~4 .extended_lut = "off";
defparam \reg0|Mux14~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][17] .is_wysiwyg = "true";
defparam \reg0|registers[4][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][17] .is_wysiwyg = "true";
defparam \reg0|registers[5][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][17] .is_wysiwyg = "true";
defparam \reg0|registers[6][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][17] .is_wysiwyg = "true";
defparam \reg0|registers[7][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~5 (
// Equation(s):
// \reg0|Mux14~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][17]~q  ) ) )

	.dataa(!\reg0|registers[4][17]~q ),
	.datab(!\reg0|registers[5][17]~q ),
	.datac(!\reg0|registers[6][17]~q ),
	.datad(!\reg0|registers[7][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~5 .extended_lut = "off";
defparam \reg0|Mux14~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][17] .is_wysiwyg = "true";
defparam \reg0|registers[1][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][17] .is_wysiwyg = "true";
defparam \reg0|registers[2][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][17] .is_wysiwyg = "true";
defparam \reg0|registers[3][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~6 (
// Equation(s):
// \reg0|Mux14~6_combout  = ( \reg0|registers[3][17]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][17]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][17]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][17]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][17]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][17]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][17]~q ),
	.datad(!\reg0|registers[2][17]~q ),
	.datae(!\reg0|registers[3][17]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~6 .extended_lut = "off";
defparam \reg0|Mux14~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux14~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][17] .is_wysiwyg = "true";
defparam \reg0|registers[8][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][17] .is_wysiwyg = "true";
defparam \reg0|registers[9][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][17] .is_wysiwyg = "true";
defparam \reg0|registers[10][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][17] .is_wysiwyg = "true";
defparam \reg0|registers[11][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~7 (
// Equation(s):
// \reg0|Mux14~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][17]~q  ) ) )

	.dataa(!\reg0|registers[8][17]~q ),
	.datab(!\reg0|registers[9][17]~q ),
	.datac(!\reg0|registers[10][17]~q ),
	.datad(!\reg0|registers[11][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~7 .extended_lut = "off";
defparam \reg0|Mux14~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][17] .is_wysiwyg = "true";
defparam \reg0|registers[12][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][17] .is_wysiwyg = "true";
defparam \reg0|registers[13][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][17] .is_wysiwyg = "true";
defparam \reg0|registers[14][17] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][17] .is_wysiwyg = "true";
defparam \reg0|registers[15][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~8 (
// Equation(s):
// \reg0|Mux14~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][17]~q  ) ) )

	.dataa(!\reg0|registers[12][17]~q ),
	.datab(!\reg0|registers[13][17]~q ),
	.datac(!\reg0|registers[14][17]~q ),
	.datad(!\reg0|registers[15][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~8 .extended_lut = "off";
defparam \reg0|Mux14~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux14~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~9 (
// Equation(s):
// \reg0|Mux14~9_combout  = ( \reg0|Mux14~7_combout  & ( \reg0|Mux14~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux14~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux14~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux14~7_combout  & ( \reg0|Mux14~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux14~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux14~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux14~7_combout  & ( !\reg0|Mux14~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux14~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux14~5_combout ))) ) ) ) # ( 
// !\reg0|Mux14~7_combout  & ( !\reg0|Mux14~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux14~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux14~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux14~5_combout ),
	.datad(!\reg0|Mux14~6_combout ),
	.datae(!\reg0|Mux14~7_combout ),
	.dataf(!\reg0|Mux14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~9 .extended_lut = "off";
defparam \reg0|Mux14~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux14~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux14~10 (
// Equation(s):
// \reg0|Mux14~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux14~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux14~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux14~4_combout ),
	.datac(!\reg0|Mux14~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux14~10 .extended_lut = "off";
defparam \reg0|Mux14~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux14~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~69 (
// Equation(s):
// \ALU0|Add0~69_sumout  = SUM(( \reg0|Mux14~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux46~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~4_combout )))) ) + ( \ALU0|Add0~66  ))
// \ALU0|Add0~70  = CARRY(( \reg0|Mux14~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux46~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~4_combout )))) ) + ( \ALU0|Add0~66  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|Selector0~4_combout ),
	.datad(!\reg0|Mux14~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux46~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~69_sumout ),
	.cout(\ALU0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~69 .extended_lut = "off";
defparam \ALU0|Add0~69 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~5 (
// Equation(s):
// \reg0|Mux46~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][17]~q  ) ) )

	.dataa(!\reg0|registers[4][17]~q ),
	.datab(!\reg0|registers[6][17]~q ),
	.datac(!\reg0|registers[5][17]~q ),
	.datad(!\reg0|registers[7][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~5 .extended_lut = "off";
defparam \reg0|Mux46~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~6 (
// Equation(s):
// \reg0|Mux46~6_combout  = ( \reg0|registers[3][17]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][17]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][17]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][17]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][17]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][17]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][17]~q ),
	.datad(!\reg0|registers[2][17]~q ),
	.datae(!\reg0|registers[3][17]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~6 .extended_lut = "off";
defparam \reg0|Mux46~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux46~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~7 (
// Equation(s):
// \reg0|Mux46~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][17]~q  ) ) )

	.dataa(!\reg0|registers[8][17]~q ),
	.datab(!\reg0|registers[10][17]~q ),
	.datac(!\reg0|registers[9][17]~q ),
	.datad(!\reg0|registers[11][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~7 .extended_lut = "off";
defparam \reg0|Mux46~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~8 (
// Equation(s):
// \reg0|Mux46~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][17]~q  ) ) )

	.dataa(!\reg0|registers[12][17]~q ),
	.datab(!\reg0|registers[14][17]~q ),
	.datac(!\reg0|registers[13][17]~q ),
	.datad(!\reg0|registers[15][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~8 .extended_lut = "off";
defparam \reg0|Mux46~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~9 (
// Equation(s):
// \reg0|Mux46~9_combout  = ( \reg0|Mux46~7_combout  & ( \reg0|Mux46~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux46~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux46~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux46~7_combout  & ( \reg0|Mux46~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux46~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux46~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux46~7_combout  & ( !\reg0|Mux46~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux46~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux46~5_combout ))) ) ) ) # ( 
// !\reg0|Mux46~7_combout  & ( !\reg0|Mux46~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux46~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux46~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux46~5_combout ),
	.datad(!\reg0|Mux46~6_combout ),
	.datae(!\reg0|Mux46~7_combout ),
	.dataf(!\reg0|Mux46~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~9 .extended_lut = "off";
defparam \reg0|Mux46~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux46~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[17]~4 (
// Equation(s):
// \wCiULA2[17]~4_combout  = ( \reg0|Mux46~4_combout  & ( \reg0|Mux46~9_combout  & ( (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector0~1_combout )) ) ) ) # ( !\reg0|Mux46~4_combout  & ( \reg0|Mux46~9_combout  & ( 
// (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector0~1_combout )))) ) ) ) # ( \reg0|Mux46~4_combout  & ( 
// !\reg0|Mux46~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (\Ctrl0|WideOr1~0_combout  & (((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector0~1_combout )))) ) ) ) # ( 
// !\reg0|Mux46~4_combout  & ( !\reg0|Mux46~9_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # ((!\ImmGen0|Selector0~0_combout  & !\ImmGen0|Selector0~1_combout )) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector0~0_combout ),
	.datad(!\ImmGen0|Selector0~1_combout ),
	.datae(!\reg0|Mux46~4_combout ),
	.dataf(!\reg0|Mux46~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[17]~4 .extended_lut = "off";
defparam \wCiULA2[17]~4 .lut_mask = 64'hFCCCB88874443000;
defparam \wCiULA2[17]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[17]~25 (
// Equation(s):
// \wCregdata[17]~25_combout  = (!\wCiULA2[17]~4_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux14~10_combout ))) # (\wCiULA2[17]~4_combout  & (\reg0|Mux14~10_combout  & !\ALU0|Mux22~0_combout ))

	.dataa(!\wCiULA2[17]~4_combout ),
	.datab(!\reg0|Mux14~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[17]~25 .extended_lut = "off";
defparam \wCregdata[17]~25 .lut_mask = 64'hB2B2B2B2B2B2B2B2;
defparam \wCregdata[17]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[17]~26 (
// Equation(s):
// \wCregdata[17]~26_combout  = ( \ALU0|Add0~69_sumout  & ( \wCregdata[17]~25_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) ) ) ) # ( !\ALU0|Add0~69_sumout  & ( \wCregdata[17]~25_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) ) ) ) # ( \ALU0|Add0~69_sumout  & ( !\wCregdata[17]~25_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) ) ) ) # ( !\ALU0|Add0~69_sumout  & ( !\wCregdata[17]~25_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [17]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datae(!\ALU0|Add0~69_sumout ),
	.dataf(!\wCregdata[17]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[17]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[17]~26 .extended_lut = "off";
defparam \wCregdata[17]~26 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[17]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][17] (
	.clk(\clock~input_o ),
	.d(\wCregdata[17]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][17] .is_wysiwyg = "true";
defparam \reg0|registers[16][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~0 (
// Equation(s):
// \reg0|Mux46~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][17]~q  ) ) )

	.dataa(!\reg0|registers[16][17]~q ),
	.datab(!\reg0|registers[20][17]~q ),
	.datac(!\reg0|registers[24][17]~q ),
	.datad(!\reg0|registers[28][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~0 .extended_lut = "off";
defparam \reg0|Mux46~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~1 (
// Equation(s):
// \reg0|Mux46~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][17]~q  ) ) )

	.dataa(!\reg0|registers[18][17]~q ),
	.datab(!\reg0|registers[22][17]~q ),
	.datac(!\reg0|registers[26][17]~q ),
	.datad(!\reg0|registers[30][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~1 .extended_lut = "off";
defparam \reg0|Mux46~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~2 (
// Equation(s):
// \reg0|Mux46~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][17]~q  ) ) )

	.dataa(!\reg0|registers[17][17]~q ),
	.datab(!\reg0|registers[21][17]~q ),
	.datac(!\reg0|registers[25][17]~q ),
	.datad(!\reg0|registers[29][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~2 .extended_lut = "off";
defparam \reg0|Mux46~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~3 (
// Equation(s):
// \reg0|Mux46~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][17]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][17]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][17]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][17]~q  ) ) )

	.dataa(!\reg0|registers[19][17]~q ),
	.datab(!\reg0|registers[23][17]~q ),
	.datac(!\reg0|registers[27][17]~q ),
	.datad(!\reg0|registers[31][17]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~3 .extended_lut = "off";
defparam \reg0|Mux46~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~4 (
// Equation(s):
// \reg0|Mux46~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux46~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux46~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux46~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux46~0_combout  ) ) )

	.dataa(!\reg0|Mux46~0_combout ),
	.datab(!\reg0|Mux46~1_combout ),
	.datac(!\reg0|Mux46~2_combout ),
	.datad(!\reg0|Mux46~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~4 .extended_lut = "off";
defparam \reg0|Mux46~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux46~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux46~10 (
// Equation(s):
// \reg0|Mux46~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux46~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux46~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux46~4_combout ),
	.datac(!\reg0|Mux46~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux46~10 .extended_lut = "off";
defparam \reg0|Mux46~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux46~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux45~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B";
// synopsys translate_on

dffeas \reg0|registers[20][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][18] .is_wysiwyg = "true";
defparam \reg0|registers[20][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][18] .is_wysiwyg = "true";
defparam \reg0|registers[24][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][18] .is_wysiwyg = "true";
defparam \reg0|registers[28][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~0 (
// Equation(s):
// \reg0|Mux13~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][18]~q  ) ) )

	.dataa(!\reg0|registers[16][18]~q ),
	.datab(!\reg0|registers[20][18]~q ),
	.datac(!\reg0|registers[24][18]~q ),
	.datad(!\reg0|registers[28][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~0 .extended_lut = "off";
defparam \reg0|Mux13~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][18] .is_wysiwyg = "true";
defparam \reg0|registers[17][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][18] .is_wysiwyg = "true";
defparam \reg0|registers[21][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][18] .is_wysiwyg = "true";
defparam \reg0|registers[25][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][18] .is_wysiwyg = "true";
defparam \reg0|registers[29][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~1 (
// Equation(s):
// \reg0|Mux13~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][18]~q  ) ) )

	.dataa(!\reg0|registers[17][18]~q ),
	.datab(!\reg0|registers[21][18]~q ),
	.datac(!\reg0|registers[25][18]~q ),
	.datad(!\reg0|registers[29][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~1 .extended_lut = "off";
defparam \reg0|Mux13~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][18] .is_wysiwyg = "true";
defparam \reg0|registers[18][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][18] .is_wysiwyg = "true";
defparam \reg0|registers[22][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][18] .is_wysiwyg = "true";
defparam \reg0|registers[26][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][18] .is_wysiwyg = "true";
defparam \reg0|registers[30][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~2 (
// Equation(s):
// \reg0|Mux13~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][18]~q  ) ) )

	.dataa(!\reg0|registers[18][18]~q ),
	.datab(!\reg0|registers[22][18]~q ),
	.datac(!\reg0|registers[26][18]~q ),
	.datad(!\reg0|registers[30][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~2 .extended_lut = "off";
defparam \reg0|Mux13~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][18] .is_wysiwyg = "true";
defparam \reg0|registers[19][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][18] .is_wysiwyg = "true";
defparam \reg0|registers[23][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][18] .is_wysiwyg = "true";
defparam \reg0|registers[27][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][18] .is_wysiwyg = "true";
defparam \reg0|registers[31][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~3 (
// Equation(s):
// \reg0|Mux13~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][18]~q  ) ) )

	.dataa(!\reg0|registers[19][18]~q ),
	.datab(!\reg0|registers[23][18]~q ),
	.datac(!\reg0|registers[27][18]~q ),
	.datad(!\reg0|registers[31][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~3 .extended_lut = "off";
defparam \reg0|Mux13~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~4 (
// Equation(s):
// \reg0|Mux13~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux13~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux13~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux13~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux13~0_combout  ) ) )

	.dataa(!\reg0|Mux13~0_combout ),
	.datab(!\reg0|Mux13~1_combout ),
	.datac(!\reg0|Mux13~2_combout ),
	.datad(!\reg0|Mux13~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~4 .extended_lut = "off";
defparam \reg0|Mux13~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][18] .is_wysiwyg = "true";
defparam \reg0|registers[4][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][18] .is_wysiwyg = "true";
defparam \reg0|registers[5][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][18] .is_wysiwyg = "true";
defparam \reg0|registers[6][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][18] .is_wysiwyg = "true";
defparam \reg0|registers[7][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~5 (
// Equation(s):
// \reg0|Mux13~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][18]~q  ) ) )

	.dataa(!\reg0|registers[4][18]~q ),
	.datab(!\reg0|registers[5][18]~q ),
	.datac(!\reg0|registers[6][18]~q ),
	.datad(!\reg0|registers[7][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~5 .extended_lut = "off";
defparam \reg0|Mux13~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][18] .is_wysiwyg = "true";
defparam \reg0|registers[1][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][18] .is_wysiwyg = "true";
defparam \reg0|registers[2][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][18] .is_wysiwyg = "true";
defparam \reg0|registers[3][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~6 (
// Equation(s):
// \reg0|Mux13~6_combout  = ( \reg0|registers[3][18]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][18]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][18]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][18]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][18]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][18]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][18]~q ),
	.datad(!\reg0|registers[2][18]~q ),
	.datae(!\reg0|registers[3][18]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~6 .extended_lut = "off";
defparam \reg0|Mux13~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux13~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][18] .is_wysiwyg = "true";
defparam \reg0|registers[8][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][18] .is_wysiwyg = "true";
defparam \reg0|registers[9][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][18] .is_wysiwyg = "true";
defparam \reg0|registers[10][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][18] .is_wysiwyg = "true";
defparam \reg0|registers[11][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~7 (
// Equation(s):
// \reg0|Mux13~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][18]~q  ) ) )

	.dataa(!\reg0|registers[8][18]~q ),
	.datab(!\reg0|registers[9][18]~q ),
	.datac(!\reg0|registers[10][18]~q ),
	.datad(!\reg0|registers[11][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~7 .extended_lut = "off";
defparam \reg0|Mux13~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][18] .is_wysiwyg = "true";
defparam \reg0|registers[12][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][18] .is_wysiwyg = "true";
defparam \reg0|registers[13][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][18] .is_wysiwyg = "true";
defparam \reg0|registers[14][18] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][18] .is_wysiwyg = "true";
defparam \reg0|registers[15][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~8 (
// Equation(s):
// \reg0|Mux13~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][18]~q  ) ) )

	.dataa(!\reg0|registers[12][18]~q ),
	.datab(!\reg0|registers[13][18]~q ),
	.datac(!\reg0|registers[14][18]~q ),
	.datad(!\reg0|registers[15][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~8 .extended_lut = "off";
defparam \reg0|Mux13~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux13~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~9 (
// Equation(s):
// \reg0|Mux13~9_combout  = ( \reg0|Mux13~7_combout  & ( \reg0|Mux13~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux13~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux13~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux13~7_combout  & ( \reg0|Mux13~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux13~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux13~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux13~7_combout  & ( !\reg0|Mux13~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux13~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux13~5_combout ))) ) ) ) # ( 
// !\reg0|Mux13~7_combout  & ( !\reg0|Mux13~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux13~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux13~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux13~5_combout ),
	.datad(!\reg0|Mux13~6_combout ),
	.datae(!\reg0|Mux13~7_combout ),
	.dataf(!\reg0|Mux13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~9 .extended_lut = "off";
defparam \reg0|Mux13~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux13~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux13~10 (
// Equation(s):
// \reg0|Mux13~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux13~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux13~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux13~4_combout ),
	.datac(!\reg0|Mux13~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux13~10 .extended_lut = "off";
defparam \reg0|Mux13~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux13~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~73 (
// Equation(s):
// \ALU0|Add0~73_sumout  = SUM(( \reg0|Mux13~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux45~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~70  ))
// \ALU0|Add0~74  = CARRY(( \reg0|Mux13~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux45~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~70  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux13~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux45~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~73_sumout ),
	.cout(\ALU0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~73 .extended_lut = "off";
defparam \ALU0|Add0~73 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[18]~27 (
// Equation(s):
// \wCregdata[18]~27_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux13~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux45~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux45~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux13~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux45~10_combout ),
	.datad(!\reg0|Mux13~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[18]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[18]~27 .extended_lut = "off";
defparam \wCregdata[18]~27 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[18]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[18]~28 (
// Equation(s):
// \wCregdata[18]~28_combout  = ( \ALU0|Add0~73_sumout  & ( \wCregdata[18]~27_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) ) ) ) # ( !\ALU0|Add0~73_sumout  & ( \wCregdata[18]~27_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) ) ) ) # ( \ALU0|Add0~73_sumout  & ( !\wCregdata[18]~27_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( !\ALU0|Add0~73_sumout  & ( !\wCregdata[18]~27_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datae(!\ALU0|Add0~73_sumout ),
	.dataf(!\wCregdata[18]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[18]~28 .extended_lut = "off";
defparam \wCregdata[18]~28 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[18]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][18] (
	.clk(\clock~input_o ),
	.d(\wCregdata[18]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][18] .is_wysiwyg = "true";
defparam \reg0|registers[16][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~0 (
// Equation(s):
// \reg0|Mux45~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][18]~q  ) ) )

	.dataa(!\reg0|registers[16][18]~q ),
	.datab(!\reg0|registers[20][18]~q ),
	.datac(!\reg0|registers[24][18]~q ),
	.datad(!\reg0|registers[28][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~0 .extended_lut = "off";
defparam \reg0|Mux45~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~1 (
// Equation(s):
// \reg0|Mux45~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][18]~q  ) ) )

	.dataa(!\reg0|registers[18][18]~q ),
	.datab(!\reg0|registers[22][18]~q ),
	.datac(!\reg0|registers[26][18]~q ),
	.datad(!\reg0|registers[30][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~1 .extended_lut = "off";
defparam \reg0|Mux45~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~2 (
// Equation(s):
// \reg0|Mux45~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][18]~q  ) ) )

	.dataa(!\reg0|registers[17][18]~q ),
	.datab(!\reg0|registers[21][18]~q ),
	.datac(!\reg0|registers[25][18]~q ),
	.datad(!\reg0|registers[29][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~2 .extended_lut = "off";
defparam \reg0|Mux45~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~3 (
// Equation(s):
// \reg0|Mux45~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][18]~q  ) ) )

	.dataa(!\reg0|registers[19][18]~q ),
	.datab(!\reg0|registers[23][18]~q ),
	.datac(!\reg0|registers[27][18]~q ),
	.datad(!\reg0|registers[31][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~3 .extended_lut = "off";
defparam \reg0|Mux45~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~4 (
// Equation(s):
// \reg0|Mux45~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux45~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux45~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux45~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux45~0_combout  ) ) )

	.dataa(!\reg0|Mux45~0_combout ),
	.datab(!\reg0|Mux45~1_combout ),
	.datac(!\reg0|Mux45~2_combout ),
	.datad(!\reg0|Mux45~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~4 .extended_lut = "off";
defparam \reg0|Mux45~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~5 (
// Equation(s):
// \reg0|Mux45~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][18]~q  ) ) )

	.dataa(!\reg0|registers[4][18]~q ),
	.datab(!\reg0|registers[6][18]~q ),
	.datac(!\reg0|registers[5][18]~q ),
	.datad(!\reg0|registers[7][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~5 .extended_lut = "off";
defparam \reg0|Mux45~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~6 (
// Equation(s):
// \reg0|Mux45~6_combout  = ( \reg0|registers[3][18]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][18]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][18]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][18]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][18]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][18]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][18]~q ),
	.datad(!\reg0|registers[2][18]~q ),
	.datae(!\reg0|registers[3][18]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~6 .extended_lut = "off";
defparam \reg0|Mux45~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux45~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~7 (
// Equation(s):
// \reg0|Mux45~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][18]~q  ) ) )

	.dataa(!\reg0|registers[8][18]~q ),
	.datab(!\reg0|registers[10][18]~q ),
	.datac(!\reg0|registers[9][18]~q ),
	.datad(!\reg0|registers[11][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~7 .extended_lut = "off";
defparam \reg0|Mux45~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~8 (
// Equation(s):
// \reg0|Mux45~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][18]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][18]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][18]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][18]~q  ) ) )

	.dataa(!\reg0|registers[12][18]~q ),
	.datab(!\reg0|registers[14][18]~q ),
	.datac(!\reg0|registers[13][18]~q ),
	.datad(!\reg0|registers[15][18]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~8 .extended_lut = "off";
defparam \reg0|Mux45~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux45~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~9 (
// Equation(s):
// \reg0|Mux45~9_combout  = ( \reg0|Mux45~7_combout  & ( \reg0|Mux45~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux45~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux45~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux45~7_combout  & ( \reg0|Mux45~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux45~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux45~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux45~7_combout  & ( !\reg0|Mux45~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux45~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux45~5_combout ))) ) ) ) # ( 
// !\reg0|Mux45~7_combout  & ( !\reg0|Mux45~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux45~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux45~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux45~5_combout ),
	.datad(!\reg0|Mux45~6_combout ),
	.datae(!\reg0|Mux45~7_combout ),
	.dataf(!\reg0|Mux45~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~9 .extended_lut = "off";
defparam \reg0|Mux45~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux45~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux45~10 (
// Equation(s):
// \reg0|Mux45~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux45~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux45~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux45~4_combout ),
	.datac(!\reg0|Mux45~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux45~10 .extended_lut = "off";
defparam \reg0|Mux45~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux45~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux44~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][19] .is_wysiwyg = "true";
defparam \reg0|registers[20][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][19] .is_wysiwyg = "true";
defparam \reg0|registers[24][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][19] .is_wysiwyg = "true";
defparam \reg0|registers[28][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~0 (
// Equation(s):
// \reg0|Mux12~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][19]~q  ) ) )

	.dataa(!\reg0|registers[16][19]~q ),
	.datab(!\reg0|registers[20][19]~q ),
	.datac(!\reg0|registers[24][19]~q ),
	.datad(!\reg0|registers[28][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~0 .extended_lut = "off";
defparam \reg0|Mux12~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][19] .is_wysiwyg = "true";
defparam \reg0|registers[17][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][19] .is_wysiwyg = "true";
defparam \reg0|registers[21][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][19] .is_wysiwyg = "true";
defparam \reg0|registers[25][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][19] .is_wysiwyg = "true";
defparam \reg0|registers[29][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~1 (
// Equation(s):
// \reg0|Mux12~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][19]~q  ) ) )

	.dataa(!\reg0|registers[17][19]~q ),
	.datab(!\reg0|registers[21][19]~q ),
	.datac(!\reg0|registers[25][19]~q ),
	.datad(!\reg0|registers[29][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~1 .extended_lut = "off";
defparam \reg0|Mux12~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][19] .is_wysiwyg = "true";
defparam \reg0|registers[18][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][19] .is_wysiwyg = "true";
defparam \reg0|registers[22][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][19] .is_wysiwyg = "true";
defparam \reg0|registers[26][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][19] .is_wysiwyg = "true";
defparam \reg0|registers[30][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~2 (
// Equation(s):
// \reg0|Mux12~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][19]~q  ) ) )

	.dataa(!\reg0|registers[18][19]~q ),
	.datab(!\reg0|registers[22][19]~q ),
	.datac(!\reg0|registers[26][19]~q ),
	.datad(!\reg0|registers[30][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~2 .extended_lut = "off";
defparam \reg0|Mux12~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][19] .is_wysiwyg = "true";
defparam \reg0|registers[19][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][19] .is_wysiwyg = "true";
defparam \reg0|registers[23][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][19] .is_wysiwyg = "true";
defparam \reg0|registers[27][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][19] .is_wysiwyg = "true";
defparam \reg0|registers[31][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~3 (
// Equation(s):
// \reg0|Mux12~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][19]~q  ) ) )

	.dataa(!\reg0|registers[19][19]~q ),
	.datab(!\reg0|registers[23][19]~q ),
	.datac(!\reg0|registers[27][19]~q ),
	.datad(!\reg0|registers[31][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~3 .extended_lut = "off";
defparam \reg0|Mux12~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~4 (
// Equation(s):
// \reg0|Mux12~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux12~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux12~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux12~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux12~0_combout  ) ) )

	.dataa(!\reg0|Mux12~0_combout ),
	.datab(!\reg0|Mux12~1_combout ),
	.datac(!\reg0|Mux12~2_combout ),
	.datad(!\reg0|Mux12~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~4 .extended_lut = "off";
defparam \reg0|Mux12~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][19] .is_wysiwyg = "true";
defparam \reg0|registers[4][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][19] .is_wysiwyg = "true";
defparam \reg0|registers[5][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][19] .is_wysiwyg = "true";
defparam \reg0|registers[6][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][19] .is_wysiwyg = "true";
defparam \reg0|registers[7][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~5 (
// Equation(s):
// \reg0|Mux12~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][19]~q  ) ) )

	.dataa(!\reg0|registers[4][19]~q ),
	.datab(!\reg0|registers[5][19]~q ),
	.datac(!\reg0|registers[6][19]~q ),
	.datad(!\reg0|registers[7][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~5 .extended_lut = "off";
defparam \reg0|Mux12~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][19] .is_wysiwyg = "true";
defparam \reg0|registers[1][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][19] .is_wysiwyg = "true";
defparam \reg0|registers[2][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][19] .is_wysiwyg = "true";
defparam \reg0|registers[3][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~6 (
// Equation(s):
// \reg0|Mux12~6_combout  = ( \reg0|registers[3][19]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][19]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][19]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][19]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][19]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][19]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][19]~q ),
	.datad(!\reg0|registers[2][19]~q ),
	.datae(!\reg0|registers[3][19]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~6 .extended_lut = "off";
defparam \reg0|Mux12~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux12~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][19] .is_wysiwyg = "true";
defparam \reg0|registers[8][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][19] .is_wysiwyg = "true";
defparam \reg0|registers[9][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][19] .is_wysiwyg = "true";
defparam \reg0|registers[10][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][19] .is_wysiwyg = "true";
defparam \reg0|registers[11][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~7 (
// Equation(s):
// \reg0|Mux12~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][19]~q  ) ) )

	.dataa(!\reg0|registers[8][19]~q ),
	.datab(!\reg0|registers[9][19]~q ),
	.datac(!\reg0|registers[10][19]~q ),
	.datad(!\reg0|registers[11][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~7 .extended_lut = "off";
defparam \reg0|Mux12~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][19] .is_wysiwyg = "true";
defparam \reg0|registers[12][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][19] .is_wysiwyg = "true";
defparam \reg0|registers[13][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][19] .is_wysiwyg = "true";
defparam \reg0|registers[14][19] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][19] .is_wysiwyg = "true";
defparam \reg0|registers[15][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~8 (
// Equation(s):
// \reg0|Mux12~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][19]~q  ) ) )

	.dataa(!\reg0|registers[12][19]~q ),
	.datab(!\reg0|registers[13][19]~q ),
	.datac(!\reg0|registers[14][19]~q ),
	.datad(!\reg0|registers[15][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~8 .extended_lut = "off";
defparam \reg0|Mux12~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux12~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~9 (
// Equation(s):
// \reg0|Mux12~9_combout  = ( \reg0|Mux12~7_combout  & ( \reg0|Mux12~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux12~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux12~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux12~7_combout  & ( \reg0|Mux12~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux12~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux12~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux12~7_combout  & ( !\reg0|Mux12~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux12~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux12~5_combout ))) ) ) ) # ( 
// !\reg0|Mux12~7_combout  & ( !\reg0|Mux12~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux12~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux12~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux12~5_combout ),
	.datad(!\reg0|Mux12~6_combout ),
	.datae(!\reg0|Mux12~7_combout ),
	.dataf(!\reg0|Mux12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~9 .extended_lut = "off";
defparam \reg0|Mux12~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux12~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux12~10 (
// Equation(s):
// \reg0|Mux12~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux12~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux12~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux12~4_combout ),
	.datac(!\reg0|Mux12~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux12~10 .extended_lut = "off";
defparam \reg0|Mux12~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux12~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~77 (
// Equation(s):
// \ALU0|Add0~77_sumout  = SUM(( \reg0|Mux12~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux44~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~74  ))
// \ALU0|Add0~78  = CARRY(( \reg0|Mux12~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux44~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~74  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux12~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux44~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~77_sumout ),
	.cout(\ALU0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~77 .extended_lut = "off";
defparam \ALU0|Add0~77 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[19]~29 (
// Equation(s):
// \wCregdata[19]~29_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux12~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux44~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux44~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux12~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux44~10_combout ),
	.datad(!\reg0|Mux12~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[19]~29 .extended_lut = "off";
defparam \wCregdata[19]~29 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[19]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[19]~30 (
// Equation(s):
// \wCregdata[19]~30_combout  = ( \ALU0|Add0~77_sumout  & ( \wCregdata[19]~29_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) ) ) ) # ( !\ALU0|Add0~77_sumout  & ( \wCregdata[19]~29_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) ) ) ) # ( \ALU0|Add0~77_sumout  & ( !\wCregdata[19]~29_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) ) ) ) # ( !\ALU0|Add0~77_sumout  & ( !\wCregdata[19]~29_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [19]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datae(!\ALU0|Add0~77_sumout ),
	.dataf(!\wCregdata[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[19]~30 .extended_lut = "off";
defparam \wCregdata[19]~30 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[19]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][19] (
	.clk(\clock~input_o ),
	.d(\wCregdata[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][19] .is_wysiwyg = "true";
defparam \reg0|registers[16][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~0 (
// Equation(s):
// \reg0|Mux44~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][19]~q  ) ) )

	.dataa(!\reg0|registers[16][19]~q ),
	.datab(!\reg0|registers[20][19]~q ),
	.datac(!\reg0|registers[24][19]~q ),
	.datad(!\reg0|registers[28][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~0 .extended_lut = "off";
defparam \reg0|Mux44~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~1 (
// Equation(s):
// \reg0|Mux44~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][19]~q  ) ) )

	.dataa(!\reg0|registers[18][19]~q ),
	.datab(!\reg0|registers[22][19]~q ),
	.datac(!\reg0|registers[26][19]~q ),
	.datad(!\reg0|registers[30][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~1 .extended_lut = "off";
defparam \reg0|Mux44~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~2 (
// Equation(s):
// \reg0|Mux44~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][19]~q  ) ) )

	.dataa(!\reg0|registers[17][19]~q ),
	.datab(!\reg0|registers[21][19]~q ),
	.datac(!\reg0|registers[25][19]~q ),
	.datad(!\reg0|registers[29][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~2 .extended_lut = "off";
defparam \reg0|Mux44~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~3 (
// Equation(s):
// \reg0|Mux44~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][19]~q  ) ) )

	.dataa(!\reg0|registers[19][19]~q ),
	.datab(!\reg0|registers[23][19]~q ),
	.datac(!\reg0|registers[27][19]~q ),
	.datad(!\reg0|registers[31][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~3 .extended_lut = "off";
defparam \reg0|Mux44~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~4 (
// Equation(s):
// \reg0|Mux44~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux44~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux44~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux44~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux44~0_combout  ) ) )

	.dataa(!\reg0|Mux44~0_combout ),
	.datab(!\reg0|Mux44~1_combout ),
	.datac(!\reg0|Mux44~2_combout ),
	.datad(!\reg0|Mux44~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~4 .extended_lut = "off";
defparam \reg0|Mux44~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~5 (
// Equation(s):
// \reg0|Mux44~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][19]~q  ) ) )

	.dataa(!\reg0|registers[4][19]~q ),
	.datab(!\reg0|registers[6][19]~q ),
	.datac(!\reg0|registers[5][19]~q ),
	.datad(!\reg0|registers[7][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~5 .extended_lut = "off";
defparam \reg0|Mux44~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~6 (
// Equation(s):
// \reg0|Mux44~6_combout  = ( \reg0|registers[3][19]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][19]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][19]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][19]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][19]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][19]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][19]~q ),
	.datad(!\reg0|registers[2][19]~q ),
	.datae(!\reg0|registers[3][19]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~6 .extended_lut = "off";
defparam \reg0|Mux44~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux44~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~7 (
// Equation(s):
// \reg0|Mux44~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][19]~q  ) ) )

	.dataa(!\reg0|registers[8][19]~q ),
	.datab(!\reg0|registers[10][19]~q ),
	.datac(!\reg0|registers[9][19]~q ),
	.datad(!\reg0|registers[11][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~7 .extended_lut = "off";
defparam \reg0|Mux44~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~8 (
// Equation(s):
// \reg0|Mux44~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][19]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][19]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][19]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][19]~q  ) ) )

	.dataa(!\reg0|registers[12][19]~q ),
	.datab(!\reg0|registers[14][19]~q ),
	.datac(!\reg0|registers[13][19]~q ),
	.datad(!\reg0|registers[15][19]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~8 .extended_lut = "off";
defparam \reg0|Mux44~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux44~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~9 (
// Equation(s):
// \reg0|Mux44~9_combout  = ( \reg0|Mux44~7_combout  & ( \reg0|Mux44~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux44~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux44~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux44~7_combout  & ( \reg0|Mux44~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux44~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux44~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux44~7_combout  & ( !\reg0|Mux44~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux44~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux44~5_combout ))) ) ) ) # ( 
// !\reg0|Mux44~7_combout  & ( !\reg0|Mux44~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux44~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux44~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux44~5_combout ),
	.datad(!\reg0|Mux44~6_combout ),
	.datae(!\reg0|Mux44~7_combout ),
	.dataf(!\reg0|Mux44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~9 .extended_lut = "off";
defparam \reg0|Mux44~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux44~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux44~10 (
// Equation(s):
// \reg0|Mux44~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux44~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux44~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux44~4_combout ),
	.datac(!\reg0|Mux44~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux44~10 .extended_lut = "off";
defparam \reg0|Mux44~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux44~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux43~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux42~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

dffeas \reg0|registers[20][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][21] .is_wysiwyg = "true";
defparam \reg0|registers[20][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][21] .is_wysiwyg = "true";
defparam \reg0|registers[24][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][21] .is_wysiwyg = "true";
defparam \reg0|registers[28][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~0 (
// Equation(s):
// \reg0|Mux10~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][21]~q  ) ) )

	.dataa(!\reg0|registers[16][21]~q ),
	.datab(!\reg0|registers[20][21]~q ),
	.datac(!\reg0|registers[24][21]~q ),
	.datad(!\reg0|registers[28][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~0 .extended_lut = "off";
defparam \reg0|Mux10~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][21] .is_wysiwyg = "true";
defparam \reg0|registers[17][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][21] .is_wysiwyg = "true";
defparam \reg0|registers[21][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][21] .is_wysiwyg = "true";
defparam \reg0|registers[25][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][21] .is_wysiwyg = "true";
defparam \reg0|registers[29][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~1 (
// Equation(s):
// \reg0|Mux10~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][21]~q  ) ) )

	.dataa(!\reg0|registers[17][21]~q ),
	.datab(!\reg0|registers[21][21]~q ),
	.datac(!\reg0|registers[25][21]~q ),
	.datad(!\reg0|registers[29][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~1 .extended_lut = "off";
defparam \reg0|Mux10~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][21] .is_wysiwyg = "true";
defparam \reg0|registers[18][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][21] .is_wysiwyg = "true";
defparam \reg0|registers[22][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][21] .is_wysiwyg = "true";
defparam \reg0|registers[26][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][21] .is_wysiwyg = "true";
defparam \reg0|registers[30][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~2 (
// Equation(s):
// \reg0|Mux10~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][21]~q  ) ) )

	.dataa(!\reg0|registers[18][21]~q ),
	.datab(!\reg0|registers[22][21]~q ),
	.datac(!\reg0|registers[26][21]~q ),
	.datad(!\reg0|registers[30][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~2 .extended_lut = "off";
defparam \reg0|Mux10~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][21] .is_wysiwyg = "true";
defparam \reg0|registers[19][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][21] .is_wysiwyg = "true";
defparam \reg0|registers[23][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][21] .is_wysiwyg = "true";
defparam \reg0|registers[27][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][21] .is_wysiwyg = "true";
defparam \reg0|registers[31][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~3 (
// Equation(s):
// \reg0|Mux10~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][21]~q  ) ) )

	.dataa(!\reg0|registers[19][21]~q ),
	.datab(!\reg0|registers[23][21]~q ),
	.datac(!\reg0|registers[27][21]~q ),
	.datad(!\reg0|registers[31][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~3 .extended_lut = "off";
defparam \reg0|Mux10~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~4 (
// Equation(s):
// \reg0|Mux10~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux10~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux10~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux10~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux10~0_combout  ) ) )

	.dataa(!\reg0|Mux10~0_combout ),
	.datab(!\reg0|Mux10~1_combout ),
	.datac(!\reg0|Mux10~2_combout ),
	.datad(!\reg0|Mux10~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~4 .extended_lut = "off";
defparam \reg0|Mux10~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][21] .is_wysiwyg = "true";
defparam \reg0|registers[4][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][21] .is_wysiwyg = "true";
defparam \reg0|registers[5][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][21] .is_wysiwyg = "true";
defparam \reg0|registers[6][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][21] .is_wysiwyg = "true";
defparam \reg0|registers[7][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~5 (
// Equation(s):
// \reg0|Mux10~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][21]~q  ) ) )

	.dataa(!\reg0|registers[4][21]~q ),
	.datab(!\reg0|registers[5][21]~q ),
	.datac(!\reg0|registers[6][21]~q ),
	.datad(!\reg0|registers[7][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~5 .extended_lut = "off";
defparam \reg0|Mux10~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][21] .is_wysiwyg = "true";
defparam \reg0|registers[1][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][21] .is_wysiwyg = "true";
defparam \reg0|registers[2][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][21] .is_wysiwyg = "true";
defparam \reg0|registers[3][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~6 (
// Equation(s):
// \reg0|Mux10~6_combout  = ( \reg0|registers[3][21]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][21]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][21]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][21]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][21]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][21]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][21]~q ),
	.datad(!\reg0|registers[2][21]~q ),
	.datae(!\reg0|registers[3][21]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~6 .extended_lut = "off";
defparam \reg0|Mux10~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux10~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][21] .is_wysiwyg = "true";
defparam \reg0|registers[8][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][21] .is_wysiwyg = "true";
defparam \reg0|registers[9][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][21] .is_wysiwyg = "true";
defparam \reg0|registers[10][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][21] .is_wysiwyg = "true";
defparam \reg0|registers[11][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~7 (
// Equation(s):
// \reg0|Mux10~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][21]~q  ) ) )

	.dataa(!\reg0|registers[8][21]~q ),
	.datab(!\reg0|registers[9][21]~q ),
	.datac(!\reg0|registers[10][21]~q ),
	.datad(!\reg0|registers[11][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~7 .extended_lut = "off";
defparam \reg0|Mux10~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][21] .is_wysiwyg = "true";
defparam \reg0|registers[12][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][21] .is_wysiwyg = "true";
defparam \reg0|registers[13][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][21] .is_wysiwyg = "true";
defparam \reg0|registers[14][21] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][21] .is_wysiwyg = "true";
defparam \reg0|registers[15][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~8 (
// Equation(s):
// \reg0|Mux10~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][21]~q  ) ) )

	.dataa(!\reg0|registers[12][21]~q ),
	.datab(!\reg0|registers[13][21]~q ),
	.datac(!\reg0|registers[14][21]~q ),
	.datad(!\reg0|registers[15][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~8 .extended_lut = "off";
defparam \reg0|Mux10~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux10~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~9 (
// Equation(s):
// \reg0|Mux10~9_combout  = ( \reg0|Mux10~7_combout  & ( \reg0|Mux10~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux10~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux10~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux10~7_combout  & ( \reg0|Mux10~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux10~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux10~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux10~7_combout  & ( !\reg0|Mux10~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux10~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux10~5_combout ))) ) ) ) # ( 
// !\reg0|Mux10~7_combout  & ( !\reg0|Mux10~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux10~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux10~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux10~5_combout ),
	.datad(!\reg0|Mux10~6_combout ),
	.datae(!\reg0|Mux10~7_combout ),
	.dataf(!\reg0|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~9 .extended_lut = "off";
defparam \reg0|Mux10~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux10~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux10~10 (
// Equation(s):
// \reg0|Mux10~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux10~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux10~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux10~4_combout ),
	.datac(!\reg0|Mux10~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux10~10 .extended_lut = "off";
defparam \reg0|Mux10~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux10~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[20][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][20] .is_wysiwyg = "true";
defparam \reg0|registers[20][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][20] .is_wysiwyg = "true";
defparam \reg0|registers[24][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][20] .is_wysiwyg = "true";
defparam \reg0|registers[28][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~0 (
// Equation(s):
// \reg0|Mux11~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][20]~q  ) ) )

	.dataa(!\reg0|registers[16][20]~q ),
	.datab(!\reg0|registers[20][20]~q ),
	.datac(!\reg0|registers[24][20]~q ),
	.datad(!\reg0|registers[28][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~0 .extended_lut = "off";
defparam \reg0|Mux11~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][20] .is_wysiwyg = "true";
defparam \reg0|registers[17][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][20] .is_wysiwyg = "true";
defparam \reg0|registers[21][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][20] .is_wysiwyg = "true";
defparam \reg0|registers[25][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][20] .is_wysiwyg = "true";
defparam \reg0|registers[29][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~1 (
// Equation(s):
// \reg0|Mux11~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][20]~q  ) ) )

	.dataa(!\reg0|registers[17][20]~q ),
	.datab(!\reg0|registers[21][20]~q ),
	.datac(!\reg0|registers[25][20]~q ),
	.datad(!\reg0|registers[29][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~1 .extended_lut = "off";
defparam \reg0|Mux11~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][20] .is_wysiwyg = "true";
defparam \reg0|registers[18][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][20] .is_wysiwyg = "true";
defparam \reg0|registers[22][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][20] .is_wysiwyg = "true";
defparam \reg0|registers[26][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][20] .is_wysiwyg = "true";
defparam \reg0|registers[30][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~2 (
// Equation(s):
// \reg0|Mux11~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][20]~q  ) ) )

	.dataa(!\reg0|registers[18][20]~q ),
	.datab(!\reg0|registers[22][20]~q ),
	.datac(!\reg0|registers[26][20]~q ),
	.datad(!\reg0|registers[30][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~2 .extended_lut = "off";
defparam \reg0|Mux11~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][20] .is_wysiwyg = "true";
defparam \reg0|registers[19][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][20] .is_wysiwyg = "true";
defparam \reg0|registers[23][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][20] .is_wysiwyg = "true";
defparam \reg0|registers[27][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][20] .is_wysiwyg = "true";
defparam \reg0|registers[31][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~3 (
// Equation(s):
// \reg0|Mux11~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][20]~q  ) ) )

	.dataa(!\reg0|registers[19][20]~q ),
	.datab(!\reg0|registers[23][20]~q ),
	.datac(!\reg0|registers[27][20]~q ),
	.datad(!\reg0|registers[31][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~3 .extended_lut = "off";
defparam \reg0|Mux11~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~4 (
// Equation(s):
// \reg0|Mux11~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux11~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux11~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux11~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux11~0_combout  ) ) )

	.dataa(!\reg0|Mux11~0_combout ),
	.datab(!\reg0|Mux11~1_combout ),
	.datac(!\reg0|Mux11~2_combout ),
	.datad(!\reg0|Mux11~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~4 .extended_lut = "off";
defparam \reg0|Mux11~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][20] .is_wysiwyg = "true";
defparam \reg0|registers[4][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][20] .is_wysiwyg = "true";
defparam \reg0|registers[5][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][20] .is_wysiwyg = "true";
defparam \reg0|registers[6][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][20] .is_wysiwyg = "true";
defparam \reg0|registers[7][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~5 (
// Equation(s):
// \reg0|Mux11~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][20]~q  ) ) )

	.dataa(!\reg0|registers[4][20]~q ),
	.datab(!\reg0|registers[5][20]~q ),
	.datac(!\reg0|registers[6][20]~q ),
	.datad(!\reg0|registers[7][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~5 .extended_lut = "off";
defparam \reg0|Mux11~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][20] .is_wysiwyg = "true";
defparam \reg0|registers[1][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][20] .is_wysiwyg = "true";
defparam \reg0|registers[2][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][20] .is_wysiwyg = "true";
defparam \reg0|registers[3][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~6 (
// Equation(s):
// \reg0|Mux11~6_combout  = ( \reg0|registers[3][20]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][20]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][20]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][20]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][20]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][20]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][20]~q ),
	.datad(!\reg0|registers[2][20]~q ),
	.datae(!\reg0|registers[3][20]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~6 .extended_lut = "off";
defparam \reg0|Mux11~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux11~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][20] .is_wysiwyg = "true";
defparam \reg0|registers[8][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][20] .is_wysiwyg = "true";
defparam \reg0|registers[9][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][20] .is_wysiwyg = "true";
defparam \reg0|registers[10][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][20] .is_wysiwyg = "true";
defparam \reg0|registers[11][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~7 (
// Equation(s):
// \reg0|Mux11~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][20]~q  ) ) )

	.dataa(!\reg0|registers[8][20]~q ),
	.datab(!\reg0|registers[9][20]~q ),
	.datac(!\reg0|registers[10][20]~q ),
	.datad(!\reg0|registers[11][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~7 .extended_lut = "off";
defparam \reg0|Mux11~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][20] .is_wysiwyg = "true";
defparam \reg0|registers[12][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][20] .is_wysiwyg = "true";
defparam \reg0|registers[13][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][20] .is_wysiwyg = "true";
defparam \reg0|registers[14][20] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][20] .is_wysiwyg = "true";
defparam \reg0|registers[15][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~8 (
// Equation(s):
// \reg0|Mux11~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][20]~q  ) ) )

	.dataa(!\reg0|registers[12][20]~q ),
	.datab(!\reg0|registers[13][20]~q ),
	.datac(!\reg0|registers[14][20]~q ),
	.datad(!\reg0|registers[15][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~8 .extended_lut = "off";
defparam \reg0|Mux11~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux11~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~9 (
// Equation(s):
// \reg0|Mux11~9_combout  = ( \reg0|Mux11~7_combout  & ( \reg0|Mux11~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux11~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux11~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux11~7_combout  & ( \reg0|Mux11~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux11~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux11~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux11~7_combout  & ( !\reg0|Mux11~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux11~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux11~5_combout ))) ) ) ) # ( 
// !\reg0|Mux11~7_combout  & ( !\reg0|Mux11~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux11~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux11~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux11~5_combout ),
	.datad(!\reg0|Mux11~6_combout ),
	.datae(!\reg0|Mux11~7_combout ),
	.dataf(!\reg0|Mux11~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~9 .extended_lut = "off";
defparam \reg0|Mux11~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux11~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux11~10 (
// Equation(s):
// \reg0|Mux11~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux11~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux11~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux11~4_combout ),
	.datac(!\reg0|Mux11~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux11~10 .extended_lut = "off";
defparam \reg0|Mux11~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux11~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~81 (
// Equation(s):
// \ALU0|Add0~81_sumout  = SUM(( \reg0|Mux11~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux43~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~78  ))
// \ALU0|Add0~82  = CARRY(( \reg0|Mux11~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux43~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~78  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux11~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux43~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~81_sumout ),
	.cout(\ALU0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~81 .extended_lut = "off";
defparam \ALU0|Add0~81 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~85 (
// Equation(s):
// \ALU0|Add0~85_sumout  = SUM(( \reg0|Mux10~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux42~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~82  ))
// \ALU0|Add0~86  = CARRY(( \reg0|Mux10~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux42~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~82  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux10~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux42~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~85_sumout ),
	.cout(\ALU0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~85 .extended_lut = "off";
defparam \ALU0|Add0~85 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[21]~33 (
// Equation(s):
// \wCregdata[21]~33_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux10~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux42~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux42~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux10~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux42~10_combout ),
	.datad(!\reg0|Mux10~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[21]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[21]~33 .extended_lut = "off";
defparam \wCregdata[21]~33 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[21]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[21]~34 (
// Equation(s):
// \wCregdata[21]~34_combout  = ( \ALU0|Add0~85_sumout  & ( \wCregdata[21]~33_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) ) ) ) # ( !\ALU0|Add0~85_sumout  & ( \wCregdata[21]~33_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) ) ) ) # ( \ALU0|Add0~85_sumout  & ( !\wCregdata[21]~33_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) ) # ( !\ALU0|Add0~85_sumout  & ( !\wCregdata[21]~33_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [21]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datae(!\ALU0|Add0~85_sumout ),
	.dataf(!\wCregdata[21]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[21]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[21]~34 .extended_lut = "off";
defparam \wCregdata[21]~34 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[21]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][21] (
	.clk(\clock~input_o ),
	.d(\wCregdata[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][21] .is_wysiwyg = "true";
defparam \reg0|registers[16][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~0 (
// Equation(s):
// \reg0|Mux42~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][21]~q  ) ) )

	.dataa(!\reg0|registers[16][21]~q ),
	.datab(!\reg0|registers[20][21]~q ),
	.datac(!\reg0|registers[24][21]~q ),
	.datad(!\reg0|registers[28][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~0 .extended_lut = "off";
defparam \reg0|Mux42~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~1 (
// Equation(s):
// \reg0|Mux42~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][21]~q  ) ) )

	.dataa(!\reg0|registers[18][21]~q ),
	.datab(!\reg0|registers[22][21]~q ),
	.datac(!\reg0|registers[26][21]~q ),
	.datad(!\reg0|registers[30][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~1 .extended_lut = "off";
defparam \reg0|Mux42~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~2 (
// Equation(s):
// \reg0|Mux42~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][21]~q  ) ) )

	.dataa(!\reg0|registers[17][21]~q ),
	.datab(!\reg0|registers[21][21]~q ),
	.datac(!\reg0|registers[25][21]~q ),
	.datad(!\reg0|registers[29][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~2 .extended_lut = "off";
defparam \reg0|Mux42~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~3 (
// Equation(s):
// \reg0|Mux42~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][21]~q  ) ) )

	.dataa(!\reg0|registers[19][21]~q ),
	.datab(!\reg0|registers[23][21]~q ),
	.datac(!\reg0|registers[27][21]~q ),
	.datad(!\reg0|registers[31][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~3 .extended_lut = "off";
defparam \reg0|Mux42~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~4 (
// Equation(s):
// \reg0|Mux42~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux42~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux42~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux42~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux42~0_combout  ) ) )

	.dataa(!\reg0|Mux42~0_combout ),
	.datab(!\reg0|Mux42~1_combout ),
	.datac(!\reg0|Mux42~2_combout ),
	.datad(!\reg0|Mux42~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~4 .extended_lut = "off";
defparam \reg0|Mux42~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~5 (
// Equation(s):
// \reg0|Mux42~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][21]~q  ) ) )

	.dataa(!\reg0|registers[4][21]~q ),
	.datab(!\reg0|registers[6][21]~q ),
	.datac(!\reg0|registers[5][21]~q ),
	.datad(!\reg0|registers[7][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~5 .extended_lut = "off";
defparam \reg0|Mux42~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~6 (
// Equation(s):
// \reg0|Mux42~6_combout  = ( \reg0|registers[3][21]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][21]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][21]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][21]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][21]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][21]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][21]~q ),
	.datad(!\reg0|registers[2][21]~q ),
	.datae(!\reg0|registers[3][21]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~6 .extended_lut = "off";
defparam \reg0|Mux42~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux42~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~7 (
// Equation(s):
// \reg0|Mux42~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][21]~q  ) ) )

	.dataa(!\reg0|registers[8][21]~q ),
	.datab(!\reg0|registers[10][21]~q ),
	.datac(!\reg0|registers[9][21]~q ),
	.datad(!\reg0|registers[11][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~7 .extended_lut = "off";
defparam \reg0|Mux42~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~8 (
// Equation(s):
// \reg0|Mux42~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][21]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][21]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][21]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][21]~q  ) ) )

	.dataa(!\reg0|registers[12][21]~q ),
	.datab(!\reg0|registers[14][21]~q ),
	.datac(!\reg0|registers[13][21]~q ),
	.datad(!\reg0|registers[15][21]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~8 .extended_lut = "off";
defparam \reg0|Mux42~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux42~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~9 (
// Equation(s):
// \reg0|Mux42~9_combout  = ( \reg0|Mux42~7_combout  & ( \reg0|Mux42~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux42~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux42~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux42~7_combout  & ( \reg0|Mux42~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux42~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux42~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux42~7_combout  & ( !\reg0|Mux42~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux42~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux42~5_combout ))) ) ) ) # ( 
// !\reg0|Mux42~7_combout  & ( !\reg0|Mux42~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux42~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux42~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux42~5_combout ),
	.datad(!\reg0|Mux42~6_combout ),
	.datae(!\reg0|Mux42~7_combout ),
	.dataf(!\reg0|Mux42~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~9 .extended_lut = "off";
defparam \reg0|Mux42~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux42~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux42~10 (
// Equation(s):
// \reg0|Mux42~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux42~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux42~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux42~4_combout ),
	.datac(!\reg0|Mux42~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux42~10 .extended_lut = "off";
defparam \reg0|Mux42~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux42~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux41~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][22] .is_wysiwyg = "true";
defparam \reg0|registers[20][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][22] .is_wysiwyg = "true";
defparam \reg0|registers[24][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][22] .is_wysiwyg = "true";
defparam \reg0|registers[28][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~0 (
// Equation(s):
// \reg0|Mux9~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][22]~q  ) ) )

	.dataa(!\reg0|registers[16][22]~q ),
	.datab(!\reg0|registers[20][22]~q ),
	.datac(!\reg0|registers[24][22]~q ),
	.datad(!\reg0|registers[28][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~0 .extended_lut = "off";
defparam \reg0|Mux9~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][22] .is_wysiwyg = "true";
defparam \reg0|registers[17][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][22] .is_wysiwyg = "true";
defparam \reg0|registers[21][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][22] .is_wysiwyg = "true";
defparam \reg0|registers[25][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][22] .is_wysiwyg = "true";
defparam \reg0|registers[29][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~1 (
// Equation(s):
// \reg0|Mux9~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][22]~q  ) ) )

	.dataa(!\reg0|registers[17][22]~q ),
	.datab(!\reg0|registers[21][22]~q ),
	.datac(!\reg0|registers[25][22]~q ),
	.datad(!\reg0|registers[29][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~1 .extended_lut = "off";
defparam \reg0|Mux9~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][22] .is_wysiwyg = "true";
defparam \reg0|registers[18][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][22] .is_wysiwyg = "true";
defparam \reg0|registers[22][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][22] .is_wysiwyg = "true";
defparam \reg0|registers[26][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][22] .is_wysiwyg = "true";
defparam \reg0|registers[30][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~2 (
// Equation(s):
// \reg0|Mux9~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][22]~q  ) ) )

	.dataa(!\reg0|registers[18][22]~q ),
	.datab(!\reg0|registers[22][22]~q ),
	.datac(!\reg0|registers[26][22]~q ),
	.datad(!\reg0|registers[30][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~2 .extended_lut = "off";
defparam \reg0|Mux9~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][22] .is_wysiwyg = "true";
defparam \reg0|registers[19][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][22] .is_wysiwyg = "true";
defparam \reg0|registers[23][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][22] .is_wysiwyg = "true";
defparam \reg0|registers[27][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][22] .is_wysiwyg = "true";
defparam \reg0|registers[31][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~3 (
// Equation(s):
// \reg0|Mux9~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][22]~q  ) ) )

	.dataa(!\reg0|registers[19][22]~q ),
	.datab(!\reg0|registers[23][22]~q ),
	.datac(!\reg0|registers[27][22]~q ),
	.datad(!\reg0|registers[31][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~3 .extended_lut = "off";
defparam \reg0|Mux9~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~4 (
// Equation(s):
// \reg0|Mux9~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux9~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux9~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux9~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux9~0_combout  ) ) )

	.dataa(!\reg0|Mux9~0_combout ),
	.datab(!\reg0|Mux9~1_combout ),
	.datac(!\reg0|Mux9~2_combout ),
	.datad(!\reg0|Mux9~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~4 .extended_lut = "off";
defparam \reg0|Mux9~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][22] .is_wysiwyg = "true";
defparam \reg0|registers[4][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][22] .is_wysiwyg = "true";
defparam \reg0|registers[5][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][22] .is_wysiwyg = "true";
defparam \reg0|registers[6][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][22] .is_wysiwyg = "true";
defparam \reg0|registers[7][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~5 (
// Equation(s):
// \reg0|Mux9~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][22]~q  ) ) )

	.dataa(!\reg0|registers[4][22]~q ),
	.datab(!\reg0|registers[5][22]~q ),
	.datac(!\reg0|registers[6][22]~q ),
	.datad(!\reg0|registers[7][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~5 .extended_lut = "off";
defparam \reg0|Mux9~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][22] .is_wysiwyg = "true";
defparam \reg0|registers[1][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][22] .is_wysiwyg = "true";
defparam \reg0|registers[2][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][22] .is_wysiwyg = "true";
defparam \reg0|registers[3][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~6 (
// Equation(s):
// \reg0|Mux9~6_combout  = ( \reg0|registers[3][22]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][22]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][22]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][22]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][22]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][22]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][22]~q ),
	.datad(!\reg0|registers[2][22]~q ),
	.datae(!\reg0|registers[3][22]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~6 .extended_lut = "off";
defparam \reg0|Mux9~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux9~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][22] .is_wysiwyg = "true";
defparam \reg0|registers[8][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][22] .is_wysiwyg = "true";
defparam \reg0|registers[9][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][22] .is_wysiwyg = "true";
defparam \reg0|registers[10][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][22] .is_wysiwyg = "true";
defparam \reg0|registers[11][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~7 (
// Equation(s):
// \reg0|Mux9~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][22]~q  ) ) )

	.dataa(!\reg0|registers[8][22]~q ),
	.datab(!\reg0|registers[9][22]~q ),
	.datac(!\reg0|registers[10][22]~q ),
	.datad(!\reg0|registers[11][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~7 .extended_lut = "off";
defparam \reg0|Mux9~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][22] .is_wysiwyg = "true";
defparam \reg0|registers[12][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][22] .is_wysiwyg = "true";
defparam \reg0|registers[13][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][22] .is_wysiwyg = "true";
defparam \reg0|registers[14][22] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][22] .is_wysiwyg = "true";
defparam \reg0|registers[15][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~8 (
// Equation(s):
// \reg0|Mux9~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][22]~q  ) ) )

	.dataa(!\reg0|registers[12][22]~q ),
	.datab(!\reg0|registers[13][22]~q ),
	.datac(!\reg0|registers[14][22]~q ),
	.datad(!\reg0|registers[15][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~8 .extended_lut = "off";
defparam \reg0|Mux9~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux9~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~9 (
// Equation(s):
// \reg0|Mux9~9_combout  = ( \reg0|Mux9~7_combout  & ( \reg0|Mux9~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux9~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux9~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux9~7_combout  & ( \reg0|Mux9~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux9~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux9~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux9~7_combout  & ( !\reg0|Mux9~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux9~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux9~5_combout ))) ) ) ) # ( 
// !\reg0|Mux9~7_combout  & ( !\reg0|Mux9~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux9~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux9~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux9~5_combout ),
	.datad(!\reg0|Mux9~6_combout ),
	.datae(!\reg0|Mux9~7_combout ),
	.dataf(!\reg0|Mux9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~9 .extended_lut = "off";
defparam \reg0|Mux9~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux9~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux9~10 (
// Equation(s):
// \reg0|Mux9~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux9~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux9~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux9~4_combout ),
	.datac(!\reg0|Mux9~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux9~10 .extended_lut = "off";
defparam \reg0|Mux9~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux9~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~89 (
// Equation(s):
// \ALU0|Add0~89_sumout  = SUM(( \reg0|Mux9~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux41~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~86  ))
// \ALU0|Add0~90  = CARRY(( \reg0|Mux9~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux41~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~86  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux9~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux41~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~89_sumout ),
	.cout(\ALU0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~89 .extended_lut = "off";
defparam \ALU0|Add0~89 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[22]~35 (
// Equation(s):
// \wCregdata[22]~35_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux9~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux41~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux41~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux9~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux41~10_combout ),
	.datad(!\reg0|Mux9~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[22]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[22]~35 .extended_lut = "off";
defparam \wCregdata[22]~35 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[22]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[22]~36 (
// Equation(s):
// \wCregdata[22]~36_combout  = ( \ALU0|Add0~89_sumout  & ( \wCregdata[22]~35_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) ) ) ) # ( !\ALU0|Add0~89_sumout  & ( \wCregdata[22]~35_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) ) ) ) # ( \ALU0|Add0~89_sumout  & ( !\wCregdata[22]~35_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) ) ) ) # ( !\ALU0|Add0~89_sumout  & ( !\wCregdata[22]~35_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [22]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datae(!\ALU0|Add0~89_sumout ),
	.dataf(!\wCregdata[22]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[22]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[22]~36 .extended_lut = "off";
defparam \wCregdata[22]~36 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[22]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][22] (
	.clk(\clock~input_o ),
	.d(\wCregdata[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][22] .is_wysiwyg = "true";
defparam \reg0|registers[16][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~0 (
// Equation(s):
// \reg0|Mux41~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][22]~q  ) ) )

	.dataa(!\reg0|registers[16][22]~q ),
	.datab(!\reg0|registers[20][22]~q ),
	.datac(!\reg0|registers[24][22]~q ),
	.datad(!\reg0|registers[28][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~0 .extended_lut = "off";
defparam \reg0|Mux41~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~1 (
// Equation(s):
// \reg0|Mux41~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][22]~q  ) ) )

	.dataa(!\reg0|registers[18][22]~q ),
	.datab(!\reg0|registers[22][22]~q ),
	.datac(!\reg0|registers[26][22]~q ),
	.datad(!\reg0|registers[30][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~1 .extended_lut = "off";
defparam \reg0|Mux41~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~2 (
// Equation(s):
// \reg0|Mux41~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][22]~q  ) ) )

	.dataa(!\reg0|registers[17][22]~q ),
	.datab(!\reg0|registers[21][22]~q ),
	.datac(!\reg0|registers[25][22]~q ),
	.datad(!\reg0|registers[29][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~2 .extended_lut = "off";
defparam \reg0|Mux41~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~3 (
// Equation(s):
// \reg0|Mux41~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][22]~q  ) ) )

	.dataa(!\reg0|registers[19][22]~q ),
	.datab(!\reg0|registers[23][22]~q ),
	.datac(!\reg0|registers[27][22]~q ),
	.datad(!\reg0|registers[31][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~3 .extended_lut = "off";
defparam \reg0|Mux41~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~4 (
// Equation(s):
// \reg0|Mux41~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux41~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux41~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux41~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux41~0_combout  ) ) )

	.dataa(!\reg0|Mux41~0_combout ),
	.datab(!\reg0|Mux41~1_combout ),
	.datac(!\reg0|Mux41~2_combout ),
	.datad(!\reg0|Mux41~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~4 .extended_lut = "off";
defparam \reg0|Mux41~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~5 (
// Equation(s):
// \reg0|Mux41~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][22]~q  ) ) )

	.dataa(!\reg0|registers[4][22]~q ),
	.datab(!\reg0|registers[6][22]~q ),
	.datac(!\reg0|registers[5][22]~q ),
	.datad(!\reg0|registers[7][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~5 .extended_lut = "off";
defparam \reg0|Mux41~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~6 (
// Equation(s):
// \reg0|Mux41~6_combout  = ( \reg0|registers[3][22]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][22]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][22]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][22]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][22]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][22]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][22]~q ),
	.datad(!\reg0|registers[2][22]~q ),
	.datae(!\reg0|registers[3][22]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~6 .extended_lut = "off";
defparam \reg0|Mux41~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux41~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~7 (
// Equation(s):
// \reg0|Mux41~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][22]~q  ) ) )

	.dataa(!\reg0|registers[8][22]~q ),
	.datab(!\reg0|registers[10][22]~q ),
	.datac(!\reg0|registers[9][22]~q ),
	.datad(!\reg0|registers[11][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~7 .extended_lut = "off";
defparam \reg0|Mux41~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~8 (
// Equation(s):
// \reg0|Mux41~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][22]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][22]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][22]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][22]~q  ) ) )

	.dataa(!\reg0|registers[12][22]~q ),
	.datab(!\reg0|registers[14][22]~q ),
	.datac(!\reg0|registers[13][22]~q ),
	.datad(!\reg0|registers[15][22]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~8 .extended_lut = "off";
defparam \reg0|Mux41~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux41~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~9 (
// Equation(s):
// \reg0|Mux41~9_combout  = ( \reg0|Mux41~7_combout  & ( \reg0|Mux41~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux41~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux41~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux41~7_combout  & ( \reg0|Mux41~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux41~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux41~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux41~7_combout  & ( !\reg0|Mux41~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux41~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux41~5_combout ))) ) ) ) # ( 
// !\reg0|Mux41~7_combout  & ( !\reg0|Mux41~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux41~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux41~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux41~5_combout ),
	.datad(!\reg0|Mux41~6_combout ),
	.datae(!\reg0|Mux41~7_combout ),
	.dataf(!\reg0|Mux41~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~9 .extended_lut = "off";
defparam \reg0|Mux41~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux41~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux41~10 (
// Equation(s):
// \reg0|Mux41~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux41~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux41~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux41~4_combout ),
	.datac(!\reg0|Mux41~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux41~10 .extended_lut = "off";
defparam \reg0|Mux41~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux41~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux40~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][23] .is_wysiwyg = "true";
defparam \reg0|registers[20][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][23] .is_wysiwyg = "true";
defparam \reg0|registers[24][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][23] .is_wysiwyg = "true";
defparam \reg0|registers[28][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~0 (
// Equation(s):
// \reg0|Mux8~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][23]~q  ) ) )

	.dataa(!\reg0|registers[16][23]~q ),
	.datab(!\reg0|registers[20][23]~q ),
	.datac(!\reg0|registers[24][23]~q ),
	.datad(!\reg0|registers[28][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~0 .extended_lut = "off";
defparam \reg0|Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][23] .is_wysiwyg = "true";
defparam \reg0|registers[17][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][23] .is_wysiwyg = "true";
defparam \reg0|registers[21][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][23] .is_wysiwyg = "true";
defparam \reg0|registers[25][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][23] .is_wysiwyg = "true";
defparam \reg0|registers[29][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~1 (
// Equation(s):
// \reg0|Mux8~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][23]~q  ) ) )

	.dataa(!\reg0|registers[17][23]~q ),
	.datab(!\reg0|registers[21][23]~q ),
	.datac(!\reg0|registers[25][23]~q ),
	.datad(!\reg0|registers[29][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~1 .extended_lut = "off";
defparam \reg0|Mux8~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][23] .is_wysiwyg = "true";
defparam \reg0|registers[18][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][23] .is_wysiwyg = "true";
defparam \reg0|registers[22][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][23] .is_wysiwyg = "true";
defparam \reg0|registers[26][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][23] .is_wysiwyg = "true";
defparam \reg0|registers[30][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~2 (
// Equation(s):
// \reg0|Mux8~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][23]~q  ) ) )

	.dataa(!\reg0|registers[18][23]~q ),
	.datab(!\reg0|registers[22][23]~q ),
	.datac(!\reg0|registers[26][23]~q ),
	.datad(!\reg0|registers[30][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~2 .extended_lut = "off";
defparam \reg0|Mux8~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][23] .is_wysiwyg = "true";
defparam \reg0|registers[19][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][23] .is_wysiwyg = "true";
defparam \reg0|registers[23][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][23] .is_wysiwyg = "true";
defparam \reg0|registers[27][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][23] .is_wysiwyg = "true";
defparam \reg0|registers[31][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~3 (
// Equation(s):
// \reg0|Mux8~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][23]~q  ) ) )

	.dataa(!\reg0|registers[19][23]~q ),
	.datab(!\reg0|registers[23][23]~q ),
	.datac(!\reg0|registers[27][23]~q ),
	.datad(!\reg0|registers[31][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~3 .extended_lut = "off";
defparam \reg0|Mux8~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~4 (
// Equation(s):
// \reg0|Mux8~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux8~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux8~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux8~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux8~0_combout  ) ) )

	.dataa(!\reg0|Mux8~0_combout ),
	.datab(!\reg0|Mux8~1_combout ),
	.datac(!\reg0|Mux8~2_combout ),
	.datad(!\reg0|Mux8~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~4 .extended_lut = "off";
defparam \reg0|Mux8~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][23] .is_wysiwyg = "true";
defparam \reg0|registers[4][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][23] .is_wysiwyg = "true";
defparam \reg0|registers[5][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][23] .is_wysiwyg = "true";
defparam \reg0|registers[6][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][23] .is_wysiwyg = "true";
defparam \reg0|registers[7][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~5 (
// Equation(s):
// \reg0|Mux8~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][23]~q  ) ) )

	.dataa(!\reg0|registers[4][23]~q ),
	.datab(!\reg0|registers[5][23]~q ),
	.datac(!\reg0|registers[6][23]~q ),
	.datad(!\reg0|registers[7][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~5 .extended_lut = "off";
defparam \reg0|Mux8~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][23] .is_wysiwyg = "true";
defparam \reg0|registers[1][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][23] .is_wysiwyg = "true";
defparam \reg0|registers[2][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][23] .is_wysiwyg = "true";
defparam \reg0|registers[3][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~6 (
// Equation(s):
// \reg0|Mux8~6_combout  = ( \reg0|registers[3][23]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][23]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][23]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][23]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][23]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][23]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][23]~q ),
	.datad(!\reg0|registers[2][23]~q ),
	.datae(!\reg0|registers[3][23]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~6 .extended_lut = "off";
defparam \reg0|Mux8~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux8~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][23] .is_wysiwyg = "true";
defparam \reg0|registers[8][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][23] .is_wysiwyg = "true";
defparam \reg0|registers[9][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][23] .is_wysiwyg = "true";
defparam \reg0|registers[10][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][23] .is_wysiwyg = "true";
defparam \reg0|registers[11][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~7 (
// Equation(s):
// \reg0|Mux8~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][23]~q  ) ) )

	.dataa(!\reg0|registers[8][23]~q ),
	.datab(!\reg0|registers[9][23]~q ),
	.datac(!\reg0|registers[10][23]~q ),
	.datad(!\reg0|registers[11][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~7 .extended_lut = "off";
defparam \reg0|Mux8~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][23] .is_wysiwyg = "true";
defparam \reg0|registers[12][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][23] .is_wysiwyg = "true";
defparam \reg0|registers[13][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][23] .is_wysiwyg = "true";
defparam \reg0|registers[14][23] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][23] .is_wysiwyg = "true";
defparam \reg0|registers[15][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~8 (
// Equation(s):
// \reg0|Mux8~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][23]~q  ) ) )

	.dataa(!\reg0|registers[12][23]~q ),
	.datab(!\reg0|registers[13][23]~q ),
	.datac(!\reg0|registers[14][23]~q ),
	.datad(!\reg0|registers[15][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~8 .extended_lut = "off";
defparam \reg0|Mux8~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux8~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~9 (
// Equation(s):
// \reg0|Mux8~9_combout  = ( \reg0|Mux8~7_combout  & ( \reg0|Mux8~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux8~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux8~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux8~7_combout  & ( \reg0|Mux8~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux8~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux8~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux8~7_combout  & ( !\reg0|Mux8~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux8~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux8~5_combout ))) ) ) ) # ( 
// !\reg0|Mux8~7_combout  & ( !\reg0|Mux8~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux8~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux8~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux8~5_combout ),
	.datad(!\reg0|Mux8~6_combout ),
	.datae(!\reg0|Mux8~7_combout ),
	.dataf(!\reg0|Mux8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~9 .extended_lut = "off";
defparam \reg0|Mux8~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux8~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux8~10 (
// Equation(s):
// \reg0|Mux8~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux8~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux8~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux8~4_combout ),
	.datac(!\reg0|Mux8~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux8~10 .extended_lut = "off";
defparam \reg0|Mux8~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux8~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~93 (
// Equation(s):
// \ALU0|Add0~93_sumout  = SUM(( \reg0|Mux8~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux40~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~90  ))
// \ALU0|Add0~94  = CARRY(( \reg0|Mux8~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux40~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~90  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux8~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux40~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~93_sumout ),
	.cout(\ALU0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~93 .extended_lut = "off";
defparam \ALU0|Add0~93 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[23]~37 (
// Equation(s):
// \wCregdata[23]~37_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux8~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux40~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux40~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux8~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux40~10_combout ),
	.datad(!\reg0|Mux8~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[23]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[23]~37 .extended_lut = "off";
defparam \wCregdata[23]~37 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[23]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[23]~38 (
// Equation(s):
// \wCregdata[23]~38_combout  = ( \ALU0|Add0~93_sumout  & ( \wCregdata[23]~37_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) ) ) ) # ( !\ALU0|Add0~93_sumout  & ( \wCregdata[23]~37_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) ) ) ) # ( \ALU0|Add0~93_sumout  & ( !\wCregdata[23]~37_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( !\ALU0|Add0~93_sumout  & ( !\wCregdata[23]~37_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datae(!\ALU0|Add0~93_sumout ),
	.dataf(!\wCregdata[23]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[23]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[23]~38 .extended_lut = "off";
defparam \wCregdata[23]~38 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[23]~38 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][23] (
	.clk(\clock~input_o ),
	.d(\wCregdata[23]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][23] .is_wysiwyg = "true";
defparam \reg0|registers[16][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~0 (
// Equation(s):
// \reg0|Mux40~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][23]~q  ) ) )

	.dataa(!\reg0|registers[16][23]~q ),
	.datab(!\reg0|registers[20][23]~q ),
	.datac(!\reg0|registers[24][23]~q ),
	.datad(!\reg0|registers[28][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~0 .extended_lut = "off";
defparam \reg0|Mux40~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~1 (
// Equation(s):
// \reg0|Mux40~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][23]~q  ) ) )

	.dataa(!\reg0|registers[18][23]~q ),
	.datab(!\reg0|registers[22][23]~q ),
	.datac(!\reg0|registers[26][23]~q ),
	.datad(!\reg0|registers[30][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~1 .extended_lut = "off";
defparam \reg0|Mux40~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~2 (
// Equation(s):
// \reg0|Mux40~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][23]~q  ) ) )

	.dataa(!\reg0|registers[17][23]~q ),
	.datab(!\reg0|registers[21][23]~q ),
	.datac(!\reg0|registers[25][23]~q ),
	.datad(!\reg0|registers[29][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~2 .extended_lut = "off";
defparam \reg0|Mux40~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~3 (
// Equation(s):
// \reg0|Mux40~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][23]~q  ) ) )

	.dataa(!\reg0|registers[19][23]~q ),
	.datab(!\reg0|registers[23][23]~q ),
	.datac(!\reg0|registers[27][23]~q ),
	.datad(!\reg0|registers[31][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~3 .extended_lut = "off";
defparam \reg0|Mux40~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~4 (
// Equation(s):
// \reg0|Mux40~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux40~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux40~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux40~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux40~0_combout  ) ) )

	.dataa(!\reg0|Mux40~0_combout ),
	.datab(!\reg0|Mux40~1_combout ),
	.datac(!\reg0|Mux40~2_combout ),
	.datad(!\reg0|Mux40~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~4 .extended_lut = "off";
defparam \reg0|Mux40~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~5 (
// Equation(s):
// \reg0|Mux40~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][23]~q  ) ) )

	.dataa(!\reg0|registers[4][23]~q ),
	.datab(!\reg0|registers[6][23]~q ),
	.datac(!\reg0|registers[5][23]~q ),
	.datad(!\reg0|registers[7][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~5 .extended_lut = "off";
defparam \reg0|Mux40~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~6 (
// Equation(s):
// \reg0|Mux40~6_combout  = ( \reg0|registers[3][23]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][23]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][23]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][23]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][23]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][23]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][23]~q ),
	.datad(!\reg0|registers[2][23]~q ),
	.datae(!\reg0|registers[3][23]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~6 .extended_lut = "off";
defparam \reg0|Mux40~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux40~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~7 (
// Equation(s):
// \reg0|Mux40~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][23]~q  ) ) )

	.dataa(!\reg0|registers[8][23]~q ),
	.datab(!\reg0|registers[10][23]~q ),
	.datac(!\reg0|registers[9][23]~q ),
	.datad(!\reg0|registers[11][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~7 .extended_lut = "off";
defparam \reg0|Mux40~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~8 (
// Equation(s):
// \reg0|Mux40~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][23]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][23]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][23]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][23]~q  ) ) )

	.dataa(!\reg0|registers[12][23]~q ),
	.datab(!\reg0|registers[14][23]~q ),
	.datac(!\reg0|registers[13][23]~q ),
	.datad(!\reg0|registers[15][23]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~8 .extended_lut = "off";
defparam \reg0|Mux40~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux40~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~9 (
// Equation(s):
// \reg0|Mux40~9_combout  = ( \reg0|Mux40~7_combout  & ( \reg0|Mux40~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux40~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux40~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux40~7_combout  & ( \reg0|Mux40~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux40~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux40~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux40~7_combout  & ( !\reg0|Mux40~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux40~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux40~5_combout ))) ) ) ) # ( 
// !\reg0|Mux40~7_combout  & ( !\reg0|Mux40~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux40~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux40~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux40~5_combout ),
	.datad(!\reg0|Mux40~6_combout ),
	.datae(!\reg0|Mux40~7_combout ),
	.dataf(!\reg0|Mux40~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~9 .extended_lut = "off";
defparam \reg0|Mux40~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux40~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux40~10 (
// Equation(s):
// \reg0|Mux40~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux40~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux40~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux40~4_combout ),
	.datac(!\reg0|Mux40~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux40~10 .extended_lut = "off";
defparam \reg0|Mux40~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux40~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux39~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

dffeas \reg0|registers[20][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][24] .is_wysiwyg = "true";
defparam \reg0|registers[20][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][24] .is_wysiwyg = "true";
defparam \reg0|registers[24][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][24] .is_wysiwyg = "true";
defparam \reg0|registers[28][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~0 (
// Equation(s):
// \reg0|Mux7~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][24]~q  ) ) )

	.dataa(!\reg0|registers[16][24]~q ),
	.datab(!\reg0|registers[20][24]~q ),
	.datac(!\reg0|registers[24][24]~q ),
	.datad(!\reg0|registers[28][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~0 .extended_lut = "off";
defparam \reg0|Mux7~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][24] .is_wysiwyg = "true";
defparam \reg0|registers[17][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][24] .is_wysiwyg = "true";
defparam \reg0|registers[21][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][24] .is_wysiwyg = "true";
defparam \reg0|registers[25][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][24] .is_wysiwyg = "true";
defparam \reg0|registers[29][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~1 (
// Equation(s):
// \reg0|Mux7~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][24]~q  ) ) )

	.dataa(!\reg0|registers[17][24]~q ),
	.datab(!\reg0|registers[21][24]~q ),
	.datac(!\reg0|registers[25][24]~q ),
	.datad(!\reg0|registers[29][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~1 .extended_lut = "off";
defparam \reg0|Mux7~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][24] .is_wysiwyg = "true";
defparam \reg0|registers[18][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][24] .is_wysiwyg = "true";
defparam \reg0|registers[22][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][24] .is_wysiwyg = "true";
defparam \reg0|registers[26][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][24] .is_wysiwyg = "true";
defparam \reg0|registers[30][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~2 (
// Equation(s):
// \reg0|Mux7~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][24]~q  ) ) )

	.dataa(!\reg0|registers[18][24]~q ),
	.datab(!\reg0|registers[22][24]~q ),
	.datac(!\reg0|registers[26][24]~q ),
	.datad(!\reg0|registers[30][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~2 .extended_lut = "off";
defparam \reg0|Mux7~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][24] .is_wysiwyg = "true";
defparam \reg0|registers[19][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][24] .is_wysiwyg = "true";
defparam \reg0|registers[23][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][24] .is_wysiwyg = "true";
defparam \reg0|registers[27][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][24] .is_wysiwyg = "true";
defparam \reg0|registers[31][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~3 (
// Equation(s):
// \reg0|Mux7~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][24]~q  ) ) )

	.dataa(!\reg0|registers[19][24]~q ),
	.datab(!\reg0|registers[23][24]~q ),
	.datac(!\reg0|registers[27][24]~q ),
	.datad(!\reg0|registers[31][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~3 .extended_lut = "off";
defparam \reg0|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~4 (
// Equation(s):
// \reg0|Mux7~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux7~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux7~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux7~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux7~0_combout  ) ) )

	.dataa(!\reg0|Mux7~0_combout ),
	.datab(!\reg0|Mux7~1_combout ),
	.datac(!\reg0|Mux7~2_combout ),
	.datad(!\reg0|Mux7~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~4 .extended_lut = "off";
defparam \reg0|Mux7~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][24] .is_wysiwyg = "true";
defparam \reg0|registers[4][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][24] .is_wysiwyg = "true";
defparam \reg0|registers[5][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][24] .is_wysiwyg = "true";
defparam \reg0|registers[6][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][24] .is_wysiwyg = "true";
defparam \reg0|registers[7][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~5 (
// Equation(s):
// \reg0|Mux7~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][24]~q  ) ) )

	.dataa(!\reg0|registers[4][24]~q ),
	.datab(!\reg0|registers[5][24]~q ),
	.datac(!\reg0|registers[6][24]~q ),
	.datad(!\reg0|registers[7][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~5 .extended_lut = "off";
defparam \reg0|Mux7~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][24] .is_wysiwyg = "true";
defparam \reg0|registers[1][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][24] .is_wysiwyg = "true";
defparam \reg0|registers[2][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][24] .is_wysiwyg = "true";
defparam \reg0|registers[3][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~6 (
// Equation(s):
// \reg0|Mux7~6_combout  = ( \reg0|registers[3][24]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][24]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][24]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][24]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][24]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][24]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][24]~q ),
	.datad(!\reg0|registers[2][24]~q ),
	.datae(!\reg0|registers[3][24]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~6 .extended_lut = "off";
defparam \reg0|Mux7~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux7~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][24] .is_wysiwyg = "true";
defparam \reg0|registers[8][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][24] .is_wysiwyg = "true";
defparam \reg0|registers[9][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][24] .is_wysiwyg = "true";
defparam \reg0|registers[10][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][24] .is_wysiwyg = "true";
defparam \reg0|registers[11][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~7 (
// Equation(s):
// \reg0|Mux7~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][24]~q  ) ) )

	.dataa(!\reg0|registers[8][24]~q ),
	.datab(!\reg0|registers[9][24]~q ),
	.datac(!\reg0|registers[10][24]~q ),
	.datad(!\reg0|registers[11][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~7 .extended_lut = "off";
defparam \reg0|Mux7~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][24] .is_wysiwyg = "true";
defparam \reg0|registers[12][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][24] .is_wysiwyg = "true";
defparam \reg0|registers[13][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][24] .is_wysiwyg = "true";
defparam \reg0|registers[14][24] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][24] .is_wysiwyg = "true";
defparam \reg0|registers[15][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~8 (
// Equation(s):
// \reg0|Mux7~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][24]~q  ) ) )

	.dataa(!\reg0|registers[12][24]~q ),
	.datab(!\reg0|registers[13][24]~q ),
	.datac(!\reg0|registers[14][24]~q ),
	.datad(!\reg0|registers[15][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~8 .extended_lut = "off";
defparam \reg0|Mux7~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux7~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~9 (
// Equation(s):
// \reg0|Mux7~9_combout  = ( \reg0|Mux7~7_combout  & ( \reg0|Mux7~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux7~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux7~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux7~7_combout  & ( \reg0|Mux7~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux7~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux7~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux7~7_combout  & ( !\reg0|Mux7~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux7~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux7~5_combout ))) ) ) ) # ( 
// !\reg0|Mux7~7_combout  & ( !\reg0|Mux7~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux7~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux7~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux7~5_combout ),
	.datad(!\reg0|Mux7~6_combout ),
	.datae(!\reg0|Mux7~7_combout ),
	.dataf(!\reg0|Mux7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~9 .extended_lut = "off";
defparam \reg0|Mux7~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux7~10 (
// Equation(s):
// \reg0|Mux7~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux7~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux7~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux7~4_combout ),
	.datac(!\reg0|Mux7~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux7~10 .extended_lut = "off";
defparam \reg0|Mux7~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux7~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~97 (
// Equation(s):
// \ALU0|Add0~97_sumout  = SUM(( \reg0|Mux7~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux39~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~94  ))
// \ALU0|Add0~98  = CARRY(( \reg0|Mux7~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux39~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~94  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux7~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux39~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~97_sumout ),
	.cout(\ALU0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~97 .extended_lut = "off";
defparam \ALU0|Add0~97 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[24]~39 (
// Equation(s):
// \wCregdata[24]~39_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux7~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux39~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux39~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux7~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux39~10_combout ),
	.datad(!\reg0|Mux7~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[24]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[24]~39 .extended_lut = "off";
defparam \wCregdata[24]~39 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[24]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[24]~40 (
// Equation(s):
// \wCregdata[24]~40_combout  = ( \ALU0|Add0~97_sumout  & ( \wCregdata[24]~39_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) ) ) ) # ( !\ALU0|Add0~97_sumout  & ( \wCregdata[24]~39_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) ) ) ) # ( \ALU0|Add0~97_sumout  & ( !\wCregdata[24]~39_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) ) ) ) # ( !\ALU0|Add0~97_sumout  & ( !\wCregdata[24]~39_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [24]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datae(!\ALU0|Add0~97_sumout ),
	.dataf(!\wCregdata[24]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[24]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[24]~40 .extended_lut = "off";
defparam \wCregdata[24]~40 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[24]~40 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][24] (
	.clk(\clock~input_o ),
	.d(\wCregdata[24]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][24] .is_wysiwyg = "true";
defparam \reg0|registers[16][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~0 (
// Equation(s):
// \reg0|Mux39~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][24]~q  ) ) )

	.dataa(!\reg0|registers[16][24]~q ),
	.datab(!\reg0|registers[20][24]~q ),
	.datac(!\reg0|registers[24][24]~q ),
	.datad(!\reg0|registers[28][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~0 .extended_lut = "off";
defparam \reg0|Mux39~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~1 (
// Equation(s):
// \reg0|Mux39~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][24]~q  ) ) )

	.dataa(!\reg0|registers[18][24]~q ),
	.datab(!\reg0|registers[22][24]~q ),
	.datac(!\reg0|registers[26][24]~q ),
	.datad(!\reg0|registers[30][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~1 .extended_lut = "off";
defparam \reg0|Mux39~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~2 (
// Equation(s):
// \reg0|Mux39~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][24]~q  ) ) )

	.dataa(!\reg0|registers[17][24]~q ),
	.datab(!\reg0|registers[21][24]~q ),
	.datac(!\reg0|registers[25][24]~q ),
	.datad(!\reg0|registers[29][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~2 .extended_lut = "off";
defparam \reg0|Mux39~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~3 (
// Equation(s):
// \reg0|Mux39~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][24]~q  ) ) )

	.dataa(!\reg0|registers[19][24]~q ),
	.datab(!\reg0|registers[23][24]~q ),
	.datac(!\reg0|registers[27][24]~q ),
	.datad(!\reg0|registers[31][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~3 .extended_lut = "off";
defparam \reg0|Mux39~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~4 (
// Equation(s):
// \reg0|Mux39~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux39~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux39~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux39~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux39~0_combout  ) ) )

	.dataa(!\reg0|Mux39~0_combout ),
	.datab(!\reg0|Mux39~1_combout ),
	.datac(!\reg0|Mux39~2_combout ),
	.datad(!\reg0|Mux39~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~4 .extended_lut = "off";
defparam \reg0|Mux39~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~5 (
// Equation(s):
// \reg0|Mux39~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][24]~q  ) ) )

	.dataa(!\reg0|registers[4][24]~q ),
	.datab(!\reg0|registers[6][24]~q ),
	.datac(!\reg0|registers[5][24]~q ),
	.datad(!\reg0|registers[7][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~5 .extended_lut = "off";
defparam \reg0|Mux39~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~6 (
// Equation(s):
// \reg0|Mux39~6_combout  = ( \reg0|registers[3][24]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][24]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][24]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][24]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][24]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][24]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][24]~q ),
	.datad(!\reg0|registers[2][24]~q ),
	.datae(!\reg0|registers[3][24]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~6 .extended_lut = "off";
defparam \reg0|Mux39~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux39~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~7 (
// Equation(s):
// \reg0|Mux39~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][24]~q  ) ) )

	.dataa(!\reg0|registers[8][24]~q ),
	.datab(!\reg0|registers[10][24]~q ),
	.datac(!\reg0|registers[9][24]~q ),
	.datad(!\reg0|registers[11][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~7 .extended_lut = "off";
defparam \reg0|Mux39~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~8 (
// Equation(s):
// \reg0|Mux39~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][24]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][24]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][24]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][24]~q  ) ) )

	.dataa(!\reg0|registers[12][24]~q ),
	.datab(!\reg0|registers[14][24]~q ),
	.datac(!\reg0|registers[13][24]~q ),
	.datad(!\reg0|registers[15][24]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~8 .extended_lut = "off";
defparam \reg0|Mux39~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux39~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~9 (
// Equation(s):
// \reg0|Mux39~9_combout  = ( \reg0|Mux39~7_combout  & ( \reg0|Mux39~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux39~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux39~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux39~7_combout  & ( \reg0|Mux39~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux39~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux39~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux39~7_combout  & ( !\reg0|Mux39~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux39~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux39~5_combout ))) ) ) ) # ( 
// !\reg0|Mux39~7_combout  & ( !\reg0|Mux39~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux39~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux39~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux39~5_combout ),
	.datad(!\reg0|Mux39~6_combout ),
	.datae(!\reg0|Mux39~7_combout ),
	.dataf(!\reg0|Mux39~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~9 .extended_lut = "off";
defparam \reg0|Mux39~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux39~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux39~10 (
// Equation(s):
// \reg0|Mux39~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux39~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux39~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux39~4_combout ),
	.datac(!\reg0|Mux39~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux39~10 .extended_lut = "off";
defparam \reg0|Mux39~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux39~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux38~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

dffeas \reg0|registers[20][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][25] .is_wysiwyg = "true";
defparam \reg0|registers[20][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][25] .is_wysiwyg = "true";
defparam \reg0|registers[24][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][25] .is_wysiwyg = "true";
defparam \reg0|registers[28][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~0 (
// Equation(s):
// \reg0|Mux6~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][25]~q  ) ) )

	.dataa(!\reg0|registers[16][25]~q ),
	.datab(!\reg0|registers[20][25]~q ),
	.datac(!\reg0|registers[24][25]~q ),
	.datad(!\reg0|registers[28][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~0 .extended_lut = "off";
defparam \reg0|Mux6~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][25] .is_wysiwyg = "true";
defparam \reg0|registers[17][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][25] .is_wysiwyg = "true";
defparam \reg0|registers[21][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][25] .is_wysiwyg = "true";
defparam \reg0|registers[25][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][25] .is_wysiwyg = "true";
defparam \reg0|registers[29][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~1 (
// Equation(s):
// \reg0|Mux6~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][25]~q  ) ) )

	.dataa(!\reg0|registers[17][25]~q ),
	.datab(!\reg0|registers[21][25]~q ),
	.datac(!\reg0|registers[25][25]~q ),
	.datad(!\reg0|registers[29][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~1 .extended_lut = "off";
defparam \reg0|Mux6~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][25] .is_wysiwyg = "true";
defparam \reg0|registers[18][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][25] .is_wysiwyg = "true";
defparam \reg0|registers[22][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][25] .is_wysiwyg = "true";
defparam \reg0|registers[26][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][25] .is_wysiwyg = "true";
defparam \reg0|registers[30][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~2 (
// Equation(s):
// \reg0|Mux6~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][25]~q  ) ) )

	.dataa(!\reg0|registers[18][25]~q ),
	.datab(!\reg0|registers[22][25]~q ),
	.datac(!\reg0|registers[26][25]~q ),
	.datad(!\reg0|registers[30][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~2 .extended_lut = "off";
defparam \reg0|Mux6~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][25] .is_wysiwyg = "true";
defparam \reg0|registers[19][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][25] .is_wysiwyg = "true";
defparam \reg0|registers[23][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][25] .is_wysiwyg = "true";
defparam \reg0|registers[27][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][25] .is_wysiwyg = "true";
defparam \reg0|registers[31][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~3 (
// Equation(s):
// \reg0|Mux6~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][25]~q  ) ) )

	.dataa(!\reg0|registers[19][25]~q ),
	.datab(!\reg0|registers[23][25]~q ),
	.datac(!\reg0|registers[27][25]~q ),
	.datad(!\reg0|registers[31][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~3 .extended_lut = "off";
defparam \reg0|Mux6~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~4 (
// Equation(s):
// \reg0|Mux6~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux6~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux6~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux6~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux6~0_combout  ) ) )

	.dataa(!\reg0|Mux6~0_combout ),
	.datab(!\reg0|Mux6~1_combout ),
	.datac(!\reg0|Mux6~2_combout ),
	.datad(!\reg0|Mux6~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~4 .extended_lut = "off";
defparam \reg0|Mux6~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][25] .is_wysiwyg = "true";
defparam \reg0|registers[4][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][25] .is_wysiwyg = "true";
defparam \reg0|registers[5][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][25] .is_wysiwyg = "true";
defparam \reg0|registers[6][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][25] .is_wysiwyg = "true";
defparam \reg0|registers[7][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~5 (
// Equation(s):
// \reg0|Mux6~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][25]~q  ) ) )

	.dataa(!\reg0|registers[4][25]~q ),
	.datab(!\reg0|registers[5][25]~q ),
	.datac(!\reg0|registers[6][25]~q ),
	.datad(!\reg0|registers[7][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~5 .extended_lut = "off";
defparam \reg0|Mux6~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][25] .is_wysiwyg = "true";
defparam \reg0|registers[1][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][25] .is_wysiwyg = "true";
defparam \reg0|registers[2][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][25] .is_wysiwyg = "true";
defparam \reg0|registers[3][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~6 (
// Equation(s):
// \reg0|Mux6~6_combout  = ( \reg0|registers[3][25]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][25]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][25]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][25]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][25]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][25]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][25]~q ),
	.datad(!\reg0|registers[2][25]~q ),
	.datae(!\reg0|registers[3][25]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~6 .extended_lut = "off";
defparam \reg0|Mux6~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux6~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][25] .is_wysiwyg = "true";
defparam \reg0|registers[8][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][25] .is_wysiwyg = "true";
defparam \reg0|registers[9][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][25] .is_wysiwyg = "true";
defparam \reg0|registers[10][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][25] .is_wysiwyg = "true";
defparam \reg0|registers[11][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~7 (
// Equation(s):
// \reg0|Mux6~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][25]~q  ) ) )

	.dataa(!\reg0|registers[8][25]~q ),
	.datab(!\reg0|registers[9][25]~q ),
	.datac(!\reg0|registers[10][25]~q ),
	.datad(!\reg0|registers[11][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~7 .extended_lut = "off";
defparam \reg0|Mux6~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][25] .is_wysiwyg = "true";
defparam \reg0|registers[12][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][25] .is_wysiwyg = "true";
defparam \reg0|registers[13][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][25] .is_wysiwyg = "true";
defparam \reg0|registers[14][25] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][25] .is_wysiwyg = "true";
defparam \reg0|registers[15][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~8 (
// Equation(s):
// \reg0|Mux6~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][25]~q  ) ) )

	.dataa(!\reg0|registers[12][25]~q ),
	.datab(!\reg0|registers[13][25]~q ),
	.datac(!\reg0|registers[14][25]~q ),
	.datad(!\reg0|registers[15][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~8 .extended_lut = "off";
defparam \reg0|Mux6~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux6~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~9 (
// Equation(s):
// \reg0|Mux6~9_combout  = ( \reg0|Mux6~7_combout  & ( \reg0|Mux6~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux6~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux6~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux6~7_combout  & ( \reg0|Mux6~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux6~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux6~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux6~7_combout  & ( !\reg0|Mux6~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux6~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux6~5_combout ))) ) ) ) # ( 
// !\reg0|Mux6~7_combout  & ( !\reg0|Mux6~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux6~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux6~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux6~5_combout ),
	.datad(!\reg0|Mux6~6_combout ),
	.datae(!\reg0|Mux6~7_combout ),
	.dataf(!\reg0|Mux6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~9 .extended_lut = "off";
defparam \reg0|Mux6~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux6~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux6~10 (
// Equation(s):
// \reg0|Mux6~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux6~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux6~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux6~4_combout ),
	.datac(!\reg0|Mux6~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux6~10 .extended_lut = "off";
defparam \reg0|Mux6~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux6~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~101 (
// Equation(s):
// \ALU0|Add0~101_sumout  = SUM(( \reg0|Mux6~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux38~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~98  ))
// \ALU0|Add0~102  = CARRY(( \reg0|Mux6~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux38~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~98  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux6~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux38~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~101_sumout ),
	.cout(\ALU0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~101 .extended_lut = "off";
defparam \ALU0|Add0~101 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[25]~41 (
// Equation(s):
// \wCregdata[25]~41_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux6~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux38~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux38~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux6~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux38~10_combout ),
	.datad(!\reg0|Mux6~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[25]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[25]~41 .extended_lut = "off";
defparam \wCregdata[25]~41 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[25]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[25]~42 (
// Equation(s):
// \wCregdata[25]~42_combout  = ( \ALU0|Add0~101_sumout  & ( \wCregdata[25]~41_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [25])))) ) ) ) # ( !\ALU0|Add0~101_sumout  & ( \wCregdata[25]~41_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [25])))) ) ) ) # ( \ALU0|Add0~101_sumout  & ( !\wCregdata[25]~41_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [25]))) ) ) ) # ( !\ALU0|Add0~101_sumout  & ( !\wCregdata[25]~41_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [25]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datae(!\ALU0|Add0~101_sumout ),
	.dataf(!\wCregdata[25]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[25]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[25]~42 .extended_lut = "off";
defparam \wCregdata[25]~42 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[25]~42 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][25] (
	.clk(\clock~input_o ),
	.d(\wCregdata[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][25] .is_wysiwyg = "true";
defparam \reg0|registers[16][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~0 (
// Equation(s):
// \reg0|Mux38~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][25]~q  ) ) )

	.dataa(!\reg0|registers[16][25]~q ),
	.datab(!\reg0|registers[20][25]~q ),
	.datac(!\reg0|registers[24][25]~q ),
	.datad(!\reg0|registers[28][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~0 .extended_lut = "off";
defparam \reg0|Mux38~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~1 (
// Equation(s):
// \reg0|Mux38~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][25]~q  ) ) )

	.dataa(!\reg0|registers[18][25]~q ),
	.datab(!\reg0|registers[22][25]~q ),
	.datac(!\reg0|registers[26][25]~q ),
	.datad(!\reg0|registers[30][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~1 .extended_lut = "off";
defparam \reg0|Mux38~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~2 (
// Equation(s):
// \reg0|Mux38~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][25]~q  ) ) )

	.dataa(!\reg0|registers[17][25]~q ),
	.datab(!\reg0|registers[21][25]~q ),
	.datac(!\reg0|registers[25][25]~q ),
	.datad(!\reg0|registers[29][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~2 .extended_lut = "off";
defparam \reg0|Mux38~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~3 (
// Equation(s):
// \reg0|Mux38~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][25]~q  ) ) )

	.dataa(!\reg0|registers[19][25]~q ),
	.datab(!\reg0|registers[23][25]~q ),
	.datac(!\reg0|registers[27][25]~q ),
	.datad(!\reg0|registers[31][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~3 .extended_lut = "off";
defparam \reg0|Mux38~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~4 (
// Equation(s):
// \reg0|Mux38~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux38~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux38~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux38~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux38~0_combout  ) ) )

	.dataa(!\reg0|Mux38~0_combout ),
	.datab(!\reg0|Mux38~1_combout ),
	.datac(!\reg0|Mux38~2_combout ),
	.datad(!\reg0|Mux38~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~4 .extended_lut = "off";
defparam \reg0|Mux38~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~5 (
// Equation(s):
// \reg0|Mux38~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][25]~q  ) ) )

	.dataa(!\reg0|registers[4][25]~q ),
	.datab(!\reg0|registers[6][25]~q ),
	.datac(!\reg0|registers[5][25]~q ),
	.datad(!\reg0|registers[7][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~5 .extended_lut = "off";
defparam \reg0|Mux38~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~6 (
// Equation(s):
// \reg0|Mux38~6_combout  = ( \reg0|registers[3][25]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][25]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][25]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][25]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][25]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][25]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][25]~q ),
	.datad(!\reg0|registers[2][25]~q ),
	.datae(!\reg0|registers[3][25]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~6 .extended_lut = "off";
defparam \reg0|Mux38~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux38~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~7 (
// Equation(s):
// \reg0|Mux38~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][25]~q  ) ) )

	.dataa(!\reg0|registers[8][25]~q ),
	.datab(!\reg0|registers[10][25]~q ),
	.datac(!\reg0|registers[9][25]~q ),
	.datad(!\reg0|registers[11][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~7 .extended_lut = "off";
defparam \reg0|Mux38~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~8 (
// Equation(s):
// \reg0|Mux38~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][25]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][25]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][25]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][25]~q  ) ) )

	.dataa(!\reg0|registers[12][25]~q ),
	.datab(!\reg0|registers[14][25]~q ),
	.datac(!\reg0|registers[13][25]~q ),
	.datad(!\reg0|registers[15][25]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~8 .extended_lut = "off";
defparam \reg0|Mux38~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux38~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~9 (
// Equation(s):
// \reg0|Mux38~9_combout  = ( \reg0|Mux38~7_combout  & ( \reg0|Mux38~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux38~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux38~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux38~7_combout  & ( \reg0|Mux38~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux38~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux38~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux38~7_combout  & ( !\reg0|Mux38~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux38~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux38~5_combout ))) ) ) ) # ( 
// !\reg0|Mux38~7_combout  & ( !\reg0|Mux38~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux38~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux38~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux38~5_combout ),
	.datad(!\reg0|Mux38~6_combout ),
	.datae(!\reg0|Mux38~7_combout ),
	.dataf(!\reg0|Mux38~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~9 .extended_lut = "off";
defparam \reg0|Mux38~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux38~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux38~10 (
// Equation(s):
// \reg0|Mux38~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux38~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux38~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux38~4_combout ),
	.datac(!\reg0|Mux38~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux38~10 .extended_lut = "off";
defparam \reg0|Mux38~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux38~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux37~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][26] .is_wysiwyg = "true";
defparam \reg0|registers[20][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][26] .is_wysiwyg = "true";
defparam \reg0|registers[24][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][26] .is_wysiwyg = "true";
defparam \reg0|registers[28][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~0 (
// Equation(s):
// \reg0|Mux5~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][26]~q  ) ) )

	.dataa(!\reg0|registers[16][26]~q ),
	.datab(!\reg0|registers[20][26]~q ),
	.datac(!\reg0|registers[24][26]~q ),
	.datad(!\reg0|registers[28][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~0 .extended_lut = "off";
defparam \reg0|Mux5~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][26] .is_wysiwyg = "true";
defparam \reg0|registers[17][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][26] .is_wysiwyg = "true";
defparam \reg0|registers[21][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][26] .is_wysiwyg = "true";
defparam \reg0|registers[25][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][26] .is_wysiwyg = "true";
defparam \reg0|registers[29][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~1 (
// Equation(s):
// \reg0|Mux5~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][26]~q  ) ) )

	.dataa(!\reg0|registers[17][26]~q ),
	.datab(!\reg0|registers[21][26]~q ),
	.datac(!\reg0|registers[25][26]~q ),
	.datad(!\reg0|registers[29][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~1 .extended_lut = "off";
defparam \reg0|Mux5~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][26] .is_wysiwyg = "true";
defparam \reg0|registers[18][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][26] .is_wysiwyg = "true";
defparam \reg0|registers[22][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][26] .is_wysiwyg = "true";
defparam \reg0|registers[26][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][26] .is_wysiwyg = "true";
defparam \reg0|registers[30][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~2 (
// Equation(s):
// \reg0|Mux5~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][26]~q  ) ) )

	.dataa(!\reg0|registers[18][26]~q ),
	.datab(!\reg0|registers[22][26]~q ),
	.datac(!\reg0|registers[26][26]~q ),
	.datad(!\reg0|registers[30][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~2 .extended_lut = "off";
defparam \reg0|Mux5~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][26] .is_wysiwyg = "true";
defparam \reg0|registers[19][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][26] .is_wysiwyg = "true";
defparam \reg0|registers[23][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][26] .is_wysiwyg = "true";
defparam \reg0|registers[27][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][26] .is_wysiwyg = "true";
defparam \reg0|registers[31][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~3 (
// Equation(s):
// \reg0|Mux5~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][26]~q  ) ) )

	.dataa(!\reg0|registers[19][26]~q ),
	.datab(!\reg0|registers[23][26]~q ),
	.datac(!\reg0|registers[27][26]~q ),
	.datad(!\reg0|registers[31][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~3 .extended_lut = "off";
defparam \reg0|Mux5~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~4 (
// Equation(s):
// \reg0|Mux5~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux5~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux5~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux5~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux5~0_combout  ) ) )

	.dataa(!\reg0|Mux5~0_combout ),
	.datab(!\reg0|Mux5~1_combout ),
	.datac(!\reg0|Mux5~2_combout ),
	.datad(!\reg0|Mux5~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~4 .extended_lut = "off";
defparam \reg0|Mux5~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][26] .is_wysiwyg = "true";
defparam \reg0|registers[4][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][26] .is_wysiwyg = "true";
defparam \reg0|registers[5][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][26] .is_wysiwyg = "true";
defparam \reg0|registers[6][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][26] .is_wysiwyg = "true";
defparam \reg0|registers[7][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~5 (
// Equation(s):
// \reg0|Mux5~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][26]~q  ) ) )

	.dataa(!\reg0|registers[4][26]~q ),
	.datab(!\reg0|registers[5][26]~q ),
	.datac(!\reg0|registers[6][26]~q ),
	.datad(!\reg0|registers[7][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~5 .extended_lut = "off";
defparam \reg0|Mux5~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][26] .is_wysiwyg = "true";
defparam \reg0|registers[1][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][26] .is_wysiwyg = "true";
defparam \reg0|registers[2][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][26] .is_wysiwyg = "true";
defparam \reg0|registers[3][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~6 (
// Equation(s):
// \reg0|Mux5~6_combout  = ( \reg0|registers[3][26]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][26]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][26]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][26]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][26]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][26]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][26]~q ),
	.datad(!\reg0|registers[2][26]~q ),
	.datae(!\reg0|registers[3][26]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~6 .extended_lut = "off";
defparam \reg0|Mux5~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux5~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][26] .is_wysiwyg = "true";
defparam \reg0|registers[8][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][26] .is_wysiwyg = "true";
defparam \reg0|registers[9][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][26] .is_wysiwyg = "true";
defparam \reg0|registers[10][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][26] .is_wysiwyg = "true";
defparam \reg0|registers[11][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~7 (
// Equation(s):
// \reg0|Mux5~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][26]~q  ) ) )

	.dataa(!\reg0|registers[8][26]~q ),
	.datab(!\reg0|registers[9][26]~q ),
	.datac(!\reg0|registers[10][26]~q ),
	.datad(!\reg0|registers[11][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~7 .extended_lut = "off";
defparam \reg0|Mux5~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][26] .is_wysiwyg = "true";
defparam \reg0|registers[12][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][26] .is_wysiwyg = "true";
defparam \reg0|registers[13][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][26] .is_wysiwyg = "true";
defparam \reg0|registers[14][26] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][26] .is_wysiwyg = "true";
defparam \reg0|registers[15][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~8 (
// Equation(s):
// \reg0|Mux5~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][26]~q  ) ) )

	.dataa(!\reg0|registers[12][26]~q ),
	.datab(!\reg0|registers[13][26]~q ),
	.datac(!\reg0|registers[14][26]~q ),
	.datad(!\reg0|registers[15][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~8 .extended_lut = "off";
defparam \reg0|Mux5~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux5~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~9 (
// Equation(s):
// \reg0|Mux5~9_combout  = ( \reg0|Mux5~7_combout  & ( \reg0|Mux5~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux5~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux5~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux5~7_combout  & ( \reg0|Mux5~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux5~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux5~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux5~7_combout  & ( !\reg0|Mux5~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux5~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux5~5_combout ))) ) ) ) # ( 
// !\reg0|Mux5~7_combout  & ( !\reg0|Mux5~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux5~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux5~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux5~5_combout ),
	.datad(!\reg0|Mux5~6_combout ),
	.datae(!\reg0|Mux5~7_combout ),
	.dataf(!\reg0|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~9 .extended_lut = "off";
defparam \reg0|Mux5~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux5~10 (
// Equation(s):
// \reg0|Mux5~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux5~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux5~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux5~4_combout ),
	.datac(!\reg0|Mux5~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux5~10 .extended_lut = "off";
defparam \reg0|Mux5~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux5~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~105 (
// Equation(s):
// \ALU0|Add0~105_sumout  = SUM(( \reg0|Mux5~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux37~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~102  ))
// \ALU0|Add0~106  = CARRY(( \reg0|Mux5~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux37~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~102  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux5~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux37~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~105_sumout ),
	.cout(\ALU0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~105 .extended_lut = "off";
defparam \ALU0|Add0~105 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[26]~43 (
// Equation(s):
// \wCregdata[26]~43_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux5~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux37~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux37~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux5~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux37~10_combout ),
	.datad(!\reg0|Mux5~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[26]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[26]~43 .extended_lut = "off";
defparam \wCregdata[26]~43 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[26]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[26]~44 (
// Equation(s):
// \wCregdata[26]~44_combout  = ( \ALU0|Add0~105_sumout  & ( \wCregdata[26]~43_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [26])))) ) ) ) # ( !\ALU0|Add0~105_sumout  & ( \wCregdata[26]~43_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [26])))) ) ) ) # ( \ALU0|Add0~105_sumout  & ( !\wCregdata[26]~43_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [26]))) ) ) ) # ( !\ALU0|Add0~105_sumout  & ( !\wCregdata[26]~43_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [26]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datae(!\ALU0|Add0~105_sumout ),
	.dataf(!\wCregdata[26]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[26]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[26]~44 .extended_lut = "off";
defparam \wCregdata[26]~44 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[26]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][26] (
	.clk(\clock~input_o ),
	.d(\wCregdata[26]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][26] .is_wysiwyg = "true";
defparam \reg0|registers[16][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~0 (
// Equation(s):
// \reg0|Mux37~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][26]~q  ) ) )

	.dataa(!\reg0|registers[16][26]~q ),
	.datab(!\reg0|registers[20][26]~q ),
	.datac(!\reg0|registers[24][26]~q ),
	.datad(!\reg0|registers[28][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~0 .extended_lut = "off";
defparam \reg0|Mux37~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~1 (
// Equation(s):
// \reg0|Mux37~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][26]~q  ) ) )

	.dataa(!\reg0|registers[18][26]~q ),
	.datab(!\reg0|registers[22][26]~q ),
	.datac(!\reg0|registers[26][26]~q ),
	.datad(!\reg0|registers[30][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~1 .extended_lut = "off";
defparam \reg0|Mux37~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~2 (
// Equation(s):
// \reg0|Mux37~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][26]~q  ) ) )

	.dataa(!\reg0|registers[17][26]~q ),
	.datab(!\reg0|registers[21][26]~q ),
	.datac(!\reg0|registers[25][26]~q ),
	.datad(!\reg0|registers[29][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~2 .extended_lut = "off";
defparam \reg0|Mux37~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~3 (
// Equation(s):
// \reg0|Mux37~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][26]~q  ) ) )

	.dataa(!\reg0|registers[19][26]~q ),
	.datab(!\reg0|registers[23][26]~q ),
	.datac(!\reg0|registers[27][26]~q ),
	.datad(!\reg0|registers[31][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~3 .extended_lut = "off";
defparam \reg0|Mux37~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~4 (
// Equation(s):
// \reg0|Mux37~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux37~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux37~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux37~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux37~0_combout  ) ) )

	.dataa(!\reg0|Mux37~0_combout ),
	.datab(!\reg0|Mux37~1_combout ),
	.datac(!\reg0|Mux37~2_combout ),
	.datad(!\reg0|Mux37~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~4 .extended_lut = "off";
defparam \reg0|Mux37~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~5 (
// Equation(s):
// \reg0|Mux37~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][26]~q  ) ) )

	.dataa(!\reg0|registers[4][26]~q ),
	.datab(!\reg0|registers[6][26]~q ),
	.datac(!\reg0|registers[5][26]~q ),
	.datad(!\reg0|registers[7][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~5 .extended_lut = "off";
defparam \reg0|Mux37~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~6 (
// Equation(s):
// \reg0|Mux37~6_combout  = ( \reg0|registers[3][26]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][26]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][26]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][26]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][26]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][26]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][26]~q ),
	.datad(!\reg0|registers[2][26]~q ),
	.datae(!\reg0|registers[3][26]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~6 .extended_lut = "off";
defparam \reg0|Mux37~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux37~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~7 (
// Equation(s):
// \reg0|Mux37~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][26]~q  ) ) )

	.dataa(!\reg0|registers[8][26]~q ),
	.datab(!\reg0|registers[10][26]~q ),
	.datac(!\reg0|registers[9][26]~q ),
	.datad(!\reg0|registers[11][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~7 .extended_lut = "off";
defparam \reg0|Mux37~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~8 (
// Equation(s):
// \reg0|Mux37~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][26]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][26]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][26]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][26]~q  ) ) )

	.dataa(!\reg0|registers[12][26]~q ),
	.datab(!\reg0|registers[14][26]~q ),
	.datac(!\reg0|registers[13][26]~q ),
	.datad(!\reg0|registers[15][26]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~8 .extended_lut = "off";
defparam \reg0|Mux37~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux37~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~9 (
// Equation(s):
// \reg0|Mux37~9_combout  = ( \reg0|Mux37~7_combout  & ( \reg0|Mux37~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux37~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux37~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux37~7_combout  & ( \reg0|Mux37~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux37~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux37~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux37~7_combout  & ( !\reg0|Mux37~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux37~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux37~5_combout ))) ) ) ) # ( 
// !\reg0|Mux37~7_combout  & ( !\reg0|Mux37~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux37~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux37~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux37~5_combout ),
	.datad(!\reg0|Mux37~6_combout ),
	.datae(!\reg0|Mux37~7_combout ),
	.dataf(!\reg0|Mux37~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~9 .extended_lut = "off";
defparam \reg0|Mux37~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux37~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux37~10 (
// Equation(s):
// \reg0|Mux37~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux37~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux37~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux37~4_combout ),
	.datac(!\reg0|Mux37~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux37~10 .extended_lut = "off";
defparam \reg0|Mux37~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux37~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux36~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][27] .is_wysiwyg = "true";
defparam \reg0|registers[20][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][27] .is_wysiwyg = "true";
defparam \reg0|registers[24][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][27] .is_wysiwyg = "true";
defparam \reg0|registers[28][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~0 (
// Equation(s):
// \reg0|Mux4~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][27]~q  ) ) )

	.dataa(!\reg0|registers[16][27]~q ),
	.datab(!\reg0|registers[20][27]~q ),
	.datac(!\reg0|registers[24][27]~q ),
	.datad(!\reg0|registers[28][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~0 .extended_lut = "off";
defparam \reg0|Mux4~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][27] .is_wysiwyg = "true";
defparam \reg0|registers[17][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][27] .is_wysiwyg = "true";
defparam \reg0|registers[21][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][27] .is_wysiwyg = "true";
defparam \reg0|registers[25][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][27] .is_wysiwyg = "true";
defparam \reg0|registers[29][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~1 (
// Equation(s):
// \reg0|Mux4~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][27]~q  ) ) )

	.dataa(!\reg0|registers[17][27]~q ),
	.datab(!\reg0|registers[21][27]~q ),
	.datac(!\reg0|registers[25][27]~q ),
	.datad(!\reg0|registers[29][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~1 .extended_lut = "off";
defparam \reg0|Mux4~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][27] .is_wysiwyg = "true";
defparam \reg0|registers[18][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][27] .is_wysiwyg = "true";
defparam \reg0|registers[22][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][27] .is_wysiwyg = "true";
defparam \reg0|registers[26][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][27] .is_wysiwyg = "true";
defparam \reg0|registers[30][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~2 (
// Equation(s):
// \reg0|Mux4~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][27]~q  ) ) )

	.dataa(!\reg0|registers[18][27]~q ),
	.datab(!\reg0|registers[22][27]~q ),
	.datac(!\reg0|registers[26][27]~q ),
	.datad(!\reg0|registers[30][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~2 .extended_lut = "off";
defparam \reg0|Mux4~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][27] .is_wysiwyg = "true";
defparam \reg0|registers[19][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][27] .is_wysiwyg = "true";
defparam \reg0|registers[23][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][27] .is_wysiwyg = "true";
defparam \reg0|registers[27][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][27] .is_wysiwyg = "true";
defparam \reg0|registers[31][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~3 (
// Equation(s):
// \reg0|Mux4~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][27]~q  ) ) )

	.dataa(!\reg0|registers[19][27]~q ),
	.datab(!\reg0|registers[23][27]~q ),
	.datac(!\reg0|registers[27][27]~q ),
	.datad(!\reg0|registers[31][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~3 .extended_lut = "off";
defparam \reg0|Mux4~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~4 (
// Equation(s):
// \reg0|Mux4~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux4~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux4~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux4~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux4~0_combout  ) ) )

	.dataa(!\reg0|Mux4~0_combout ),
	.datab(!\reg0|Mux4~1_combout ),
	.datac(!\reg0|Mux4~2_combout ),
	.datad(!\reg0|Mux4~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~4 .extended_lut = "off";
defparam \reg0|Mux4~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][27] .is_wysiwyg = "true";
defparam \reg0|registers[4][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][27] .is_wysiwyg = "true";
defparam \reg0|registers[5][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][27] .is_wysiwyg = "true";
defparam \reg0|registers[6][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][27] .is_wysiwyg = "true";
defparam \reg0|registers[7][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~5 (
// Equation(s):
// \reg0|Mux4~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][27]~q  ) ) )

	.dataa(!\reg0|registers[4][27]~q ),
	.datab(!\reg0|registers[5][27]~q ),
	.datac(!\reg0|registers[6][27]~q ),
	.datad(!\reg0|registers[7][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~5 .extended_lut = "off";
defparam \reg0|Mux4~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][27] .is_wysiwyg = "true";
defparam \reg0|registers[1][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][27] .is_wysiwyg = "true";
defparam \reg0|registers[2][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][27] .is_wysiwyg = "true";
defparam \reg0|registers[3][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~6 (
// Equation(s):
// \reg0|Mux4~6_combout  = ( \reg0|registers[3][27]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][27]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][27]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][27]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][27]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][27]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][27]~q ),
	.datad(!\reg0|registers[2][27]~q ),
	.datae(!\reg0|registers[3][27]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~6 .extended_lut = "off";
defparam \reg0|Mux4~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux4~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][27] .is_wysiwyg = "true";
defparam \reg0|registers[8][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][27] .is_wysiwyg = "true";
defparam \reg0|registers[9][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][27] .is_wysiwyg = "true";
defparam \reg0|registers[10][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][27] .is_wysiwyg = "true";
defparam \reg0|registers[11][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~7 (
// Equation(s):
// \reg0|Mux4~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][27]~q  ) ) )

	.dataa(!\reg0|registers[8][27]~q ),
	.datab(!\reg0|registers[9][27]~q ),
	.datac(!\reg0|registers[10][27]~q ),
	.datad(!\reg0|registers[11][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~7 .extended_lut = "off";
defparam \reg0|Mux4~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][27] .is_wysiwyg = "true";
defparam \reg0|registers[12][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][27] .is_wysiwyg = "true";
defparam \reg0|registers[13][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][27] .is_wysiwyg = "true";
defparam \reg0|registers[14][27] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][27] .is_wysiwyg = "true";
defparam \reg0|registers[15][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~8 (
// Equation(s):
// \reg0|Mux4~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][27]~q  ) ) )

	.dataa(!\reg0|registers[12][27]~q ),
	.datab(!\reg0|registers[13][27]~q ),
	.datac(!\reg0|registers[14][27]~q ),
	.datad(!\reg0|registers[15][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~8 .extended_lut = "off";
defparam \reg0|Mux4~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux4~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~9 (
// Equation(s):
// \reg0|Mux4~9_combout  = ( \reg0|Mux4~7_combout  & ( \reg0|Mux4~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux4~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux4~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux4~7_combout  & ( \reg0|Mux4~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux4~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux4~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux4~7_combout  & ( !\reg0|Mux4~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux4~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux4~5_combout ))) ) ) ) # ( 
// !\reg0|Mux4~7_combout  & ( !\reg0|Mux4~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux4~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux4~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux4~5_combout ),
	.datad(!\reg0|Mux4~6_combout ),
	.datae(!\reg0|Mux4~7_combout ),
	.dataf(!\reg0|Mux4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~9 .extended_lut = "off";
defparam \reg0|Mux4~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux4~10 (
// Equation(s):
// \reg0|Mux4~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux4~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux4~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux4~4_combout ),
	.datac(!\reg0|Mux4~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux4~10 .extended_lut = "off";
defparam \reg0|Mux4~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux4~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~109 (
// Equation(s):
// \ALU0|Add0~109_sumout  = SUM(( \reg0|Mux4~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux36~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~106  ))
// \ALU0|Add0~110  = CARRY(( \reg0|Mux4~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux36~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~106  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux4~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux36~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~109_sumout ),
	.cout(\ALU0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~109 .extended_lut = "off";
defparam \ALU0|Add0~109 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[27]~45 (
// Equation(s):
// \wCregdata[27]~45_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux4~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux36~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux36~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux4~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux36~10_combout ),
	.datad(!\reg0|Mux4~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[27]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[27]~45 .extended_lut = "off";
defparam \wCregdata[27]~45 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[27]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[27]~46 (
// Equation(s):
// \wCregdata[27]~46_combout  = ( \ALU0|Add0~109_sumout  & ( \wCregdata[27]~45_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [27])))) ) ) ) # ( !\ALU0|Add0~109_sumout  & ( \wCregdata[27]~45_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [27])))) ) ) ) # ( \ALU0|Add0~109_sumout  & ( !\wCregdata[27]~45_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [27]))) ) ) ) # ( !\ALU0|Add0~109_sumout  & ( !\wCregdata[27]~45_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [27]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datae(!\ALU0|Add0~109_sumout ),
	.dataf(!\wCregdata[27]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[27]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[27]~46 .extended_lut = "off";
defparam \wCregdata[27]~46 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[27]~46 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][27] (
	.clk(\clock~input_o ),
	.d(\wCregdata[27]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][27] .is_wysiwyg = "true";
defparam \reg0|registers[16][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~0 (
// Equation(s):
// \reg0|Mux36~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][27]~q  ) ) )

	.dataa(!\reg0|registers[16][27]~q ),
	.datab(!\reg0|registers[20][27]~q ),
	.datac(!\reg0|registers[24][27]~q ),
	.datad(!\reg0|registers[28][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~0 .extended_lut = "off";
defparam \reg0|Mux36~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~1 (
// Equation(s):
// \reg0|Mux36~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][27]~q  ) ) )

	.dataa(!\reg0|registers[18][27]~q ),
	.datab(!\reg0|registers[22][27]~q ),
	.datac(!\reg0|registers[26][27]~q ),
	.datad(!\reg0|registers[30][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~1 .extended_lut = "off";
defparam \reg0|Mux36~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~2 (
// Equation(s):
// \reg0|Mux36~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][27]~q  ) ) )

	.dataa(!\reg0|registers[17][27]~q ),
	.datab(!\reg0|registers[21][27]~q ),
	.datac(!\reg0|registers[25][27]~q ),
	.datad(!\reg0|registers[29][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~2 .extended_lut = "off";
defparam \reg0|Mux36~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~3 (
// Equation(s):
// \reg0|Mux36~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][27]~q  ) ) )

	.dataa(!\reg0|registers[19][27]~q ),
	.datab(!\reg0|registers[23][27]~q ),
	.datac(!\reg0|registers[27][27]~q ),
	.datad(!\reg0|registers[31][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~3 .extended_lut = "off";
defparam \reg0|Mux36~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~4 (
// Equation(s):
// \reg0|Mux36~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux36~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux36~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux36~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux36~0_combout  ) ) )

	.dataa(!\reg0|Mux36~0_combout ),
	.datab(!\reg0|Mux36~1_combout ),
	.datac(!\reg0|Mux36~2_combout ),
	.datad(!\reg0|Mux36~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~4 .extended_lut = "off";
defparam \reg0|Mux36~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~5 (
// Equation(s):
// \reg0|Mux36~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][27]~q  ) ) )

	.dataa(!\reg0|registers[4][27]~q ),
	.datab(!\reg0|registers[6][27]~q ),
	.datac(!\reg0|registers[5][27]~q ),
	.datad(!\reg0|registers[7][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~5 .extended_lut = "off";
defparam \reg0|Mux36~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~6 (
// Equation(s):
// \reg0|Mux36~6_combout  = ( \reg0|registers[3][27]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][27]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][27]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][27]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][27]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][27]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][27]~q ),
	.datad(!\reg0|registers[2][27]~q ),
	.datae(!\reg0|registers[3][27]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~6 .extended_lut = "off";
defparam \reg0|Mux36~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux36~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~7 (
// Equation(s):
// \reg0|Mux36~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][27]~q  ) ) )

	.dataa(!\reg0|registers[8][27]~q ),
	.datab(!\reg0|registers[10][27]~q ),
	.datac(!\reg0|registers[9][27]~q ),
	.datad(!\reg0|registers[11][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~7 .extended_lut = "off";
defparam \reg0|Mux36~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~8 (
// Equation(s):
// \reg0|Mux36~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][27]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][27]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][27]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][27]~q  ) ) )

	.dataa(!\reg0|registers[12][27]~q ),
	.datab(!\reg0|registers[14][27]~q ),
	.datac(!\reg0|registers[13][27]~q ),
	.datad(!\reg0|registers[15][27]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~8 .extended_lut = "off";
defparam \reg0|Mux36~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux36~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~9 (
// Equation(s):
// \reg0|Mux36~9_combout  = ( \reg0|Mux36~7_combout  & ( \reg0|Mux36~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux36~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux36~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux36~7_combout  & ( \reg0|Mux36~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux36~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux36~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux36~7_combout  & ( !\reg0|Mux36~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux36~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux36~5_combout ))) ) ) ) # ( 
// !\reg0|Mux36~7_combout  & ( !\reg0|Mux36~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux36~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux36~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux36~5_combout ),
	.datad(!\reg0|Mux36~6_combout ),
	.datae(!\reg0|Mux36~7_combout ),
	.dataf(!\reg0|Mux36~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~9 .extended_lut = "off";
defparam \reg0|Mux36~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux36~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux36~10 (
// Equation(s):
// \reg0|Mux36~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux36~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux36~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux36~4_combout ),
	.datac(!\reg0|Mux36~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux36~10 .extended_lut = "off";
defparam \reg0|Mux36~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux36~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux35~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

dffeas \reg0|registers[20][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][28] .is_wysiwyg = "true";
defparam \reg0|registers[20][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][28] .is_wysiwyg = "true";
defparam \reg0|registers[24][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][28] .is_wysiwyg = "true";
defparam \reg0|registers[28][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~0 (
// Equation(s):
// \reg0|Mux3~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][28]~q  ) ) )

	.dataa(!\reg0|registers[16][28]~q ),
	.datab(!\reg0|registers[20][28]~q ),
	.datac(!\reg0|registers[24][28]~q ),
	.datad(!\reg0|registers[28][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~0 .extended_lut = "off";
defparam \reg0|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][28] .is_wysiwyg = "true";
defparam \reg0|registers[17][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][28] .is_wysiwyg = "true";
defparam \reg0|registers[21][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][28] .is_wysiwyg = "true";
defparam \reg0|registers[25][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][28] .is_wysiwyg = "true";
defparam \reg0|registers[29][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~1 (
// Equation(s):
// \reg0|Mux3~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][28]~q  ) ) )

	.dataa(!\reg0|registers[17][28]~q ),
	.datab(!\reg0|registers[21][28]~q ),
	.datac(!\reg0|registers[25][28]~q ),
	.datad(!\reg0|registers[29][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~1 .extended_lut = "off";
defparam \reg0|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][28] .is_wysiwyg = "true";
defparam \reg0|registers[18][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][28] .is_wysiwyg = "true";
defparam \reg0|registers[22][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][28] .is_wysiwyg = "true";
defparam \reg0|registers[26][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][28] .is_wysiwyg = "true";
defparam \reg0|registers[30][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~2 (
// Equation(s):
// \reg0|Mux3~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][28]~q  ) ) )

	.dataa(!\reg0|registers[18][28]~q ),
	.datab(!\reg0|registers[22][28]~q ),
	.datac(!\reg0|registers[26][28]~q ),
	.datad(!\reg0|registers[30][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~2 .extended_lut = "off";
defparam \reg0|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][28] .is_wysiwyg = "true";
defparam \reg0|registers[19][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][28] .is_wysiwyg = "true";
defparam \reg0|registers[23][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][28] .is_wysiwyg = "true";
defparam \reg0|registers[27][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][28] .is_wysiwyg = "true";
defparam \reg0|registers[31][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~3 (
// Equation(s):
// \reg0|Mux3~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][28]~q  ) ) )

	.dataa(!\reg0|registers[19][28]~q ),
	.datab(!\reg0|registers[23][28]~q ),
	.datac(!\reg0|registers[27][28]~q ),
	.datad(!\reg0|registers[31][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~3 .extended_lut = "off";
defparam \reg0|Mux3~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~4 (
// Equation(s):
// \reg0|Mux3~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux3~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux3~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux3~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux3~0_combout  ) ) )

	.dataa(!\reg0|Mux3~0_combout ),
	.datab(!\reg0|Mux3~1_combout ),
	.datac(!\reg0|Mux3~2_combout ),
	.datad(!\reg0|Mux3~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~4 .extended_lut = "off";
defparam \reg0|Mux3~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][28] .is_wysiwyg = "true";
defparam \reg0|registers[4][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][28] .is_wysiwyg = "true";
defparam \reg0|registers[5][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][28] .is_wysiwyg = "true";
defparam \reg0|registers[6][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][28] .is_wysiwyg = "true";
defparam \reg0|registers[7][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~5 (
// Equation(s):
// \reg0|Mux3~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][28]~q  ) ) )

	.dataa(!\reg0|registers[4][28]~q ),
	.datab(!\reg0|registers[5][28]~q ),
	.datac(!\reg0|registers[6][28]~q ),
	.datad(!\reg0|registers[7][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~5 .extended_lut = "off";
defparam \reg0|Mux3~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][28] .is_wysiwyg = "true";
defparam \reg0|registers[1][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[2][28]~10 (
// Equation(s):
// \reg0|registers[2][28]~10_combout  = !\wCregdata[28]~48_combout 

	.dataa(!\wCregdata[28]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[2][28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[2][28]~10 .extended_lut = "off";
defparam \reg0|registers[2][28]~10 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[2][28]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[2][28] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[2][28]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][28] .is_wysiwyg = "true";
defparam \reg0|registers[2][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|registers[3][28]~11 (
// Equation(s):
// \reg0|registers[3][28]~11_combout  = !\wCregdata[28]~48_combout 

	.dataa(!\wCregdata[28]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|registers[3][28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|registers[3][28]~11 .extended_lut = "off";
defparam \reg0|registers[3][28]~11 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \reg0|registers[3][28]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[3][28] (
	.clk(\clock~input_o ),
	.d(\reg0|registers[3][28]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][28] .is_wysiwyg = "true";
defparam \reg0|registers[3][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~6 (
// Equation(s):
// \reg0|Mux3~6_combout  = ( \reg0|registers[3][28]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][28]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][28]~q ))) ) ) # ( !\reg0|registers[3][28]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][28]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (((\reg0|registers[1][28]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][28]~q ),
	.datad(!\reg0|registers[2][28]~q ),
	.datae(!\reg0|registers[3][28]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~6 .extended_lut = "off";
defparam \reg0|Mux3~6 .lut_mask = 64'h3715260437152604;
defparam \reg0|Mux3~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][28] .is_wysiwyg = "true";
defparam \reg0|registers[8][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][28] .is_wysiwyg = "true";
defparam \reg0|registers[9][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][28] .is_wysiwyg = "true";
defparam \reg0|registers[10][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][28] .is_wysiwyg = "true";
defparam \reg0|registers[11][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~7 (
// Equation(s):
// \reg0|Mux3~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][28]~q  ) ) )

	.dataa(!\reg0|registers[8][28]~q ),
	.datab(!\reg0|registers[9][28]~q ),
	.datac(!\reg0|registers[10][28]~q ),
	.datad(!\reg0|registers[11][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~7 .extended_lut = "off";
defparam \reg0|Mux3~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][28] .is_wysiwyg = "true";
defparam \reg0|registers[12][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][28] .is_wysiwyg = "true";
defparam \reg0|registers[13][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][28] .is_wysiwyg = "true";
defparam \reg0|registers[14][28] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][28] .is_wysiwyg = "true";
defparam \reg0|registers[15][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~8 (
// Equation(s):
// \reg0|Mux3~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][28]~q  ) ) )

	.dataa(!\reg0|registers[12][28]~q ),
	.datab(!\reg0|registers[13][28]~q ),
	.datac(!\reg0|registers[14][28]~q ),
	.datad(!\reg0|registers[15][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~8 .extended_lut = "off";
defparam \reg0|Mux3~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux3~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~9 (
// Equation(s):
// \reg0|Mux3~9_combout  = ( \reg0|Mux3~7_combout  & ( \reg0|Mux3~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux3~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux3~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux3~7_combout  & ( \reg0|Mux3~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux3~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux3~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux3~7_combout  & ( !\reg0|Mux3~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux3~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux3~5_combout ))) ) ) ) # ( 
// !\reg0|Mux3~7_combout  & ( !\reg0|Mux3~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux3~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux3~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux3~5_combout ),
	.datad(!\reg0|Mux3~6_combout ),
	.datae(!\reg0|Mux3~7_combout ),
	.dataf(!\reg0|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~9 .extended_lut = "off";
defparam \reg0|Mux3~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux3~10 (
// Equation(s):
// \reg0|Mux3~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux3~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux3~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux3~4_combout ),
	.datac(!\reg0|Mux3~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux3~10 .extended_lut = "off";
defparam \reg0|Mux3~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux3~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~113 (
// Equation(s):
// \ALU0|Add0~113_sumout  = SUM(( \reg0|Mux3~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux35~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~110  ))
// \ALU0|Add0~114  = CARRY(( \reg0|Mux3~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux35~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~110  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux3~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux35~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~113_sumout ),
	.cout(\ALU0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~113 .extended_lut = "off";
defparam \ALU0|Add0~113 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[28]~47 (
// Equation(s):
// \wCregdata[28]~47_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux3~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux35~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux35~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux3~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux35~10_combout ),
	.datad(!\reg0|Mux3~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[28]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[28]~47 .extended_lut = "off";
defparam \wCregdata[28]~47 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[28]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[28]~48 (
// Equation(s):
// \wCregdata[28]~48_combout  = ( \ALU0|Add0~113_sumout  & ( \wCregdata[28]~47_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [28])))) ) ) ) # ( !\ALU0|Add0~113_sumout  & ( \wCregdata[28]~47_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [28])))) ) ) ) # ( \ALU0|Add0~113_sumout  & ( !\wCregdata[28]~47_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [28]))) ) ) ) # ( !\ALU0|Add0~113_sumout  & ( !\wCregdata[28]~47_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [28]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datae(!\ALU0|Add0~113_sumout ),
	.dataf(!\wCregdata[28]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[28]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[28]~48 .extended_lut = "off";
defparam \wCregdata[28]~48 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[28]~48 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][28] (
	.clk(\clock~input_o ),
	.d(\wCregdata[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][28] .is_wysiwyg = "true";
defparam \reg0|registers[16][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~0 (
// Equation(s):
// \reg0|Mux35~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][28]~q  ) ) )

	.dataa(!\reg0|registers[16][28]~q ),
	.datab(!\reg0|registers[20][28]~q ),
	.datac(!\reg0|registers[24][28]~q ),
	.datad(!\reg0|registers[28][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~0 .extended_lut = "off";
defparam \reg0|Mux35~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~1 (
// Equation(s):
// \reg0|Mux35~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][28]~q  ) ) )

	.dataa(!\reg0|registers[18][28]~q ),
	.datab(!\reg0|registers[22][28]~q ),
	.datac(!\reg0|registers[26][28]~q ),
	.datad(!\reg0|registers[30][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~1 .extended_lut = "off";
defparam \reg0|Mux35~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~2 (
// Equation(s):
// \reg0|Mux35~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][28]~q  ) ) )

	.dataa(!\reg0|registers[17][28]~q ),
	.datab(!\reg0|registers[21][28]~q ),
	.datac(!\reg0|registers[25][28]~q ),
	.datad(!\reg0|registers[29][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~2 .extended_lut = "off";
defparam \reg0|Mux35~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~3 (
// Equation(s):
// \reg0|Mux35~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][28]~q  ) ) )

	.dataa(!\reg0|registers[19][28]~q ),
	.datab(!\reg0|registers[23][28]~q ),
	.datac(!\reg0|registers[27][28]~q ),
	.datad(!\reg0|registers[31][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~3 .extended_lut = "off";
defparam \reg0|Mux35~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~4 (
// Equation(s):
// \reg0|Mux35~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux35~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux35~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux35~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux35~0_combout  ) ) )

	.dataa(!\reg0|Mux35~0_combout ),
	.datab(!\reg0|Mux35~1_combout ),
	.datac(!\reg0|Mux35~2_combout ),
	.datad(!\reg0|Mux35~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~4 .extended_lut = "off";
defparam \reg0|Mux35~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~5 (
// Equation(s):
// \reg0|Mux35~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][28]~q  ) ) )

	.dataa(!\reg0|registers[4][28]~q ),
	.datab(!\reg0|registers[6][28]~q ),
	.datac(!\reg0|registers[5][28]~q ),
	.datad(!\reg0|registers[7][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~5 .extended_lut = "off";
defparam \reg0|Mux35~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~6 (
// Equation(s):
// \reg0|Mux35~6_combout  = ( \reg0|registers[3][28]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][28]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][28]~q ))) ) ) # ( !\reg0|registers[3][28]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((!\reg0|registers[2][28]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (((\reg0|registers[1][28]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][28]~q ),
	.datad(!\reg0|registers[2][28]~q ),
	.datae(!\reg0|registers[3][28]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~6 .extended_lut = "off";
defparam \reg0|Mux35~6 .lut_mask = 64'h3715260437152604;
defparam \reg0|Mux35~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~7 (
// Equation(s):
// \reg0|Mux35~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][28]~q  ) ) )

	.dataa(!\reg0|registers[8][28]~q ),
	.datab(!\reg0|registers[10][28]~q ),
	.datac(!\reg0|registers[9][28]~q ),
	.datad(!\reg0|registers[11][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~7 .extended_lut = "off";
defparam \reg0|Mux35~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~8 (
// Equation(s):
// \reg0|Mux35~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][28]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][28]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][28]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][28]~q  ) ) )

	.dataa(!\reg0|registers[12][28]~q ),
	.datab(!\reg0|registers[14][28]~q ),
	.datac(!\reg0|registers[13][28]~q ),
	.datad(!\reg0|registers[15][28]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~8 .extended_lut = "off";
defparam \reg0|Mux35~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux35~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~9 (
// Equation(s):
// \reg0|Mux35~9_combout  = ( \reg0|Mux35~7_combout  & ( \reg0|Mux35~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux35~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux35~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux35~7_combout  & ( \reg0|Mux35~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux35~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux35~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux35~7_combout  & ( !\reg0|Mux35~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux35~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux35~5_combout ))) ) ) ) # ( 
// !\reg0|Mux35~7_combout  & ( !\reg0|Mux35~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux35~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux35~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux35~5_combout ),
	.datad(!\reg0|Mux35~6_combout ),
	.datae(!\reg0|Mux35~7_combout ),
	.dataf(!\reg0|Mux35~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~9 .extended_lut = "off";
defparam \reg0|Mux35~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux35~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux35~10 (
// Equation(s):
// \reg0|Mux35~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux35~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux35~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux35~4_combout ),
	.datac(!\reg0|Mux35~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux35~10 .extended_lut = "off";
defparam \reg0|Mux35~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux35~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux34~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012";
// synopsys translate_on

dffeas \reg0|registers[20][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][29] .is_wysiwyg = "true";
defparam \reg0|registers[20][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][29] .is_wysiwyg = "true";
defparam \reg0|registers[24][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][29] .is_wysiwyg = "true";
defparam \reg0|registers[28][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~0 (
// Equation(s):
// \reg0|Mux2~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][29]~q  ) ) )

	.dataa(!\reg0|registers[16][29]~q ),
	.datab(!\reg0|registers[20][29]~q ),
	.datac(!\reg0|registers[24][29]~q ),
	.datad(!\reg0|registers[28][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~0 .extended_lut = "off";
defparam \reg0|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][29] .is_wysiwyg = "true";
defparam \reg0|registers[17][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][29] .is_wysiwyg = "true";
defparam \reg0|registers[21][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][29] .is_wysiwyg = "true";
defparam \reg0|registers[25][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][29] .is_wysiwyg = "true";
defparam \reg0|registers[29][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~1 (
// Equation(s):
// \reg0|Mux2~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][29]~q  ) ) )

	.dataa(!\reg0|registers[17][29]~q ),
	.datab(!\reg0|registers[21][29]~q ),
	.datac(!\reg0|registers[25][29]~q ),
	.datad(!\reg0|registers[29][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~1 .extended_lut = "off";
defparam \reg0|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][29] .is_wysiwyg = "true";
defparam \reg0|registers[18][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][29] .is_wysiwyg = "true";
defparam \reg0|registers[22][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][29] .is_wysiwyg = "true";
defparam \reg0|registers[26][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][29] .is_wysiwyg = "true";
defparam \reg0|registers[30][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~2 (
// Equation(s):
// \reg0|Mux2~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][29]~q  ) ) )

	.dataa(!\reg0|registers[18][29]~q ),
	.datab(!\reg0|registers[22][29]~q ),
	.datac(!\reg0|registers[26][29]~q ),
	.datad(!\reg0|registers[30][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~2 .extended_lut = "off";
defparam \reg0|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][29] .is_wysiwyg = "true";
defparam \reg0|registers[19][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][29] .is_wysiwyg = "true";
defparam \reg0|registers[23][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][29] .is_wysiwyg = "true";
defparam \reg0|registers[27][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][29] .is_wysiwyg = "true";
defparam \reg0|registers[31][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~3 (
// Equation(s):
// \reg0|Mux2~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][29]~q  ) ) )

	.dataa(!\reg0|registers[19][29]~q ),
	.datab(!\reg0|registers[23][29]~q ),
	.datac(!\reg0|registers[27][29]~q ),
	.datad(!\reg0|registers[31][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~3 .extended_lut = "off";
defparam \reg0|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~4 (
// Equation(s):
// \reg0|Mux2~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux2~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux2~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux2~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux2~0_combout  ) ) )

	.dataa(!\reg0|Mux2~0_combout ),
	.datab(!\reg0|Mux2~1_combout ),
	.datac(!\reg0|Mux2~2_combout ),
	.datad(!\reg0|Mux2~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~4 .extended_lut = "off";
defparam \reg0|Mux2~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][29] .is_wysiwyg = "true";
defparam \reg0|registers[4][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][29] .is_wysiwyg = "true";
defparam \reg0|registers[5][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][29] .is_wysiwyg = "true";
defparam \reg0|registers[6][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][29] .is_wysiwyg = "true";
defparam \reg0|registers[7][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~5 (
// Equation(s):
// \reg0|Mux2~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][29]~q  ) ) )

	.dataa(!\reg0|registers[4][29]~q ),
	.datab(!\reg0|registers[5][29]~q ),
	.datac(!\reg0|registers[6][29]~q ),
	.datad(!\reg0|registers[7][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~5 .extended_lut = "off";
defparam \reg0|Mux2~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][29] .is_wysiwyg = "true";
defparam \reg0|registers[1][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][29] .is_wysiwyg = "true";
defparam \reg0|registers[2][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][29] .is_wysiwyg = "true";
defparam \reg0|registers[3][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~6 (
// Equation(s):
// \reg0|Mux2~6_combout  = ( \reg0|registers[3][29]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][29]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][29]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][29]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][29]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][29]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][29]~q ),
	.datad(!\reg0|registers[2][29]~q ),
	.datae(!\reg0|registers[3][29]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~6 .extended_lut = "off";
defparam \reg0|Mux2~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux2~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][29] .is_wysiwyg = "true";
defparam \reg0|registers[8][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][29] .is_wysiwyg = "true";
defparam \reg0|registers[9][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][29] .is_wysiwyg = "true";
defparam \reg0|registers[10][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][29] .is_wysiwyg = "true";
defparam \reg0|registers[11][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~7 (
// Equation(s):
// \reg0|Mux2~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][29]~q  ) ) )

	.dataa(!\reg0|registers[8][29]~q ),
	.datab(!\reg0|registers[9][29]~q ),
	.datac(!\reg0|registers[10][29]~q ),
	.datad(!\reg0|registers[11][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~7 .extended_lut = "off";
defparam \reg0|Mux2~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][29] .is_wysiwyg = "true";
defparam \reg0|registers[12][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][29] .is_wysiwyg = "true";
defparam \reg0|registers[13][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][29] .is_wysiwyg = "true";
defparam \reg0|registers[14][29] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][29] .is_wysiwyg = "true";
defparam \reg0|registers[15][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~8 (
// Equation(s):
// \reg0|Mux2~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][29]~q  ) ) )

	.dataa(!\reg0|registers[12][29]~q ),
	.datab(!\reg0|registers[13][29]~q ),
	.datac(!\reg0|registers[14][29]~q ),
	.datad(!\reg0|registers[15][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~8 .extended_lut = "off";
defparam \reg0|Mux2~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux2~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~9 (
// Equation(s):
// \reg0|Mux2~9_combout  = ( \reg0|Mux2~7_combout  & ( \reg0|Mux2~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux2~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux2~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux2~7_combout  & ( \reg0|Mux2~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux2~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux2~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux2~7_combout  & ( !\reg0|Mux2~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux2~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux2~5_combout ))) ) ) ) # ( 
// !\reg0|Mux2~7_combout  & ( !\reg0|Mux2~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux2~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux2~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux2~5_combout ),
	.datad(!\reg0|Mux2~6_combout ),
	.datae(!\reg0|Mux2~7_combout ),
	.dataf(!\reg0|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~9 .extended_lut = "off";
defparam \reg0|Mux2~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux2~10 (
// Equation(s):
// \reg0|Mux2~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux2~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux2~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux2~4_combout ),
	.datac(!\reg0|Mux2~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux2~10 .extended_lut = "off";
defparam \reg0|Mux2~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux2~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~117 (
// Equation(s):
// \ALU0|Add0~117_sumout  = SUM(( \reg0|Mux2~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux34~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~114  ))
// \ALU0|Add0~118  = CARRY(( \reg0|Mux2~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux34~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~114  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux2~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux34~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~117_sumout ),
	.cout(\ALU0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~117 .extended_lut = "off";
defparam \ALU0|Add0~117 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~5 (
// Equation(s):
// \reg0|Mux34~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][29]~q  ) ) )

	.dataa(!\reg0|registers[4][29]~q ),
	.datab(!\reg0|registers[6][29]~q ),
	.datac(!\reg0|registers[5][29]~q ),
	.datad(!\reg0|registers[7][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~5 .extended_lut = "off";
defparam \reg0|Mux34~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~6 (
// Equation(s):
// \reg0|Mux34~6_combout  = ( \reg0|registers[3][29]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][29]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][29]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][29]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][29]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][29]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][29]~q ),
	.datad(!\reg0|registers[2][29]~q ),
	.datae(!\reg0|registers[3][29]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~6 .extended_lut = "off";
defparam \reg0|Mux34~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux34~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~7 (
// Equation(s):
// \reg0|Mux34~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][29]~q  ) ) )

	.dataa(!\reg0|registers[8][29]~q ),
	.datab(!\reg0|registers[10][29]~q ),
	.datac(!\reg0|registers[9][29]~q ),
	.datad(!\reg0|registers[11][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~7 .extended_lut = "off";
defparam \reg0|Mux34~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~8 (
// Equation(s):
// \reg0|Mux34~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][29]~q  ) ) )

	.dataa(!\reg0|registers[12][29]~q ),
	.datab(!\reg0|registers[14][29]~q ),
	.datac(!\reg0|registers[13][29]~q ),
	.datad(!\reg0|registers[15][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~8 .extended_lut = "off";
defparam \reg0|Mux34~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~9 (
// Equation(s):
// \reg0|Mux34~9_combout  = ( \reg0|Mux34~7_combout  & ( \reg0|Mux34~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux34~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux34~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux34~7_combout  & ( \reg0|Mux34~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux34~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux34~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux34~7_combout  & ( !\reg0|Mux34~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux34~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux34~5_combout ))) ) ) ) # ( 
// !\reg0|Mux34~7_combout  & ( !\reg0|Mux34~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux34~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux34~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux34~5_combout ),
	.datad(!\reg0|Mux34~6_combout ),
	.datae(!\reg0|Mux34~7_combout ),
	.dataf(!\reg0|Mux34~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~9 .extended_lut = "off";
defparam \reg0|Mux34~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux34~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[29]~1 (
// Equation(s):
// \wCiULA2[29]~1_combout  = ( \reg0|Mux34~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux34~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[31]~0_combout )))) ) 
// ) # ( !\reg0|Mux34~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux34~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[31]~0_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\ImmGen0|oImm[31]~0_combout ),
	.datac(!\Ctrl0|WideOr1~0_combout ),
	.datad(!\reg0|Mux34~4_combout ),
	.datae(!\reg0|Mux34~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[29]~1 .extended_lut = "off";
defparam \wCiULA2[29]~1 .lut_mask = 64'h0353A3F30353A3F3;
defparam \wCiULA2[29]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[29]~49 (
// Equation(s):
// \wCregdata[29]~49_combout  = (!\wCiULA2[29]~1_combout  & (\reg0|Mux2~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[29]~1_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux2~10_combout )))

	.dataa(!\wCiULA2[29]~1_combout ),
	.datab(!\reg0|Mux2~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[29]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[29]~49 .extended_lut = "off";
defparam \wCregdata[29]~49 .lut_mask = 64'h7171717171717171;
defparam \wCregdata[29]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[29]~50 (
// Equation(s):
// \wCregdata[29]~50_combout  = ( \ALU0|Add0~117_sumout  & ( \wCregdata[29]~49_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [29])))) ) ) ) # ( !\ALU0|Add0~117_sumout  & ( \wCregdata[29]~49_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [29])))) ) ) ) # ( \ALU0|Add0~117_sumout  & ( !\wCregdata[29]~49_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [29]))) ) ) ) # ( !\ALU0|Add0~117_sumout  & ( !\wCregdata[29]~49_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [29]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datae(!\ALU0|Add0~117_sumout ),
	.dataf(!\wCregdata[29]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[29]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[29]~50 .extended_lut = "off";
defparam \wCregdata[29]~50 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[29]~50 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][29] (
	.clk(\clock~input_o ),
	.d(\wCregdata[29]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][29] .is_wysiwyg = "true";
defparam \reg0|registers[16][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~0 (
// Equation(s):
// \reg0|Mux34~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][29]~q  ) ) )

	.dataa(!\reg0|registers[16][29]~q ),
	.datab(!\reg0|registers[20][29]~q ),
	.datac(!\reg0|registers[24][29]~q ),
	.datad(!\reg0|registers[28][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~0 .extended_lut = "off";
defparam \reg0|Mux34~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~1 (
// Equation(s):
// \reg0|Mux34~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][29]~q  ) ) )

	.dataa(!\reg0|registers[18][29]~q ),
	.datab(!\reg0|registers[22][29]~q ),
	.datac(!\reg0|registers[26][29]~q ),
	.datad(!\reg0|registers[30][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~1 .extended_lut = "off";
defparam \reg0|Mux34~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~2 (
// Equation(s):
// \reg0|Mux34~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][29]~q  ) ) )

	.dataa(!\reg0|registers[17][29]~q ),
	.datab(!\reg0|registers[21][29]~q ),
	.datac(!\reg0|registers[25][29]~q ),
	.datad(!\reg0|registers[29][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~2 .extended_lut = "off";
defparam \reg0|Mux34~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~3 (
// Equation(s):
// \reg0|Mux34~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][29]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][29]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][29]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][29]~q  ) ) )

	.dataa(!\reg0|registers[19][29]~q ),
	.datab(!\reg0|registers[23][29]~q ),
	.datac(!\reg0|registers[27][29]~q ),
	.datad(!\reg0|registers[31][29]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~3 .extended_lut = "off";
defparam \reg0|Mux34~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~4 (
// Equation(s):
// \reg0|Mux34~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux34~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux34~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux34~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux34~0_combout  ) ) )

	.dataa(!\reg0|Mux34~0_combout ),
	.datab(!\reg0|Mux34~1_combout ),
	.datac(!\reg0|Mux34~2_combout ),
	.datad(!\reg0|Mux34~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~4 .extended_lut = "off";
defparam \reg0|Mux34~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux34~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux34~10 (
// Equation(s):
// \reg0|Mux34~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux34~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux34~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux34~4_combout ),
	.datac(!\reg0|Mux34~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux34~10 .extended_lut = "off";
defparam \reg0|Mux34~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux34~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux33~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][30] .is_wysiwyg = "true";
defparam \reg0|registers[20][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][30] .is_wysiwyg = "true";
defparam \reg0|registers[24][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][30] .is_wysiwyg = "true";
defparam \reg0|registers[28][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~0 (
// Equation(s):
// \reg0|Mux1~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][30]~q  ) ) )

	.dataa(!\reg0|registers[16][30]~q ),
	.datab(!\reg0|registers[20][30]~q ),
	.datac(!\reg0|registers[24][30]~q ),
	.datad(!\reg0|registers[28][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~0 .extended_lut = "off";
defparam \reg0|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][30] .is_wysiwyg = "true";
defparam \reg0|registers[17][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][30] .is_wysiwyg = "true";
defparam \reg0|registers[21][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][30] .is_wysiwyg = "true";
defparam \reg0|registers[25][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][30] .is_wysiwyg = "true";
defparam \reg0|registers[29][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~1 (
// Equation(s):
// \reg0|Mux1~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][30]~q  ) ) )

	.dataa(!\reg0|registers[17][30]~q ),
	.datab(!\reg0|registers[21][30]~q ),
	.datac(!\reg0|registers[25][30]~q ),
	.datad(!\reg0|registers[29][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~1 .extended_lut = "off";
defparam \reg0|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][30] .is_wysiwyg = "true";
defparam \reg0|registers[18][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][30] .is_wysiwyg = "true";
defparam \reg0|registers[22][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][30] .is_wysiwyg = "true";
defparam \reg0|registers[26][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][30] .is_wysiwyg = "true";
defparam \reg0|registers[30][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~2 (
// Equation(s):
// \reg0|Mux1~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][30]~q  ) ) )

	.dataa(!\reg0|registers[18][30]~q ),
	.datab(!\reg0|registers[22][30]~q ),
	.datac(!\reg0|registers[26][30]~q ),
	.datad(!\reg0|registers[30][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~2 .extended_lut = "off";
defparam \reg0|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][30] .is_wysiwyg = "true";
defparam \reg0|registers[19][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][30] .is_wysiwyg = "true";
defparam \reg0|registers[23][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][30] .is_wysiwyg = "true";
defparam \reg0|registers[27][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][30] .is_wysiwyg = "true";
defparam \reg0|registers[31][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~3 (
// Equation(s):
// \reg0|Mux1~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][30]~q  ) ) )

	.dataa(!\reg0|registers[19][30]~q ),
	.datab(!\reg0|registers[23][30]~q ),
	.datac(!\reg0|registers[27][30]~q ),
	.datad(!\reg0|registers[31][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~3 .extended_lut = "off";
defparam \reg0|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~4 (
// Equation(s):
// \reg0|Mux1~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux1~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux1~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux1~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux1~0_combout  ) ) )

	.dataa(!\reg0|Mux1~0_combout ),
	.datab(!\reg0|Mux1~1_combout ),
	.datac(!\reg0|Mux1~2_combout ),
	.datad(!\reg0|Mux1~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~4 .extended_lut = "off";
defparam \reg0|Mux1~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][30] .is_wysiwyg = "true";
defparam \reg0|registers[4][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][30] .is_wysiwyg = "true";
defparam \reg0|registers[5][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][30] .is_wysiwyg = "true";
defparam \reg0|registers[6][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][30] .is_wysiwyg = "true";
defparam \reg0|registers[7][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~5 (
// Equation(s):
// \reg0|Mux1~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][30]~q  ) ) )

	.dataa(!\reg0|registers[4][30]~q ),
	.datab(!\reg0|registers[5][30]~q ),
	.datac(!\reg0|registers[6][30]~q ),
	.datad(!\reg0|registers[7][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~5 .extended_lut = "off";
defparam \reg0|Mux1~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][30] .is_wysiwyg = "true";
defparam \reg0|registers[1][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][30] .is_wysiwyg = "true";
defparam \reg0|registers[2][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][30] .is_wysiwyg = "true";
defparam \reg0|registers[3][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~6 (
// Equation(s):
// \reg0|Mux1~6_combout  = ( \reg0|registers[3][30]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][30]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][30]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][30]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][30]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][30]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][30]~q ),
	.datad(!\reg0|registers[2][30]~q ),
	.datae(!\reg0|registers[3][30]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~6 .extended_lut = "off";
defparam \reg0|Mux1~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux1~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][30] .is_wysiwyg = "true";
defparam \reg0|registers[8][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][30] .is_wysiwyg = "true";
defparam \reg0|registers[9][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][30] .is_wysiwyg = "true";
defparam \reg0|registers[10][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][30] .is_wysiwyg = "true";
defparam \reg0|registers[11][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~7 (
// Equation(s):
// \reg0|Mux1~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][30]~q  ) ) )

	.dataa(!\reg0|registers[8][30]~q ),
	.datab(!\reg0|registers[9][30]~q ),
	.datac(!\reg0|registers[10][30]~q ),
	.datad(!\reg0|registers[11][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~7 .extended_lut = "off";
defparam \reg0|Mux1~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][30] .is_wysiwyg = "true";
defparam \reg0|registers[12][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][30] .is_wysiwyg = "true";
defparam \reg0|registers[13][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][30] .is_wysiwyg = "true";
defparam \reg0|registers[14][30] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][30] .is_wysiwyg = "true";
defparam \reg0|registers[15][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~8 (
// Equation(s):
// \reg0|Mux1~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][30]~q  ) ) )

	.dataa(!\reg0|registers[12][30]~q ),
	.datab(!\reg0|registers[13][30]~q ),
	.datac(!\reg0|registers[14][30]~q ),
	.datad(!\reg0|registers[15][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~8 .extended_lut = "off";
defparam \reg0|Mux1~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux1~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~9 (
// Equation(s):
// \reg0|Mux1~9_combout  = ( \reg0|Mux1~7_combout  & ( \reg0|Mux1~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux1~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux1~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux1~7_combout  & ( \reg0|Mux1~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux1~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux1~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux1~7_combout  & ( !\reg0|Mux1~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux1~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux1~5_combout ))) ) ) ) # ( 
// !\reg0|Mux1~7_combout  & ( !\reg0|Mux1~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux1~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux1~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux1~5_combout ),
	.datad(!\reg0|Mux1~6_combout ),
	.datae(!\reg0|Mux1~7_combout ),
	.dataf(!\reg0|Mux1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~9 .extended_lut = "off";
defparam \reg0|Mux1~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux1~10 (
// Equation(s):
// \reg0|Mux1~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux1~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux1~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux1~4_combout ),
	.datac(!\reg0|Mux1~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux1~10 .extended_lut = "off";
defparam \reg0|Mux1~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux1~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~121 (
// Equation(s):
// \ALU0|Add0~121_sumout  = SUM(( \reg0|Mux1~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux33~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~118  ))
// \ALU0|Add0~122  = CARRY(( \reg0|Mux1~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux33~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~118  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ALUControl|Mux0~0_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\reg0|Mux1~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux33~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~121_sumout ),
	.cout(\ALU0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~121 .extended_lut = "off";
defparam \ALU0|Add0~121 .lut_mask = 64'h0000C963000000FF;
defparam \ALU0|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~5 (
// Equation(s):
// \reg0|Mux33~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][30]~q  ) ) )

	.dataa(!\reg0|registers[4][30]~q ),
	.datab(!\reg0|registers[6][30]~q ),
	.datac(!\reg0|registers[5][30]~q ),
	.datad(!\reg0|registers[7][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~5 .extended_lut = "off";
defparam \reg0|Mux33~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~6 (
// Equation(s):
// \reg0|Mux33~6_combout  = ( \reg0|registers[3][30]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][30]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][30]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][30]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][30]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][30]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][30]~q ),
	.datad(!\reg0|registers[2][30]~q ),
	.datae(!\reg0|registers[3][30]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~6 .extended_lut = "off";
defparam \reg0|Mux33~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux33~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~7 (
// Equation(s):
// \reg0|Mux33~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][30]~q  ) ) )

	.dataa(!\reg0|registers[8][30]~q ),
	.datab(!\reg0|registers[10][30]~q ),
	.datac(!\reg0|registers[9][30]~q ),
	.datad(!\reg0|registers[11][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~7 .extended_lut = "off";
defparam \reg0|Mux33~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~8 (
// Equation(s):
// \reg0|Mux33~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][30]~q  ) ) )

	.dataa(!\reg0|registers[12][30]~q ),
	.datab(!\reg0|registers[14][30]~q ),
	.datac(!\reg0|registers[13][30]~q ),
	.datad(!\reg0|registers[15][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~8 .extended_lut = "off";
defparam \reg0|Mux33~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~9 (
// Equation(s):
// \reg0|Mux33~9_combout  = ( \reg0|Mux33~7_combout  & ( \reg0|Mux33~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux33~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux33~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux33~7_combout  & ( \reg0|Mux33~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux33~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux33~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux33~7_combout  & ( !\reg0|Mux33~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux33~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux33~5_combout ))) ) ) ) # ( 
// !\reg0|Mux33~7_combout  & ( !\reg0|Mux33~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux33~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux33~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux33~5_combout ),
	.datad(!\reg0|Mux33~6_combout ),
	.datae(!\reg0|Mux33~7_combout ),
	.dataf(!\reg0|Mux33~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~9 .extended_lut = "off";
defparam \reg0|Mux33~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux33~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[30]~2 (
// Equation(s):
// \wCiULA2[30]~2_combout  = ( \reg0|Mux33~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux33~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[31]~0_combout )))) ) 
// ) # ( !\reg0|Mux33~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux33~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[31]~0_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\ImmGen0|oImm[31]~0_combout ),
	.datac(!\Ctrl0|WideOr1~0_combout ),
	.datad(!\reg0|Mux33~4_combout ),
	.datae(!\reg0|Mux33~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[30]~2 .extended_lut = "off";
defparam \wCiULA2[30]~2 .lut_mask = 64'h0353A3F30353A3F3;
defparam \wCiULA2[30]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[30]~51 (
// Equation(s):
// \wCregdata[30]~51_combout  = (!\wCiULA2[30]~2_combout  & (\reg0|Mux1~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[30]~2_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux1~10_combout )))

	.dataa(!\wCiULA2[30]~2_combout ),
	.datab(!\reg0|Mux1~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[30]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[30]~51 .extended_lut = "off";
defparam \wCregdata[30]~51 .lut_mask = 64'h7171717171717171;
defparam \wCregdata[30]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[30]~52 (
// Equation(s):
// \wCregdata[30]~52_combout  = ( \ALU0|Add0~121_sumout  & ( \wCregdata[30]~51_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [30])))) ) ) ) # ( !\ALU0|Add0~121_sumout  & ( \wCregdata[30]~51_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [30])))) ) ) ) # ( \ALU0|Add0~121_sumout  & ( !\wCregdata[30]~51_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [30]))) ) ) ) # ( !\ALU0|Add0~121_sumout  & ( !\wCregdata[30]~51_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [30]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datae(!\ALU0|Add0~121_sumout ),
	.dataf(!\wCregdata[30]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[30]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[30]~52 .extended_lut = "off";
defparam \wCregdata[30]~52 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[30]~52 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][30] (
	.clk(\clock~input_o ),
	.d(\wCregdata[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][30] .is_wysiwyg = "true";
defparam \reg0|registers[16][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~0 (
// Equation(s):
// \reg0|Mux33~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][30]~q  ) ) )

	.dataa(!\reg0|registers[16][30]~q ),
	.datab(!\reg0|registers[20][30]~q ),
	.datac(!\reg0|registers[24][30]~q ),
	.datad(!\reg0|registers[28][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~0 .extended_lut = "off";
defparam \reg0|Mux33~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~1 (
// Equation(s):
// \reg0|Mux33~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][30]~q  ) ) )

	.dataa(!\reg0|registers[18][30]~q ),
	.datab(!\reg0|registers[22][30]~q ),
	.datac(!\reg0|registers[26][30]~q ),
	.datad(!\reg0|registers[30][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~1 .extended_lut = "off";
defparam \reg0|Mux33~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~2 (
// Equation(s):
// \reg0|Mux33~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][30]~q  ) ) )

	.dataa(!\reg0|registers[17][30]~q ),
	.datab(!\reg0|registers[21][30]~q ),
	.datac(!\reg0|registers[25][30]~q ),
	.datad(!\reg0|registers[29][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~2 .extended_lut = "off";
defparam \reg0|Mux33~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~3 (
// Equation(s):
// \reg0|Mux33~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][30]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][30]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][30]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][30]~q  ) ) )

	.dataa(!\reg0|registers[19][30]~q ),
	.datab(!\reg0|registers[23][30]~q ),
	.datac(!\reg0|registers[27][30]~q ),
	.datad(!\reg0|registers[31][30]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~3 .extended_lut = "off";
defparam \reg0|Mux33~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~4 (
// Equation(s):
// \reg0|Mux33~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux33~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux33~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux33~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux33~0_combout  ) ) )

	.dataa(!\reg0|Mux33~0_combout ),
	.datab(!\reg0|Mux33~1_combout ),
	.datac(!\reg0|Mux33~2_combout ),
	.datad(!\reg0|Mux33~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~4 .extended_lut = "off";
defparam \reg0|Mux33~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux33~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux33~10 (
// Equation(s):
// \reg0|Mux33~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux33~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux33~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux33~4_combout ),
	.datac(!\reg0|Mux33~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux33~10 .extended_lut = "off";
defparam \reg0|Mux33~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux33~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux32~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \reg0|registers[20][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[20][31] .is_wysiwyg = "true";
defparam \reg0|registers[20][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[24][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[24][31] .is_wysiwyg = "true";
defparam \reg0|registers[24][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[28][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[28][31] .is_wysiwyg = "true";
defparam \reg0|registers[28][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~0 (
// Equation(s):
// \reg0|Mux0~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][31]~q  ) ) )

	.dataa(!\reg0|registers[16][31]~q ),
	.datab(!\reg0|registers[20][31]~q ),
	.datac(!\reg0|registers[24][31]~q ),
	.datad(!\reg0|registers[28][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~0 .extended_lut = "off";
defparam \reg0|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[17][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[17][31] .is_wysiwyg = "true";
defparam \reg0|registers[17][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[21][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[21][31] .is_wysiwyg = "true";
defparam \reg0|registers[21][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[25][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[25][31] .is_wysiwyg = "true";
defparam \reg0|registers[25][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[29][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[29][31] .is_wysiwyg = "true";
defparam \reg0|registers[29][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~1 (
// Equation(s):
// \reg0|Mux0~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][31]~q  ) ) )

	.dataa(!\reg0|registers[17][31]~q ),
	.datab(!\reg0|registers[21][31]~q ),
	.datac(!\reg0|registers[25][31]~q ),
	.datad(!\reg0|registers[29][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~1 .extended_lut = "off";
defparam \reg0|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[18][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[18][31] .is_wysiwyg = "true";
defparam \reg0|registers[18][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[22][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[22][31] .is_wysiwyg = "true";
defparam \reg0|registers[22][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[26][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[26][31] .is_wysiwyg = "true";
defparam \reg0|registers[26][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[30][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[30][31] .is_wysiwyg = "true";
defparam \reg0|registers[30][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~2 (
// Equation(s):
// \reg0|Mux0~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][31]~q  ) ) )

	.dataa(!\reg0|registers[18][31]~q ),
	.datab(!\reg0|registers[22][31]~q ),
	.datac(!\reg0|registers[26][31]~q ),
	.datad(!\reg0|registers[30][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~2 .extended_lut = "off";
defparam \reg0|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[19][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[19][31] .is_wysiwyg = "true";
defparam \reg0|registers[19][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[23][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[23][31] .is_wysiwyg = "true";
defparam \reg0|registers[23][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[27][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[27][31] .is_wysiwyg = "true";
defparam \reg0|registers[27][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[31][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[31][31] .is_wysiwyg = "true";
defparam \reg0|registers[31][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~3 (
// Equation(s):
// \reg0|Mux0~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][31]~q  ) ) )

	.dataa(!\reg0|registers[19][31]~q ),
	.datab(!\reg0|registers[23][31]~q ),
	.datac(!\reg0|registers[27][31]~q ),
	.datad(!\reg0|registers[31][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~3 .extended_lut = "off";
defparam \reg0|Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~4 (
// Equation(s):
// \reg0|Mux0~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux0~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux0~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux0~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux0~0_combout  ) ) )

	.dataa(!\reg0|Mux0~0_combout ),
	.datab(!\reg0|Mux0~1_combout ),
	.datac(!\reg0|Mux0~2_combout ),
	.datad(!\reg0|Mux0~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~4 .extended_lut = "off";
defparam \reg0|Mux0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[4][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[4][31] .is_wysiwyg = "true";
defparam \reg0|registers[4][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[5][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[5][31] .is_wysiwyg = "true";
defparam \reg0|registers[5][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[6][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[6][31] .is_wysiwyg = "true";
defparam \reg0|registers[6][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[7][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[7][31] .is_wysiwyg = "true";
defparam \reg0|registers[7][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~5 (
// Equation(s):
// \reg0|Mux0~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][31]~q  ) ) )

	.dataa(!\reg0|registers[4][31]~q ),
	.datab(!\reg0|registers[5][31]~q ),
	.datac(!\reg0|registers[6][31]~q ),
	.datad(!\reg0|registers[7][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~5 .extended_lut = "off";
defparam \reg0|Mux0~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[1][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[1][31] .is_wysiwyg = "true";
defparam \reg0|registers[1][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[2][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[2][31] .is_wysiwyg = "true";
defparam \reg0|registers[2][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[3][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[3][31] .is_wysiwyg = "true";
defparam \reg0|registers[3][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~6 (
// Equation(s):
// \reg0|Mux0~6_combout  = ( \reg0|registers[3][31]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][31]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][31]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][31]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][31]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][31]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][31]~q ),
	.datad(!\reg0|registers[2][31]~q ),
	.datae(!\reg0|registers[3][31]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~6 .extended_lut = "off";
defparam \reg0|Mux0~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[8][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[8][31] .is_wysiwyg = "true";
defparam \reg0|registers[8][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[9][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[9][31] .is_wysiwyg = "true";
defparam \reg0|registers[9][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[10][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[10][31] .is_wysiwyg = "true";
defparam \reg0|registers[10][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[11][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[11][31] .is_wysiwyg = "true";
defparam \reg0|registers[11][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~7 (
// Equation(s):
// \reg0|Mux0~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][31]~q  ) ) )

	.dataa(!\reg0|registers[8][31]~q ),
	.datab(!\reg0|registers[9][31]~q ),
	.datac(!\reg0|registers[10][31]~q ),
	.datad(!\reg0|registers[11][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~7 .extended_lut = "off";
defparam \reg0|Mux0~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[12][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[12][31] .is_wysiwyg = "true";
defparam \reg0|registers[12][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[13][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[13][31] .is_wysiwyg = "true";
defparam \reg0|registers[13][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[14][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[14][31] .is_wysiwyg = "true";
defparam \reg0|registers[14][31] .power_up = "low";
// synopsys translate_on

dffeas \reg0|registers[15][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[15][31] .is_wysiwyg = "true";
defparam \reg0|registers[15][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~8 (
// Equation(s):
// \reg0|Mux0~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][31]~q  ) ) )

	.dataa(!\reg0|registers[12][31]~q ),
	.datab(!\reg0|registers[13][31]~q ),
	.datac(!\reg0|registers[14][31]~q ),
	.datad(!\reg0|registers[15][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~8 .extended_lut = "off";
defparam \reg0|Mux0~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~9 (
// Equation(s):
// \reg0|Mux0~9_combout  = ( \reg0|Mux0~7_combout  & ( \reg0|Mux0~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux0~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux0~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux0~7_combout  & ( \reg0|Mux0~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux0~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux0~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux0~7_combout  & ( !\reg0|Mux0~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux0~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux0~5_combout ))) ) ) ) # ( 
// !\reg0|Mux0~7_combout  & ( !\reg0|Mux0~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux0~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux0~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux0~5_combout ),
	.datad(!\reg0|Mux0~6_combout ),
	.datae(!\reg0|Mux0~7_combout ),
	.dataf(!\reg0|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~9 .extended_lut = "off";
defparam \reg0|Mux0~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux0~10 (
// Equation(s):
// \reg0|Mux0~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux0~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux0~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux0~4_combout ),
	.datac(!\reg0|Mux0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux0~10 .extended_lut = "off";
defparam \reg0|Mux0~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Add0~125 (
// Equation(s):
// \ALU0|Add0~125_sumout  = SUM(( \reg0|Mux0~10_combout  ) + ( !\ALUControl|Mux0~0_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux32~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout )))) ) + ( \ALU0|Add0~122  ))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[31]~0_combout ),
	.datac(!\ALUControl|Mux0~0_combout ),
	.datad(!\reg0|Mux0~10_combout ),
	.datae(gnd),
	.dataf(!\reg0|Mux32~10_combout ),
	.datag(gnd),
	.cin(\ALU0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU0|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Add0~125 .extended_lut = "off";
defparam \ALU0|Add0~125 .lut_mask = 64'h0000E14B000000FF;
defparam \ALU0|Add0~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~5 (
// Equation(s):
// \reg0|Mux32~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][31]~q  ) ) )

	.dataa(!\reg0|registers[4][31]~q ),
	.datab(!\reg0|registers[6][31]~q ),
	.datac(!\reg0|registers[5][31]~q ),
	.datad(!\reg0|registers[7][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~5 .extended_lut = "off";
defparam \reg0|Mux32~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~6 (
// Equation(s):
// \reg0|Mux32~6_combout  = ( \reg0|registers[3][31]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][31]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][31]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][31]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][31]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][31]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][31]~q ),
	.datad(!\reg0|registers[2][31]~q ),
	.datae(!\reg0|registers[3][31]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~6 .extended_lut = "off";
defparam \reg0|Mux32~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux32~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~7 (
// Equation(s):
// \reg0|Mux32~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][31]~q  ) ) )

	.dataa(!\reg0|registers[8][31]~q ),
	.datab(!\reg0|registers[10][31]~q ),
	.datac(!\reg0|registers[9][31]~q ),
	.datad(!\reg0|registers[11][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~7 .extended_lut = "off";
defparam \reg0|Mux32~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~8 (
// Equation(s):
// \reg0|Mux32~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][31]~q  ) ) )

	.dataa(!\reg0|registers[12][31]~q ),
	.datab(!\reg0|registers[14][31]~q ),
	.datac(!\reg0|registers[13][31]~q ),
	.datad(!\reg0|registers[15][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~8 .extended_lut = "off";
defparam \reg0|Mux32~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~9 (
// Equation(s):
// \reg0|Mux32~9_combout  = ( \reg0|Mux32~7_combout  & ( \reg0|Mux32~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux32~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux32~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux32~7_combout  & ( \reg0|Mux32~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux32~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux32~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux32~7_combout  & ( !\reg0|Mux32~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux32~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux32~5_combout ))) ) ) ) # ( 
// !\reg0|Mux32~7_combout  & ( !\reg0|Mux32~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux32~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux32~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux32~5_combout ),
	.datad(!\reg0|Mux32~6_combout ),
	.datae(!\reg0|Mux32~7_combout ),
	.dataf(!\reg0|Mux32~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~9 .extended_lut = "off";
defparam \reg0|Mux32~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux32~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[31]~3 (
// Equation(s):
// \wCiULA2[31]~3_combout  = ( \reg0|Mux32~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux32~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[31]~0_combout )))) ) 
// ) # ( !\reg0|Mux32~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux32~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[31]~0_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\ImmGen0|oImm[31]~0_combout ),
	.datac(!\Ctrl0|WideOr1~0_combout ),
	.datad(!\reg0|Mux32~4_combout ),
	.datae(!\reg0|Mux32~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[31]~3 .extended_lut = "off";
defparam \wCiULA2[31]~3 .lut_mask = 64'h0353A3F30353A3F3;
defparam \wCiULA2[31]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[31]~53 (
// Equation(s):
// \wCregdata[31]~53_combout  = (!\wCiULA2[31]~3_combout  & (\reg0|Mux0~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[31]~3_combout  & ((!\ALU0|Mux22~0_combout ) # (\reg0|Mux0~10_combout )))

	.dataa(!\wCiULA2[31]~3_combout ),
	.datab(!\reg0|Mux0~10_combout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[31]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[31]~53 .extended_lut = "off";
defparam \wCregdata[31]~53 .lut_mask = 64'h7171717171717171;
defparam \wCregdata[31]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[31]~54 (
// Equation(s):
// \wCregdata[31]~54_combout  = ( \ALU0|Add0~125_sumout  & ( \wCregdata[31]~53_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [31])))) ) ) ) # ( !\ALU0|Add0~125_sumout  & ( \wCregdata[31]~53_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [31])))) ) ) ) # ( \ALU0|Add0~125_sumout  & ( !\wCregdata[31]~53_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [31]))) ) ) ) # ( !\ALU0|Add0~125_sumout  & ( !\wCregdata[31]~53_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [31]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(!\ALU0|Add0~125_sumout ),
	.dataf(!\wCregdata[31]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[31]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[31]~54 .extended_lut = "off";
defparam \wCregdata[31]~54 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[31]~54 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][31] (
	.clk(\clock~input_o ),
	.d(\wCregdata[31]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][31] .is_wysiwyg = "true";
defparam \reg0|registers[16][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~0 (
// Equation(s):
// \reg0|Mux32~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][31]~q  ) ) )

	.dataa(!\reg0|registers[16][31]~q ),
	.datab(!\reg0|registers[20][31]~q ),
	.datac(!\reg0|registers[24][31]~q ),
	.datad(!\reg0|registers[28][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~0 .extended_lut = "off";
defparam \reg0|Mux32~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~1 (
// Equation(s):
// \reg0|Mux32~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][31]~q  ) ) )

	.dataa(!\reg0|registers[18][31]~q ),
	.datab(!\reg0|registers[22][31]~q ),
	.datac(!\reg0|registers[26][31]~q ),
	.datad(!\reg0|registers[30][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~1 .extended_lut = "off";
defparam \reg0|Mux32~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~2 (
// Equation(s):
// \reg0|Mux32~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][31]~q  ) ) )

	.dataa(!\reg0|registers[17][31]~q ),
	.datab(!\reg0|registers[21][31]~q ),
	.datac(!\reg0|registers[25][31]~q ),
	.datad(!\reg0|registers[29][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~2 .extended_lut = "off";
defparam \reg0|Mux32~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~3 (
// Equation(s):
// \reg0|Mux32~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][31]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][31]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][31]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][31]~q  ) ) )

	.dataa(!\reg0|registers[19][31]~q ),
	.datab(!\reg0|registers[23][31]~q ),
	.datac(!\reg0|registers[27][31]~q ),
	.datad(!\reg0|registers[31][31]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~3 .extended_lut = "off";
defparam \reg0|Mux32~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~4 (
// Equation(s):
// \reg0|Mux32~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux32~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux32~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux32~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux32~0_combout  ) ) )

	.dataa(!\reg0|Mux32~0_combout ),
	.datab(!\reg0|Mux32~1_combout ),
	.datac(!\reg0|Mux32~2_combout ),
	.datad(!\reg0|Mux32~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~4 .extended_lut = "off";
defparam \reg0|Mux32~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux32~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux32~10 (
// Equation(s):
// \reg0|Mux32~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux32~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux32~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux32~4_combout ),
	.datac(!\reg0|Mux32~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux32~10 .extended_lut = "off";
defparam \reg0|Mux32~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux32~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[9]~9 (
// Equation(s):
// \wCregdata[9]~9_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux22~1_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [9]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(!\ALU0|Mux22~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[9]~9 .extended_lut = "off";
defparam \wCregdata[9]~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[9]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][9] (
	.clk(\clock~input_o ),
	.d(\wCregdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][9] .is_wysiwyg = "true";
defparam \reg0|registers[16][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~0 (
// Equation(s):
// \reg0|Mux54~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][9]~q  ) ) )

	.dataa(!\reg0|registers[16][9]~q ),
	.datab(!\reg0|registers[20][9]~q ),
	.datac(!\reg0|registers[24][9]~q ),
	.datad(!\reg0|registers[28][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~0 .extended_lut = "off";
defparam \reg0|Mux54~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~1 (
// Equation(s):
// \reg0|Mux54~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][9]~q  ) ) )

	.dataa(!\reg0|registers[18][9]~q ),
	.datab(!\reg0|registers[22][9]~q ),
	.datac(!\reg0|registers[26][9]~q ),
	.datad(!\reg0|registers[30][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~1 .extended_lut = "off";
defparam \reg0|Mux54~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~2 (
// Equation(s):
// \reg0|Mux54~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][9]~q  ) ) )

	.dataa(!\reg0|registers[17][9]~q ),
	.datab(!\reg0|registers[21][9]~q ),
	.datac(!\reg0|registers[25][9]~q ),
	.datad(!\reg0|registers[29][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~2 .extended_lut = "off";
defparam \reg0|Mux54~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~3 (
// Equation(s):
// \reg0|Mux54~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][9]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][9]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][9]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][9]~q  ) ) )

	.dataa(!\reg0|registers[19][9]~q ),
	.datab(!\reg0|registers[23][9]~q ),
	.datac(!\reg0|registers[27][9]~q ),
	.datad(!\reg0|registers[31][9]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~3 .extended_lut = "off";
defparam \reg0|Mux54~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux54~4 (
// Equation(s):
// \reg0|Mux54~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux54~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux54~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux54~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux54~0_combout  ) ) )

	.dataa(!\reg0|Mux54~0_combout ),
	.datab(!\reg0|Mux54~1_combout ),
	.datac(!\reg0|Mux54~2_combout ),
	.datad(!\reg0|Mux54~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux54~4 .extended_lut = "off";
defparam \reg0|Mux54~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux54~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[9]~10 (
// Equation(s):
// \wCiULA2[9]~10_combout  = ( \reg0|Mux54~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux54~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|Selector8~1_combout )))) 
// ) ) # ( !\reg0|Mux54~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux54~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|Selector8~1_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector8~1_combout ),
	.datad(!\reg0|Mux54~4_combout ),
	.datae(!\reg0|Mux54~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[9]~10 .extended_lut = "off";
defparam \wCiULA2[9]~10 .lut_mask = 64'h03478BCF03478BCF;
defparam \wCiULA2[9]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux22~1 (
// Equation(s):
// \ALU0|Mux22~1_combout  = ( \ALU0|Add0~37_sumout  & ( (!\wCiULA2[9]~10_combout  & (!\ALU0|Mux22~0_combout  & ((!\ALUControl|Mux1~0_combout ) # (\reg0|Mux22~10_combout )))) # (\wCiULA2[9]~10_combout  & ((!\ALU0|Mux22~0_combout ) # ((\reg0|Mux22~10_combout  
// & \ALUControl|Mux1~0_combout )))) ) ) # ( !\ALU0|Add0~37_sumout  & ( (\ALUControl|Mux1~0_combout  & ((!\wCiULA2[9]~10_combout  & (\reg0|Mux22~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[9]~10_combout  & ((!\ALU0|Mux22~0_combout ) # 
// (\reg0|Mux22~10_combout ))))) ) )

	.dataa(!\wCiULA2[9]~10_combout ),
	.datab(!\reg0|Mux22~10_combout ),
	.datac(!\ALUControl|Mux1~0_combout ),
	.datad(!\ALU0|Mux22~0_combout ),
	.datae(!\ALU0|Add0~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux22~1 .extended_lut = "off";
defparam \ALU0|Mux22~1 .lut_mask = 64'h0701F7010701F701;
defparam \ALU0|Mux22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux55~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[8]~8 (
// Equation(s):
// \wCregdata[8]~8_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux23~1_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [8]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(!\ALU0|Mux23~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[8]~8 .extended_lut = "off";
defparam \wCregdata[8]~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[8]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][8] (
	.clk(\clock~input_o ),
	.d(\wCregdata[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][8] .is_wysiwyg = "true";
defparam \reg0|registers[16][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~0 (
// Equation(s):
// \reg0|Mux23~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][8]~q  ) ) )

	.dataa(!\reg0|registers[16][8]~q ),
	.datab(!\reg0|registers[20][8]~q ),
	.datac(!\reg0|registers[24][8]~q ),
	.datad(!\reg0|registers[28][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~0 .extended_lut = "off";
defparam \reg0|Mux23~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~1 (
// Equation(s):
// \reg0|Mux23~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][8]~q  ) ) )

	.dataa(!\reg0|registers[17][8]~q ),
	.datab(!\reg0|registers[21][8]~q ),
	.datac(!\reg0|registers[25][8]~q ),
	.datad(!\reg0|registers[29][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~1 .extended_lut = "off";
defparam \reg0|Mux23~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~2 (
// Equation(s):
// \reg0|Mux23~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][8]~q  ) ) )

	.dataa(!\reg0|registers[18][8]~q ),
	.datab(!\reg0|registers[22][8]~q ),
	.datac(!\reg0|registers[26][8]~q ),
	.datad(!\reg0|registers[30][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~2 .extended_lut = "off";
defparam \reg0|Mux23~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~3 (
// Equation(s):
// \reg0|Mux23~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][8]~q  ) ) )

	.dataa(!\reg0|registers[19][8]~q ),
	.datab(!\reg0|registers[23][8]~q ),
	.datac(!\reg0|registers[27][8]~q ),
	.datad(!\reg0|registers[31][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~3 .extended_lut = "off";
defparam \reg0|Mux23~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~4 (
// Equation(s):
// \reg0|Mux23~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux23~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux23~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux23~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux23~0_combout  ) ) )

	.dataa(!\reg0|Mux23~0_combout ),
	.datab(!\reg0|Mux23~1_combout ),
	.datac(!\reg0|Mux23~2_combout ),
	.datad(!\reg0|Mux23~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~4 .extended_lut = "off";
defparam \reg0|Mux23~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~5 (
// Equation(s):
// \reg0|Mux23~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][8]~q  ) ) )

	.dataa(!\reg0|registers[4][8]~q ),
	.datab(!\reg0|registers[5][8]~q ),
	.datac(!\reg0|registers[6][8]~q ),
	.datad(!\reg0|registers[7][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~5 .extended_lut = "off";
defparam \reg0|Mux23~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~6 (
// Equation(s):
// \reg0|Mux23~6_combout  = ( \reg0|registers[3][8]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][8]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][8]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][8]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][8]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][8]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][8]~q ),
	.datad(!\reg0|registers[2][8]~q ),
	.datae(!\reg0|registers[3][8]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~6 .extended_lut = "off";
defparam \reg0|Mux23~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux23~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~7 (
// Equation(s):
// \reg0|Mux23~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][8]~q  ) ) )

	.dataa(!\reg0|registers[8][8]~q ),
	.datab(!\reg0|registers[9][8]~q ),
	.datac(!\reg0|registers[10][8]~q ),
	.datad(!\reg0|registers[11][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~7 .extended_lut = "off";
defparam \reg0|Mux23~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~8 (
// Equation(s):
// \reg0|Mux23~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][8]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][8]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][8]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][8]~q  ) ) )

	.dataa(!\reg0|registers[12][8]~q ),
	.datab(!\reg0|registers[13][8]~q ),
	.datac(!\reg0|registers[14][8]~q ),
	.datad(!\reg0|registers[15][8]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~8 .extended_lut = "off";
defparam \reg0|Mux23~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux23~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~9 (
// Equation(s):
// \reg0|Mux23~9_combout  = ( \reg0|Mux23~7_combout  & ( \reg0|Mux23~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux23~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux23~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux23~7_combout  & ( \reg0|Mux23~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux23~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux23~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux23~7_combout  & ( !\reg0|Mux23~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux23~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux23~5_combout ))) ) ) ) # ( 
// !\reg0|Mux23~7_combout  & ( !\reg0|Mux23~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux23~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux23~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux23~5_combout ),
	.datad(!\reg0|Mux23~6_combout ),
	.datae(!\reg0|Mux23~7_combout ),
	.dataf(!\reg0|Mux23~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~9 .extended_lut = "off";
defparam \reg0|Mux23~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux23~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux23~10 (
// Equation(s):
// \reg0|Mux23~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux23~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux23~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux23~4_combout ),
	.datac(!\reg0|Mux23~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux23~10 .extended_lut = "off";
defparam \reg0|Mux23~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux23~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux23~0 (
// Equation(s):
// \ALU0|Mux23~0_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux23~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[8]~1_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[8]~1_combout ))) # (\reg0|Mux23~10_combout ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[8]~1_combout ),
	.datac(!\reg0|Mux55~10_combout ),
	.datad(!\reg0|Mux23~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux23~0 .extended_lut = "off";
defparam \ALU0|Mux23~0 .lut_mask = 64'h1BFF001B1BFF001B;
defparam \ALU0|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux23~1 (
// Equation(s):
// \ALU0|Mux23~1_combout  = (!\ALUControl|Mux1~0_combout  & (!\ALU0|Mux22~0_combout  & (\ALU0|Add0~33_sumout ))) # (\ALUControl|Mux1~0_combout  & (((\ALU0|Mux23~0_combout ))))

	.dataa(!\ALUControl|Mux1~0_combout ),
	.datab(!\ALU0|Mux22~0_combout ),
	.datac(!\ALU0|Add0~33_sumout ),
	.datad(!\ALU0|Mux23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux23~1 .extended_lut = "off";
defparam \ALU0|Mux23~1 .lut_mask = 64'h085D085D085D085D;
defparam \ALU0|Mux23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux56~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[7]~7 (
// Equation(s):
// \wCregdata[7]~7_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux24~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [7]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(!\ALU0|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[7]~7 .extended_lut = "off";
defparam \wCregdata[7]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[7]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][7] (
	.clk(\clock~input_o ),
	.d(\wCregdata[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][7] .is_wysiwyg = "true";
defparam \reg0|registers[16][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~0 (
// Equation(s):
// \reg0|Mux56~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][7]~q  ) ) )

	.dataa(!\reg0|registers[16][7]~q ),
	.datab(!\reg0|registers[20][7]~q ),
	.datac(!\reg0|registers[24][7]~q ),
	.datad(!\reg0|registers[28][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~0 .extended_lut = "off";
defparam \reg0|Mux56~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~1 (
// Equation(s):
// \reg0|Mux56~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][7]~q  ) ) )

	.dataa(!\reg0|registers[18][7]~q ),
	.datab(!\reg0|registers[22][7]~q ),
	.datac(!\reg0|registers[26][7]~q ),
	.datad(!\reg0|registers[30][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~1 .extended_lut = "off";
defparam \reg0|Mux56~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~2 (
// Equation(s):
// \reg0|Mux56~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][7]~q  ) ) )

	.dataa(!\reg0|registers[17][7]~q ),
	.datab(!\reg0|registers[21][7]~q ),
	.datac(!\reg0|registers[25][7]~q ),
	.datad(!\reg0|registers[29][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~2 .extended_lut = "off";
defparam \reg0|Mux56~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~3 (
// Equation(s):
// \reg0|Mux56~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][7]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][7]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][7]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][7]~q  ) ) )

	.dataa(!\reg0|registers[19][7]~q ),
	.datab(!\reg0|registers[23][7]~q ),
	.datac(!\reg0|registers[27][7]~q ),
	.datad(!\reg0|registers[31][7]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~3 .extended_lut = "off";
defparam \reg0|Mux56~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux56~4 (
// Equation(s):
// \reg0|Mux56~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux56~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux56~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux56~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux56~0_combout  ) ) )

	.dataa(!\reg0|Mux56~0_combout ),
	.datab(!\reg0|Mux56~1_combout ),
	.datac(!\reg0|Mux56~2_combout ),
	.datad(!\reg0|Mux56~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux56~4 .extended_lut = "off";
defparam \reg0|Mux56~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux56~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[7]~11 (
// Equation(s):
// \wCiULA2[7]~11_combout  = ( \reg0|Mux56~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux56~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[7]~3_combout )))) ) 
// ) # ( !\reg0|Mux56~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux56~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[7]~3_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|oImm[7]~3_combout ),
	.datad(!\reg0|Mux56~4_combout ),
	.datae(!\reg0|Mux56~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[7]~11 .extended_lut = "off";
defparam \wCiULA2[7]~11 .lut_mask = 64'h03478BCF03478BCF;
defparam \wCiULA2[7]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux24~0 (
// Equation(s):
// \ALU0|Mux24~0_combout  = ( \ALU0|Add0~29_sumout  & ( (!\wCiULA2[7]~11_combout  & (!\ALU0|Mux22~0_combout  & ((!\ALUControl|Mux1~0_combout ) # (\reg0|Mux24~10_combout )))) # (\wCiULA2[7]~11_combout  & ((!\ALU0|Mux22~0_combout ) # ((\reg0|Mux24~10_combout  
// & \ALUControl|Mux1~0_combout )))) ) ) # ( !\ALU0|Add0~29_sumout  & ( (\ALUControl|Mux1~0_combout  & ((!\wCiULA2[7]~11_combout  & (\reg0|Mux24~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[7]~11_combout  & ((!\ALU0|Mux22~0_combout ) # 
// (\reg0|Mux24~10_combout ))))) ) )

	.dataa(!\wCiULA2[7]~11_combout ),
	.datab(!\reg0|Mux24~10_combout ),
	.datac(!\ALUControl|Mux1~0_combout ),
	.datad(!\ALU0|Mux22~0_combout ),
	.datae(!\ALU0|Add0~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux24~0 .extended_lut = "off";
defparam \ALU0|Mux24~0 .lut_mask = 64'h0701F7010701F701;
defparam \ALU0|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux57~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[6]~6 (
// Equation(s):
// \wCregdata[6]~6_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux25~1_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [6]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(!\ALU0|Mux25~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[6]~6 .extended_lut = "off";
defparam \wCregdata[6]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[6]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][6] (
	.clk(\clock~input_o ),
	.d(\wCregdata[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][6] .is_wysiwyg = "true";
defparam \reg0|registers[16][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~0 (
// Equation(s):
// \reg0|Mux25~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][6]~q  ) ) )

	.dataa(!\reg0|registers[16][6]~q ),
	.datab(!\reg0|registers[20][6]~q ),
	.datac(!\reg0|registers[24][6]~q ),
	.datad(!\reg0|registers[28][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~0 .extended_lut = "off";
defparam \reg0|Mux25~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~1 (
// Equation(s):
// \reg0|Mux25~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][6]~q  ) ) )

	.dataa(!\reg0|registers[17][6]~q ),
	.datab(!\reg0|registers[21][6]~q ),
	.datac(!\reg0|registers[25][6]~q ),
	.datad(!\reg0|registers[29][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~1 .extended_lut = "off";
defparam \reg0|Mux25~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~2 (
// Equation(s):
// \reg0|Mux25~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][6]~q  ) ) )

	.dataa(!\reg0|registers[18][6]~q ),
	.datab(!\reg0|registers[22][6]~q ),
	.datac(!\reg0|registers[26][6]~q ),
	.datad(!\reg0|registers[30][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~2 .extended_lut = "off";
defparam \reg0|Mux25~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~3 (
// Equation(s):
// \reg0|Mux25~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][6]~q  ) ) )

	.dataa(!\reg0|registers[19][6]~q ),
	.datab(!\reg0|registers[23][6]~q ),
	.datac(!\reg0|registers[27][6]~q ),
	.datad(!\reg0|registers[31][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~3 .extended_lut = "off";
defparam \reg0|Mux25~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~4 (
// Equation(s):
// \reg0|Mux25~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux25~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux25~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux25~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux25~0_combout  ) ) )

	.dataa(!\reg0|Mux25~0_combout ),
	.datab(!\reg0|Mux25~1_combout ),
	.datac(!\reg0|Mux25~2_combout ),
	.datad(!\reg0|Mux25~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~4 .extended_lut = "off";
defparam \reg0|Mux25~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~5 (
// Equation(s):
// \reg0|Mux25~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][6]~q  ) ) )

	.dataa(!\reg0|registers[4][6]~q ),
	.datab(!\reg0|registers[5][6]~q ),
	.datac(!\reg0|registers[6][6]~q ),
	.datad(!\reg0|registers[7][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~5 .extended_lut = "off";
defparam \reg0|Mux25~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~6 (
// Equation(s):
// \reg0|Mux25~6_combout  = ( \reg0|registers[3][6]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][6]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][6]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][6]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][6]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][6]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][6]~q ),
	.datad(!\reg0|registers[2][6]~q ),
	.datae(!\reg0|registers[3][6]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~6 .extended_lut = "off";
defparam \reg0|Mux25~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux25~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~7 (
// Equation(s):
// \reg0|Mux25~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][6]~q  ) ) )

	.dataa(!\reg0|registers[8][6]~q ),
	.datab(!\reg0|registers[9][6]~q ),
	.datac(!\reg0|registers[10][6]~q ),
	.datad(!\reg0|registers[11][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~7 .extended_lut = "off";
defparam \reg0|Mux25~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~8 (
// Equation(s):
// \reg0|Mux25~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][6]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][6]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][6]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][6]~q  ) ) )

	.dataa(!\reg0|registers[12][6]~q ),
	.datab(!\reg0|registers[13][6]~q ),
	.datac(!\reg0|registers[14][6]~q ),
	.datad(!\reg0|registers[15][6]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~8 .extended_lut = "off";
defparam \reg0|Mux25~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux25~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~9 (
// Equation(s):
// \reg0|Mux25~9_combout  = ( \reg0|Mux25~7_combout  & ( \reg0|Mux25~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux25~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux25~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux25~7_combout  & ( \reg0|Mux25~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux25~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux25~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux25~7_combout  & ( !\reg0|Mux25~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux25~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux25~5_combout ))) ) ) ) # ( 
// !\reg0|Mux25~7_combout  & ( !\reg0|Mux25~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux25~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux25~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux25~5_combout ),
	.datad(!\reg0|Mux25~6_combout ),
	.datae(!\reg0|Mux25~7_combout ),
	.dataf(!\reg0|Mux25~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~9 .extended_lut = "off";
defparam \reg0|Mux25~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux25~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux25~10 (
// Equation(s):
// \reg0|Mux25~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux25~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux25~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux25~4_combout ),
	.datac(!\reg0|Mux25~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux25~10 .extended_lut = "off";
defparam \reg0|Mux25~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux25~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux25~0 (
// Equation(s):
// \ALU0|Mux25~0_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux25~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[6]~2_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[6]~2_combout ))) # (\reg0|Mux25~10_combout ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[6]~2_combout ),
	.datac(!\reg0|Mux57~10_combout ),
	.datad(!\reg0|Mux25~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux25~0 .extended_lut = "off";
defparam \ALU0|Mux25~0 .lut_mask = 64'h1BFF001B1BFF001B;
defparam \ALU0|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux25~1 (
// Equation(s):
// \ALU0|Mux25~1_combout  = (!\ALUControl|Mux1~0_combout  & (!\ALU0|Mux22~0_combout  & (\ALU0|Add0~25_sumout ))) # (\ALUControl|Mux1~0_combout  & (((\ALU0|Mux25~0_combout ))))

	.dataa(!\ALUControl|Mux1~0_combout ),
	.datab(!\ALU0|Mux22~0_combout ),
	.datac(!\ALU0|Add0~25_sumout ),
	.datad(!\ALU0|Mux25~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux25~1 .extended_lut = "off";
defparam \ALU0|Mux25~1 .lut_mask = 64'h085D085D085D085D;
defparam \ALU0|Mux25~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux58~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[5]~5 (
// Equation(s):
// \wCregdata[5]~5_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux26~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [5]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(!\ALU0|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[5]~5 .extended_lut = "off";
defparam \wCregdata[5]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[5]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][5] (
	.clk(\clock~input_o ),
	.d(\wCregdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][5] .is_wysiwyg = "true";
defparam \reg0|registers[16][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~0 (
// Equation(s):
// \reg0|Mux58~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][5]~q  ) ) )

	.dataa(!\reg0|registers[16][5]~q ),
	.datab(!\reg0|registers[20][5]~q ),
	.datac(!\reg0|registers[24][5]~q ),
	.datad(!\reg0|registers[28][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~0 .extended_lut = "off";
defparam \reg0|Mux58~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~1 (
// Equation(s):
// \reg0|Mux58~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][5]~q  ) ) )

	.dataa(!\reg0|registers[18][5]~q ),
	.datab(!\reg0|registers[22][5]~q ),
	.datac(!\reg0|registers[26][5]~q ),
	.datad(!\reg0|registers[30][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~1 .extended_lut = "off";
defparam \reg0|Mux58~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~2 (
// Equation(s):
// \reg0|Mux58~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][5]~q  ) ) )

	.dataa(!\reg0|registers[17][5]~q ),
	.datab(!\reg0|registers[21][5]~q ),
	.datac(!\reg0|registers[25][5]~q ),
	.datad(!\reg0|registers[29][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~2 .extended_lut = "off";
defparam \reg0|Mux58~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~3 (
// Equation(s):
// \reg0|Mux58~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][5]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][5]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][5]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][5]~q  ) ) )

	.dataa(!\reg0|registers[19][5]~q ),
	.datab(!\reg0|registers[23][5]~q ),
	.datac(!\reg0|registers[27][5]~q ),
	.datad(!\reg0|registers[31][5]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~3 .extended_lut = "off";
defparam \reg0|Mux58~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux58~4 (
// Equation(s):
// \reg0|Mux58~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux58~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux58~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux58~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux58~0_combout  ) ) )

	.dataa(!\reg0|Mux58~0_combout ),
	.datab(!\reg0|Mux58~1_combout ),
	.datac(!\reg0|Mux58~2_combout ),
	.datad(!\reg0|Mux58~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux58~4 .extended_lut = "off";
defparam \reg0|Mux58~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux58~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[5]~13 (
// Equation(s):
// \wCiULA2[5]~13_combout  = ( \reg0|Mux58~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux58~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[5]~5_combout )))) ) 
// ) # ( !\reg0|Mux58~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux58~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[5]~5_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|oImm[5]~5_combout ),
	.datad(!\reg0|Mux58~4_combout ),
	.datae(!\reg0|Mux58~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[5]~13 .extended_lut = "off";
defparam \wCiULA2[5]~13 .lut_mask = 64'h03478BCF03478BCF;
defparam \wCiULA2[5]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux26~0 (
// Equation(s):
// \ALU0|Mux26~0_combout  = ( \ALU0|Add0~21_sumout  & ( (!\wCiULA2[5]~13_combout  & (!\ALU0|Mux22~0_combout  & ((!\ALUControl|Mux1~0_combout ) # (\reg0|Mux26~10_combout )))) # (\wCiULA2[5]~13_combout  & ((!\ALU0|Mux22~0_combout ) # ((\reg0|Mux26~10_combout  
// & \ALUControl|Mux1~0_combout )))) ) ) # ( !\ALU0|Add0~21_sumout  & ( (\ALUControl|Mux1~0_combout  & ((!\wCiULA2[5]~13_combout  & (\reg0|Mux26~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[5]~13_combout  & ((!\ALU0|Mux22~0_combout ) # 
// (\reg0|Mux26~10_combout ))))) ) )

	.dataa(!\wCiULA2[5]~13_combout ),
	.datab(!\reg0|Mux26~10_combout ),
	.datac(!\ALUControl|Mux1~0_combout ),
	.datad(!\ALU0|Mux22~0_combout ),
	.datae(!\ALU0|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux26~0 .extended_lut = "off";
defparam \ALU0|Mux26~0 .lut_mask = 64'h0701F7010701F701;
defparam \ALU0|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux59~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[4]~4 (
// Equation(s):
// \wCregdata[4]~4_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux27~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [4]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(!\ALU0|Mux27~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[4]~4 .extended_lut = "off";
defparam \wCregdata[4]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[4]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][4] (
	.clk(\clock~input_o ),
	.d(\wCregdata[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][4] .is_wysiwyg = "true";
defparam \reg0|registers[16][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~0 (
// Equation(s):
// \reg0|Mux59~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][4]~q  ) ) )

	.dataa(!\reg0|registers[16][4]~q ),
	.datab(!\reg0|registers[20][4]~q ),
	.datac(!\reg0|registers[24][4]~q ),
	.datad(!\reg0|registers[28][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~0 .extended_lut = "off";
defparam \reg0|Mux59~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~1 (
// Equation(s):
// \reg0|Mux59~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][4]~q  ) ) )

	.dataa(!\reg0|registers[18][4]~q ),
	.datab(!\reg0|registers[22][4]~q ),
	.datac(!\reg0|registers[26][4]~q ),
	.datad(!\reg0|registers[30][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~1 .extended_lut = "off";
defparam \reg0|Mux59~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~2 (
// Equation(s):
// \reg0|Mux59~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][4]~q  ) ) )

	.dataa(!\reg0|registers[17][4]~q ),
	.datab(!\reg0|registers[21][4]~q ),
	.datac(!\reg0|registers[25][4]~q ),
	.datad(!\reg0|registers[29][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~2 .extended_lut = "off";
defparam \reg0|Mux59~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~3 (
// Equation(s):
// \reg0|Mux59~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][4]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][4]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][4]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][4]~q  ) ) )

	.dataa(!\reg0|registers[19][4]~q ),
	.datab(!\reg0|registers[23][4]~q ),
	.datac(!\reg0|registers[27][4]~q ),
	.datad(!\reg0|registers[31][4]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~3 .extended_lut = "off";
defparam \reg0|Mux59~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux59~4 (
// Equation(s):
// \reg0|Mux59~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux59~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux59~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux59~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux59~0_combout  ) ) )

	.dataa(!\reg0|Mux59~0_combout ),
	.datab(!\reg0|Mux59~1_combout ),
	.datac(!\reg0|Mux59~2_combout ),
	.datad(!\reg0|Mux59~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux59~4 .extended_lut = "off";
defparam \reg0|Mux59~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux59~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[4]~12 (
// Equation(s):
// \wCiULA2[4]~12_combout  = ( \reg0|Mux59~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux59~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[4]~4_combout )))) ) 
// ) # ( !\reg0|Mux59~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux59~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|oImm[4]~4_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|oImm[4]~4_combout ),
	.datad(!\reg0|Mux59~4_combout ),
	.datae(!\reg0|Mux59~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[4]~12 .extended_lut = "off";
defparam \wCiULA2[4]~12 .lut_mask = 64'h03478BCF03478BCF;
defparam \wCiULA2[4]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux27~0 (
// Equation(s):
// \ALU0|Mux27~0_combout  = ( \ALU0|Add0~17_sumout  & ( (!\wCiULA2[4]~12_combout  & (!\ALU0|Mux22~0_combout  & ((!\ALUControl|Mux1~0_combout ) # (\reg0|Mux27~10_combout )))) # (\wCiULA2[4]~12_combout  & ((!\ALU0|Mux22~0_combout ) # ((\reg0|Mux27~10_combout  
// & \ALUControl|Mux1~0_combout )))) ) ) # ( !\ALU0|Add0~17_sumout  & ( (\ALUControl|Mux1~0_combout  & ((!\wCiULA2[4]~12_combout  & (\reg0|Mux27~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[4]~12_combout  & ((!\ALU0|Mux22~0_combout ) # 
// (\reg0|Mux27~10_combout ))))) ) )

	.dataa(!\wCiULA2[4]~12_combout ),
	.datab(!\reg0|Mux27~10_combout ),
	.datac(!\ALUControl|Mux1~0_combout ),
	.datad(!\ALU0|Mux22~0_combout ),
	.datae(!\ALU0|Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux27~0 .extended_lut = "off";
defparam \ALU0|Mux27~0 .lut_mask = 64'h0701F7010701F701;
defparam \ALU0|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux60~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[3]~3 (
// Equation(s):
// \wCregdata[3]~3_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux28~1_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [3]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\ALU0|Mux28~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[3]~3 .extended_lut = "off";
defparam \wCregdata[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[3]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][3] (
	.clk(\clock~input_o ),
	.d(\wCregdata[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][3] .is_wysiwyg = "true";
defparam \reg0|registers[16][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~0 (
// Equation(s):
// \reg0|Mux28~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][3]~q  ) ) )

	.dataa(!\reg0|registers[16][3]~q ),
	.datab(!\reg0|registers[20][3]~q ),
	.datac(!\reg0|registers[24][3]~q ),
	.datad(!\reg0|registers[28][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~0 .extended_lut = "off";
defparam \reg0|Mux28~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~1 (
// Equation(s):
// \reg0|Mux28~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][3]~q  ) ) )

	.dataa(!\reg0|registers[17][3]~q ),
	.datab(!\reg0|registers[21][3]~q ),
	.datac(!\reg0|registers[25][3]~q ),
	.datad(!\reg0|registers[29][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~1 .extended_lut = "off";
defparam \reg0|Mux28~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~2 (
// Equation(s):
// \reg0|Mux28~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][3]~q  ) ) )

	.dataa(!\reg0|registers[18][3]~q ),
	.datab(!\reg0|registers[22][3]~q ),
	.datac(!\reg0|registers[26][3]~q ),
	.datad(!\reg0|registers[30][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~2 .extended_lut = "off";
defparam \reg0|Mux28~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~3 (
// Equation(s):
// \reg0|Mux28~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][3]~q  ) ) )

	.dataa(!\reg0|registers[19][3]~q ),
	.datab(!\reg0|registers[23][3]~q ),
	.datac(!\reg0|registers[27][3]~q ),
	.datad(!\reg0|registers[31][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~3 .extended_lut = "off";
defparam \reg0|Mux28~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~4 (
// Equation(s):
// \reg0|Mux28~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux28~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux28~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux28~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux28~0_combout  ) ) )

	.dataa(!\reg0|Mux28~0_combout ),
	.datab(!\reg0|Mux28~1_combout ),
	.datac(!\reg0|Mux28~2_combout ),
	.datad(!\reg0|Mux28~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~4 .extended_lut = "off";
defparam \reg0|Mux28~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~5 (
// Equation(s):
// \reg0|Mux28~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][3]~q  ) ) )

	.dataa(!\reg0|registers[4][3]~q ),
	.datab(!\reg0|registers[5][3]~q ),
	.datac(!\reg0|registers[6][3]~q ),
	.datad(!\reg0|registers[7][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~5 .extended_lut = "off";
defparam \reg0|Mux28~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~6 (
// Equation(s):
// \reg0|Mux28~6_combout  = ( \reg0|registers[3][3]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][3]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][3]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][3]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((!\reg0|registers[2][3]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][3]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][3]~q ),
	.datad(!\reg0|registers[2][3]~q ),
	.datae(!\reg0|registers[3][3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~6 .extended_lut = "off";
defparam \reg0|Mux28~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux28~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~7 (
// Equation(s):
// \reg0|Mux28~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][3]~q  ) ) )

	.dataa(!\reg0|registers[8][3]~q ),
	.datab(!\reg0|registers[9][3]~q ),
	.datac(!\reg0|registers[10][3]~q ),
	.datad(!\reg0|registers[11][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~7 .extended_lut = "off";
defparam \reg0|Mux28~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~8 (
// Equation(s):
// \reg0|Mux28~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][3]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][3]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][3]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][3]~q  ) ) )

	.dataa(!\reg0|registers[12][3]~q ),
	.datab(!\reg0|registers[13][3]~q ),
	.datac(!\reg0|registers[14][3]~q ),
	.datad(!\reg0|registers[15][3]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~8 .extended_lut = "off";
defparam \reg0|Mux28~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux28~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~9 (
// Equation(s):
// \reg0|Mux28~9_combout  = ( \reg0|Mux28~7_combout  & ( \reg0|Mux28~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux28~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux28~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux28~7_combout  & ( \reg0|Mux28~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux28~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux28~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux28~7_combout  & ( !\reg0|Mux28~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux28~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux28~5_combout ))) ) ) ) # ( 
// !\reg0|Mux28~7_combout  & ( !\reg0|Mux28~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux28~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux28~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux28~5_combout ),
	.datad(!\reg0|Mux28~6_combout ),
	.datae(!\reg0|Mux28~7_combout ),
	.dataf(!\reg0|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~9 .extended_lut = "off";
defparam \reg0|Mux28~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux28~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux28~10 (
// Equation(s):
// \reg0|Mux28~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux28~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux28~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux28~4_combout ),
	.datac(!\reg0|Mux28~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux28~10 .extended_lut = "off";
defparam \reg0|Mux28~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux28~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux28~0 (
// Equation(s):
// \ALU0|Mux28~0_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux28~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux60~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[3]~6_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux60~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[3]~6_combout ))) # (\reg0|Mux28~10_combout ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[3]~6_combout ),
	.datac(!\reg0|Mux60~10_combout ),
	.datad(!\reg0|Mux28~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux28~0 .extended_lut = "off";
defparam \ALU0|Mux28~0 .lut_mask = 64'h1BFF001B1BFF001B;
defparam \ALU0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux28~1 (
// Equation(s):
// \ALU0|Mux28~1_combout  = (!\ALUControl|Mux1~0_combout  & (!\ALU0|Mux22~0_combout  & (\ALU0|Add0~13_sumout ))) # (\ALUControl|Mux1~0_combout  & (((\ALU0|Mux28~0_combout ))))

	.dataa(!\ALUControl|Mux1~0_combout ),
	.datab(!\ALU0|Mux22~0_combout ),
	.datac(!\ALU0|Add0~13_sumout ),
	.datad(!\ALU0|Mux28~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux28~1 .extended_lut = "off";
defparam \ALU0|Mux28~1 .lut_mask = 64'h085D085D085D085D;
defparam \ALU0|Mux28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux61~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[2]~2 (
// Equation(s):
// \wCregdata[2]~2_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux29~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(!\ALU0|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[2]~2 .extended_lut = "off";
defparam \wCregdata[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][2] (
	.clk(\clock~input_o ),
	.d(\wCregdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][2] .is_wysiwyg = "true";
defparam \reg0|registers[16][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~0 (
// Equation(s):
// \reg0|Mux61~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][2]~q  ) ) )

	.dataa(!\reg0|registers[16][2]~q ),
	.datab(!\reg0|registers[20][2]~q ),
	.datac(!\reg0|registers[24][2]~q ),
	.datad(!\reg0|registers[28][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~0 .extended_lut = "off";
defparam \reg0|Mux61~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~1 (
// Equation(s):
// \reg0|Mux61~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][2]~q  ) ) )

	.dataa(!\reg0|registers[18][2]~q ),
	.datab(!\reg0|registers[22][2]~q ),
	.datac(!\reg0|registers[26][2]~q ),
	.datad(!\reg0|registers[30][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~1 .extended_lut = "off";
defparam \reg0|Mux61~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~2 (
// Equation(s):
// \reg0|Mux61~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][2]~q  ) ) )

	.dataa(!\reg0|registers[17][2]~q ),
	.datab(!\reg0|registers[21][2]~q ),
	.datac(!\reg0|registers[25][2]~q ),
	.datad(!\reg0|registers[29][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~2 .extended_lut = "off";
defparam \reg0|Mux61~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~3 (
// Equation(s):
// \reg0|Mux61~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][2]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][2]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][2]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][2]~q  ) ) )

	.dataa(!\reg0|registers[19][2]~q ),
	.datab(!\reg0|registers[23][2]~q ),
	.datac(!\reg0|registers[27][2]~q ),
	.datad(!\reg0|registers[31][2]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~3 .extended_lut = "off";
defparam \reg0|Mux61~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux61~4 (
// Equation(s):
// \reg0|Mux61~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux61~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux61~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux61~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux61~0_combout  ) ) )

	.dataa(!\reg0|Mux61~0_combout ),
	.datab(!\reg0|Mux61~1_combout ),
	.datac(!\reg0|Mux61~2_combout ),
	.datad(!\reg0|Mux61~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux61~4 .extended_lut = "off";
defparam \reg0|Mux61~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux61~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCiULA2[2]~14 (
// Equation(s):
// \wCiULA2[2]~14_combout  = ( \reg0|Mux61~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\reg0|Mux61~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|Selector9~0_combout )))) 
// ) ) # ( !\reg0|Mux61~9_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux61~4_combout )))) # (\Ctrl0|WideOr1~0_combout  & (((\ImmGen0|Selector9~0_combout )))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\ImmGen0|Selector9~0_combout ),
	.datad(!\reg0|Mux61~4_combout ),
	.datae(!\reg0|Mux61~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCiULA2[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCiULA2[2]~14 .extended_lut = "off";
defparam \wCiULA2[2]~14 .lut_mask = 64'h03478BCF03478BCF;
defparam \wCiULA2[2]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux29~0 (
// Equation(s):
// \ALU0|Mux29~0_combout  = ( \ALU0|Add0~9_sumout  & ( (!\wCiULA2[2]~14_combout  & (!\ALU0|Mux22~0_combout  & ((!\ALUControl|Mux1~0_combout ) # (\reg0|Mux29~10_combout )))) # (\wCiULA2[2]~14_combout  & ((!\ALU0|Mux22~0_combout ) # ((\reg0|Mux29~10_combout  & 
// \ALUControl|Mux1~0_combout )))) ) ) # ( !\ALU0|Add0~9_sumout  & ( (\ALUControl|Mux1~0_combout  & ((!\wCiULA2[2]~14_combout  & (\reg0|Mux29~10_combout  & !\ALU0|Mux22~0_combout )) # (\wCiULA2[2]~14_combout  & ((!\ALU0|Mux22~0_combout ) # 
// (\reg0|Mux29~10_combout ))))) ) )

	.dataa(!\wCiULA2[2]~14_combout ),
	.datab(!\reg0|Mux29~10_combout ),
	.datac(!\ALUControl|Mux1~0_combout ),
	.datad(!\ALU0|Mux22~0_combout ),
	.datae(!\ALU0|Add0~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux29~0 .extended_lut = "off";
defparam \ALU0|Mux29~0 .lut_mask = 64'h0701F7010701F701;
defparam \ALU0|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux62~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[1]~1 (
// Equation(s):
// \wCregdata[1]~1_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux30~1_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [1]))

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datac(!\ALU0|Mux30~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[1]~1 .extended_lut = "off";
defparam \wCregdata[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \wCregdata[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][1] (
	.clk(\clock~input_o ),
	.d(\wCregdata[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][1] .is_wysiwyg = "true";
defparam \reg0|registers[16][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~0 (
// Equation(s):
// \reg0|Mux30~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][1]~q  ) ) )

	.dataa(!\reg0|registers[16][1]~q ),
	.datab(!\reg0|registers[20][1]~q ),
	.datac(!\reg0|registers[24][1]~q ),
	.datad(!\reg0|registers[28][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~0 .extended_lut = "off";
defparam \reg0|Mux30~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~1 (
// Equation(s):
// \reg0|Mux30~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][1]~q  ) ) )

	.dataa(!\reg0|registers[17][1]~q ),
	.datab(!\reg0|registers[21][1]~q ),
	.datac(!\reg0|registers[25][1]~q ),
	.datad(!\reg0|registers[29][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~1 .extended_lut = "off";
defparam \reg0|Mux30~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~2 (
// Equation(s):
// \reg0|Mux30~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][1]~q  ) ) )

	.dataa(!\reg0|registers[18][1]~q ),
	.datab(!\reg0|registers[22][1]~q ),
	.datac(!\reg0|registers[26][1]~q ),
	.datad(!\reg0|registers[30][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~2 .extended_lut = "off";
defparam \reg0|Mux30~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~3 (
// Equation(s):
// \reg0|Mux30~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][1]~q  ) ) )

	.dataa(!\reg0|registers[19][1]~q ),
	.datab(!\reg0|registers[23][1]~q ),
	.datac(!\reg0|registers[27][1]~q ),
	.datad(!\reg0|registers[31][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~3 .extended_lut = "off";
defparam \reg0|Mux30~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~4 (
// Equation(s):
// \reg0|Mux30~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux30~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux30~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux30~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux30~0_combout  ) ) )

	.dataa(!\reg0|Mux30~0_combout ),
	.datab(!\reg0|Mux30~1_combout ),
	.datac(!\reg0|Mux30~2_combout ),
	.datad(!\reg0|Mux30~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~4 .extended_lut = "off";
defparam \reg0|Mux30~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~5 (
// Equation(s):
// \reg0|Mux30~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][1]~q  ) ) )

	.dataa(!\reg0|registers[4][1]~q ),
	.datab(!\reg0|registers[5][1]~q ),
	.datac(!\reg0|registers[6][1]~q ),
	.datad(!\reg0|registers[7][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~5 .extended_lut = "off";
defparam \reg0|Mux30~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~6 (
// Equation(s):
// \reg0|Mux30~6_combout  = ( \reg0|registers[3][1]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][1]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][1]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][1]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][1]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][1]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][1]~q ),
	.datad(!\reg0|registers[2][1]~q ),
	.datae(!\reg0|registers[3][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~6 .extended_lut = "off";
defparam \reg0|Mux30~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux30~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~7 (
// Equation(s):
// \reg0|Mux30~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][1]~q  ) ) )

	.dataa(!\reg0|registers[8][1]~q ),
	.datab(!\reg0|registers[9][1]~q ),
	.datac(!\reg0|registers[10][1]~q ),
	.datad(!\reg0|registers[11][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~7 .extended_lut = "off";
defparam \reg0|Mux30~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~8 (
// Equation(s):
// \reg0|Mux30~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][1]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][1]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][1]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][1]~q  ) ) )

	.dataa(!\reg0|registers[12][1]~q ),
	.datab(!\reg0|registers[13][1]~q ),
	.datac(!\reg0|registers[14][1]~q ),
	.datad(!\reg0|registers[15][1]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~8 .extended_lut = "off";
defparam \reg0|Mux30~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux30~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~9 (
// Equation(s):
// \reg0|Mux30~9_combout  = ( \reg0|Mux30~7_combout  & ( \reg0|Mux30~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux30~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux30~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux30~7_combout  & ( \reg0|Mux30~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux30~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux30~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux30~7_combout  & ( !\reg0|Mux30~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux30~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux30~5_combout ))) ) ) ) # ( 
// !\reg0|Mux30~7_combout  & ( !\reg0|Mux30~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux30~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux30~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux30~5_combout ),
	.datad(!\reg0|Mux30~6_combout ),
	.datae(!\reg0|Mux30~7_combout ),
	.dataf(!\reg0|Mux30~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~9 .extended_lut = "off";
defparam \reg0|Mux30~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux30~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux30~10 (
// Equation(s):
// \reg0|Mux30~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux30~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux30~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux30~4_combout ),
	.datac(!\reg0|Mux30~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux30~10 .extended_lut = "off";
defparam \reg0|Mux30~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux30~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux30~0 (
// Equation(s):
// \ALU0|Mux30~0_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux30~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout ))) # (\reg0|Mux30~10_combout ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector10~0_combout ),
	.datac(!\reg0|Mux62~10_combout ),
	.datad(!\reg0|Mux30~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux30~0 .extended_lut = "off";
defparam \ALU0|Mux30~0 .lut_mask = 64'h1BFF001B1BFF001B;
defparam \ALU0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux30~1 (
// Equation(s):
// \ALU0|Mux30~1_combout  = (!\ALUControl|Mux1~0_combout  & (\ALU0|Add0~5_sumout  & (!\ALU0|Mux22~0_combout ))) # (\ALUControl|Mux1~0_combout  & (((\ALU0|Mux30~0_combout ))))

	.dataa(!\ALUControl|Mux1~0_combout ),
	.datab(!\ALU0|Add0~5_sumout ),
	.datac(!\ALU0|Mux22~0_combout ),
	.datad(!\ALU0|Mux30~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux30~1 .extended_lut = "off";
defparam \ALU0|Mux30~1 .lut_mask = 64'h2075207520752075;
defparam \ALU0|Mux30~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\ImmGen0|Decoder0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MemData|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock2~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg0|Mux63~10_combout }),
	.portaaddr({\ALU0|Mux22~1_combout ,\ALU0|Mux23~1_combout ,\ALU0|Mux24~0_combout ,\ALU0|Mux25~1_combout ,\ALU0|Mux26~0_combout ,\ALU0|Mux27~0_combout ,\ALU0|Mux28~1_combout ,\ALU0|Mux29~0_combout ,\ALU0|Mux30~1_combout ,\ALU0|Mux31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_data.mif";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \MemData|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[0]~0 (
// Equation(s):
// \wCregdata[0]~0_combout  = (!\ImmGen0|Decoder0~2_combout  & ((\ALU0|Mux31~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & (\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [0]))

	.dataa(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(!\ImmGen0|Decoder0~2_combout ),
	.datac(!\ALU0|Mux31~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[0]~0 .extended_lut = "off";
defparam \wCregdata[0]~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \wCregdata[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][0] (
	.clk(\clock~input_o ),
	.d(\wCregdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][0] .is_wysiwyg = "true";
defparam \reg0|registers[16][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~0 (
// Equation(s):
// \reg0|Mux31~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[28][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[24][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[20][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[16][0]~q  ) ) )

	.dataa(!\reg0|registers[16][0]~q ),
	.datab(!\reg0|registers[20][0]~q ),
	.datac(!\reg0|registers[24][0]~q ),
	.datad(!\reg0|registers[28][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~0 .extended_lut = "off";
defparam \reg0|Mux31~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~1 (
// Equation(s):
// \reg0|Mux31~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[29][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[25][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[21][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[17][0]~q  ) ) )

	.dataa(!\reg0|registers[17][0]~q ),
	.datab(!\reg0|registers[21][0]~q ),
	.datac(!\reg0|registers[25][0]~q ),
	.datad(!\reg0|registers[29][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~1 .extended_lut = "off";
defparam \reg0|Mux31~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~2 (
// Equation(s):
// \reg0|Mux31~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[30][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[26][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[22][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[18][0]~q  ) ) )

	.dataa(!\reg0|registers[18][0]~q ),
	.datab(!\reg0|registers[22][0]~q ),
	.datac(!\reg0|registers[26][0]~q ),
	.datad(!\reg0|registers[30][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~2 .extended_lut = "off";
defparam \reg0|Mux31~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~3 (
// Equation(s):
// \reg0|Mux31~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[31][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[27][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( \reg0|registers[23][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ( 
// \reg0|registers[19][0]~q  ) ) )

	.dataa(!\reg0|registers[19][0]~q ),
	.datab(!\reg0|registers[23][0]~q ),
	.datac(!\reg0|registers[27][0]~q ),
	.datad(!\reg0|registers[31][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~3 .extended_lut = "off";
defparam \reg0|Mux31~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~4 (
// Equation(s):
// \reg0|Mux31~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux31~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux31~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|Mux31~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|Mux31~0_combout  ) ) )

	.dataa(!\reg0|Mux31~0_combout ),
	.datab(!\reg0|Mux31~1_combout ),
	.datac(!\reg0|Mux31~2_combout ),
	.datad(!\reg0|Mux31~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~4 .extended_lut = "off";
defparam \reg0|Mux31~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~5 (
// Equation(s):
// \reg0|Mux31~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[7][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[6][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[5][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[4][0]~q  ) ) )

	.dataa(!\reg0|registers[4][0]~q ),
	.datab(!\reg0|registers[5][0]~q ),
	.datac(!\reg0|registers[6][0]~q ),
	.datad(!\reg0|registers[7][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~5 .extended_lut = "off";
defparam \reg0|Mux31~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~6 (
// Equation(s):
// \reg0|Mux31~6_combout  = ( \reg0|registers[3][0]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][0]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (((\reg0|registers[1][0]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) ) ) # ( !\reg0|registers[3][0]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\reg0|registers[2][0]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\reg0|registers[1][0]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(!\reg0|registers[1][0]~q ),
	.datad(!\reg0|registers[2][0]~q ),
	.datae(!\reg0|registers[3][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~6 .extended_lut = "off";
defparam \reg0|Mux31~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux31~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~7 (
// Equation(s):
// \reg0|Mux31~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[11][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[10][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[9][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[8][0]~q  ) ) )

	.dataa(!\reg0|registers[8][0]~q ),
	.datab(!\reg0|registers[9][0]~q ),
	.datac(!\reg0|registers[10][0]~q ),
	.datad(!\reg0|registers[11][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~7 .extended_lut = "off";
defparam \reg0|Mux31~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~8 (
// Equation(s):
// \reg0|Mux31~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[15][0]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[14][0]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( \reg0|registers[13][0]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ( 
// \reg0|registers[12][0]~q  ) ) )

	.dataa(!\reg0|registers[12][0]~q ),
	.datab(!\reg0|registers[13][0]~q ),
	.datac(!\reg0|registers[14][0]~q ),
	.datad(!\reg0|registers[15][0]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~8 .extended_lut = "off";
defparam \reg0|Mux31~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux31~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~9 (
// Equation(s):
// \reg0|Mux31~9_combout  = ( \reg0|Mux31~7_combout  & ( \reg0|Mux31~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux31~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (\reg0|Mux31~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]) ) ) ) # ( !\reg0|Mux31~7_combout  & ( \reg0|Mux31~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\reg0|Mux31~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux31~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) ) ) ) # ( \reg0|Mux31~7_combout  & ( !\reg0|Mux31~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\reg0|Mux31~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\reg0|Mux31~5_combout ))) ) ) ) # ( 
// !\reg0|Mux31~7_combout  & ( !\reg0|Mux31~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\reg0|Mux31~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\reg0|Mux31~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(!\reg0|Mux31~5_combout ),
	.datad(!\reg0|Mux31~6_combout ),
	.datae(!\reg0|Mux31~7_combout ),
	.dataf(!\reg0|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~9 .extended_lut = "off";
defparam \reg0|Mux31~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux31~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux31~10 (
// Equation(s):
// \reg0|Mux31~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\reg0|Mux31~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\reg0|Mux31~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(!\reg0|Mux31~4_combout ),
	.datac(!\reg0|Mux31~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux31~10 .extended_lut = "off";
defparam \reg0|Mux31~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux31~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALUControl|ALUCtrl[0]~0 (
// Equation(s):
// \ALUControl|ALUCtrl[0]~0_combout  = ( \ImmGen0|Decoder0~3_combout  & ( (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30] & \ALUControl|Equal0~1_combout )) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(gnd),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(!\ALUControl|Equal0~1_combout ),
	.datae(!\ImmGen0|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUControl|ALUCtrl[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUControl|ALUCtrl[0]~0 .extended_lut = "off";
defparam \ALUControl|ALUCtrl[0]~0 .lut_mask = 64'h0000005000000050;
defparam \ALUControl|ALUCtrl[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~0 (
// Equation(s):
// \ALU0|LessThan0~0_combout  = !\reg0|Mux9~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux41~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux41~10_combout ),
	.datad(!\reg0|Mux9~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~0 .extended_lut = "off";
defparam \ALU0|LessThan0~0 .lut_mask = 64'h1DE21DE21DE21DE2;
defparam \ALU0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~1 (
// Equation(s):
// \ALU0|LessThan0~1_combout  = !\reg0|Mux8~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux40~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux40~10_combout ),
	.datad(!\reg0|Mux8~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~1 .extended_lut = "off";
defparam \ALU0|LessThan0~1 .lut_mask = 64'h1DE21DE21DE21DE2;
defparam \ALU0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~2 (
// Equation(s):
// \ALU0|LessThan0~2_combout  = !\reg0|Mux7~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux39~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux39~10_combout ),
	.datad(!\reg0|Mux7~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~2 .extended_lut = "off";
defparam \ALU0|LessThan0~2 .lut_mask = 64'h1DE21DE21DE21DE2;
defparam \ALU0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~3 (
// Equation(s):
// \ALU0|LessThan0~3_combout  = !\reg0|Mux6~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux38~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux38~10_combout ),
	.datad(!\reg0|Mux6~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~3 .extended_lut = "off";
defparam \ALU0|LessThan0~3 .lut_mask = 64'h1DE21DE21DE21DE2;
defparam \ALU0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~4 (
// Equation(s):
// \ALU0|LessThan0~4_combout  = !\reg0|Mux5~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux37~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux37~10_combout ),
	.datad(!\reg0|Mux5~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~4 .extended_lut = "off";
defparam \ALU0|LessThan0~4 .lut_mask = 64'h1DE21DE21DE21DE2;
defparam \ALU0|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~5 (
// Equation(s):
// \ALU0|LessThan0~5_combout  = ( \reg0|Mux35~10_combout  & ( \reg0|Mux3~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux36~10_combout  $ (\reg0|Mux4~10_combout )))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout  & 
// ((\reg0|Mux4~10_combout )))) ) ) ) # ( !\reg0|Mux35~10_combout  & ( \reg0|Mux3~10_combout  & ( (\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & \reg0|Mux4~10_combout )) ) ) ) # ( \reg0|Mux35~10_combout  & ( !\reg0|Mux3~10_combout  & ( 
// (!\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & !\reg0|Mux4~10_combout )) ) ) ) # ( !\reg0|Mux35~10_combout  & ( !\reg0|Mux3~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux36~10_combout  $ (\reg0|Mux4~10_combout )))) # 
// (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout  & ((!\reg0|Mux4~10_combout )))) ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux36~10_combout ),
	.datad(!\reg0|Mux4~10_combout ),
	.datae(!\reg0|Mux35~10_combout ),
	.dataf(!\reg0|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~5 .extended_lut = "off";
defparam \ALU0|LessThan0~5 .lut_mask = 64'hE20C22000011C01D;
defparam \ALU0|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~0 (
// Equation(s):
// \ALU0|Equal0~0_combout  = ( !\ALU0|LessThan0~4_combout  & ( \ALU0|LessThan0~5_combout  & ( (!\ALU0|LessThan0~0_combout  & (!\ALU0|LessThan0~1_combout  & (!\ALU0|LessThan0~2_combout  & !\ALU0|LessThan0~3_combout ))) ) ) )

	.dataa(!\ALU0|LessThan0~0_combout ),
	.datab(!\ALU0|LessThan0~1_combout ),
	.datac(!\ALU0|LessThan0~2_combout ),
	.datad(!\ALU0|LessThan0~3_combout ),
	.datae(!\ALU0|LessThan0~4_combout ),
	.dataf(!\ALU0|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~0 .extended_lut = "off";
defparam \ALU0|Equal0~0 .lut_mask = 64'h0000000080000000;
defparam \ALU0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~1 (
// Equation(s):
// \ALU0|Equal0~1_combout  = ( \wCiULA2[31]~3_combout  & ( \reg0|Mux0~10_combout  & ( (!\wCiULA2[29]~1_combout  & (!\reg0|Mux2~10_combout  & (!\wCiULA2[30]~2_combout  $ (\reg0|Mux1~10_combout )))) # (\wCiULA2[29]~1_combout  & (\reg0|Mux2~10_combout  & 
// (!\wCiULA2[30]~2_combout  $ (\reg0|Mux1~10_combout )))) ) ) ) # ( !\wCiULA2[31]~3_combout  & ( !\reg0|Mux0~10_combout  & ( (!\wCiULA2[29]~1_combout  & (!\reg0|Mux2~10_combout  & (!\wCiULA2[30]~2_combout  $ (\reg0|Mux1~10_combout )))) # 
// (\wCiULA2[29]~1_combout  & (\reg0|Mux2~10_combout  & (!\wCiULA2[30]~2_combout  $ (\reg0|Mux1~10_combout )))) ) ) )

	.dataa(!\wCiULA2[29]~1_combout ),
	.datab(!\reg0|Mux2~10_combout ),
	.datac(!\wCiULA2[30]~2_combout ),
	.datad(!\reg0|Mux1~10_combout ),
	.datae(!\wCiULA2[31]~3_combout ),
	.dataf(!\reg0|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~1 .extended_lut = "off";
defparam \ALU0|Equal0~1 .lut_mask = 64'h9009000000009009;
defparam \ALU0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~3 (
// Equation(s):
// \ALU0|Equal0~3_combout  = (!\wCiULA2[10]~8_combout  & (\reg0|Mux21~10_combout  & (!\wCiULA2[11]~9_combout  $ (!\reg0|Mux20~10_combout )))) # (\wCiULA2[10]~8_combout  & (!\reg0|Mux21~10_combout  & (!\wCiULA2[11]~9_combout  $ (!\reg0|Mux20~10_combout ))))

	.dataa(!\wCiULA2[10]~8_combout ),
	.datab(!\reg0|Mux21~10_combout ),
	.datac(!\wCiULA2[11]~9_combout ),
	.datad(!\reg0|Mux20~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~3 .extended_lut = "off";
defparam \ALU0|Equal0~3 .lut_mask = 64'h0660066006600660;
defparam \ALU0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~12 (
// Equation(s):
// \ALU0|LessThan0~12_combout  = ( \wCiULA2[9]~10_combout  & ( \reg0|Mux22~10_combout  & ( !\reg0|Mux23~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[8]~1_combout )))) ) ) ) # ( 
// !\wCiULA2[9]~10_combout  & ( !\reg0|Mux22~10_combout  & ( !\reg0|Mux23~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[8]~1_combout )))) ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[8]~1_combout ),
	.datac(!\reg0|Mux55~10_combout ),
	.datad(!\reg0|Mux23~10_combout ),
	.datae(!\wCiULA2[9]~10_combout ),
	.dataf(!\reg0|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~12 .extended_lut = "off";
defparam \ALU0|LessThan0~12 .lut_mask = 64'hE41B00000000E41B;
defparam \ALU0|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~13 (
// Equation(s):
// \ALU0|LessThan0~13_combout  = !\reg0|Mux25~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[6]~2_combout ))))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[6]~2_combout ),
	.datac(!\reg0|Mux57~10_combout ),
	.datad(!\reg0|Mux25~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~13 .extended_lut = "off";
defparam \ALU0|LessThan0~13 .lut_mask = 64'h1BE41BE41BE41BE4;
defparam \ALU0|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~14 (
// Equation(s):
// \ALU0|LessThan0~14_combout  = !\wCiULA2[7]~11_combout  $ (!\reg0|Mux24~10_combout )

	.dataa(!\wCiULA2[7]~11_combout ),
	.datab(!\reg0|Mux24~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~14 .extended_lut = "off";
defparam \ALU0|LessThan0~14 .lut_mask = 64'h6666666666666666;
defparam \ALU0|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~4 (
// Equation(s):
// \ALU0|Equal0~4_combout  = (!\wCiULA2[4]~12_combout  & (!\reg0|Mux27~10_combout  & (!\wCiULA2[5]~13_combout  $ (\reg0|Mux26~10_combout )))) # (\wCiULA2[4]~12_combout  & (\reg0|Mux27~10_combout  & (!\wCiULA2[5]~13_combout  $ (\reg0|Mux26~10_combout ))))

	.dataa(!\wCiULA2[4]~12_combout ),
	.datab(!\reg0|Mux27~10_combout ),
	.datac(!\wCiULA2[5]~13_combout ),
	.datad(!\reg0|Mux26~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~4 .extended_lut = "off";
defparam \ALU0|Equal0~4 .lut_mask = 64'h9009900990099009;
defparam \ALU0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~5 (
// Equation(s):
// \ALU0|Equal0~5_combout  = (\ALU0|LessThan0~12_combout  & (!\ALU0|LessThan0~13_combout  & (!\ALU0|LessThan0~14_combout  & \ALU0|Equal0~4_combout )))

	.dataa(!\ALU0|LessThan0~12_combout ),
	.datab(!\ALU0|LessThan0~13_combout ),
	.datac(!\ALU0|LessThan0~14_combout ),
	.datad(!\ALU0|Equal0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~5 .extended_lut = "off";
defparam \ALU0|Equal0~5 .lut_mask = 64'h0040004000400040;
defparam \ALU0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~16 (
// Equation(s):
// \ALU0|LessThan0~16_combout  = ( \wCiULA2[0]~0_combout  & ( \reg0|Mux31~10_combout  & ( (!\reg0|Mux30~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout )))) ) ) ) # ( 
// !\wCiULA2[0]~0_combout  & ( \reg0|Mux31~10_combout  & ( (!\reg0|Mux30~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout )))) ) ) ) # ( \wCiULA2[0]~0_combout  & ( 
// !\reg0|Mux31~10_combout  & ( (!\reg0|Mux30~10_combout ) # ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout ))) ) ) ) # ( !\wCiULA2[0]~0_combout  & ( !\reg0|Mux31~10_combout  & ( 
// (!\reg0|Mux30~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout )))) ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector10~0_combout ),
	.datac(!\reg0|Mux62~10_combout ),
	.datad(!\reg0|Mux30~10_combout ),
	.datae(!\wCiULA2[0]~0_combout ),
	.dataf(!\reg0|Mux31~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~16 .extended_lut = "off";
defparam \ALU0|LessThan0~16 .lut_mask = 64'h1B00FF1B1B001B00;
defparam \ALU0|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~44 (
// Equation(s):
// \ALU0|LessThan0~44_combout  = ( !\Ctrl0|WideOr1~0_combout  & ( (!\reg0|Mux28~10_combout  & (((!\ALU0|LessThan0~16_combout  & (!\reg0|Mux29~10_combout  & \wCiULA2[2]~14_combout )) # (\ALU0|LessThan0~16_combout  & ((!\reg0|Mux29~10_combout ) # 
// (\wCiULA2[2]~14_combout )))) # (\reg0|Mux60~10_combout ))) # (\reg0|Mux28~10_combout  & (\reg0|Mux60~10_combout  & ((!\ALU0|LessThan0~16_combout  & (!\reg0|Mux29~10_combout  & \wCiULA2[2]~14_combout )) # (\ALU0|LessThan0~16_combout  & 
// ((!\reg0|Mux29~10_combout ) # (\wCiULA2[2]~14_combout )))))) ) ) # ( \Ctrl0|WideOr1~0_combout  & ( (!\reg0|Mux28~10_combout  & (((!\ALU0|LessThan0~16_combout  & (!\reg0|Mux29~10_combout  & \wCiULA2[2]~14_combout )) # (\ALU0|LessThan0~16_combout  & 
// ((!\reg0|Mux29~10_combout ) # (\wCiULA2[2]~14_combout )))) # (\ImmGen0|oImm[3]~6_combout ))) # (\reg0|Mux28~10_combout  & (\ImmGen0|oImm[3]~6_combout  & ((!\ALU0|LessThan0~16_combout  & (!\reg0|Mux29~10_combout  & \wCiULA2[2]~14_combout )) # 
// (\ALU0|LessThan0~16_combout  & ((!\reg0|Mux29~10_combout ) # (\wCiULA2[2]~14_combout )))))) ) )

	.dataa(!\reg0|Mux28~10_combout ),
	.datab(!\ALU0|LessThan0~16_combout ),
	.datac(!\ImmGen0|oImm[3]~6_combout ),
	.datad(!\reg0|Mux29~10_combout ),
	.datae(!\Ctrl0|WideOr1~0_combout ),
	.dataf(!\wCiULA2[2]~14_combout ),
	.datag(!\reg0|Mux60~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~44 .extended_lut = "on";
defparam \ALU0|LessThan0~44 .lut_mask = 64'h2B0A2B0AAF2BAF2B;
defparam \ALU0|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~17 (
// Equation(s):
// \ALU0|LessThan0~17_combout  = ( \wCiULA2[7]~11_combout  & ( \reg0|Mux24~10_combout  & ( (!\reg0|Mux25~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[6]~2_combout )))) ) ) ) # ( 
// \wCiULA2[7]~11_combout  & ( !\reg0|Mux24~10_combout  ) ) # ( !\wCiULA2[7]~11_combout  & ( !\reg0|Mux24~10_combout  & ( (!\reg0|Mux25~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux57~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & 
// (\ImmGen0|oImm[6]~2_combout )))) ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[6]~2_combout ),
	.datac(!\reg0|Mux57~10_combout ),
	.datad(!\reg0|Mux25~10_combout ),
	.datae(!\wCiULA2[7]~11_combout ),
	.dataf(!\reg0|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~17 .extended_lut = "off";
defparam \ALU0|LessThan0~17 .lut_mask = 64'h1B00FFFF00001B00;
defparam \ALU0|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~18 (
// Equation(s):
// \ALU0|LessThan0~18_combout  = (!\wCiULA2[5]~13_combout  & (\wCiULA2[4]~12_combout  & (!\reg0|Mux27~10_combout  & !\reg0|Mux26~10_combout ))) # (\wCiULA2[5]~13_combout  & ((!\reg0|Mux26~10_combout ) # ((\wCiULA2[4]~12_combout  & !\reg0|Mux27~10_combout 
// ))))

	.dataa(!\wCiULA2[4]~12_combout ),
	.datab(!\reg0|Mux27~10_combout ),
	.datac(!\wCiULA2[5]~13_combout ),
	.datad(!\reg0|Mux26~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~18 .extended_lut = "off";
defparam \ALU0|LessThan0~18 .lut_mask = 64'h4F044F044F044F04;
defparam \ALU0|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~19 (
// Equation(s):
// \ALU0|LessThan0~19_combout  = ( \wCiULA2[9]~10_combout  & ( \reg0|Mux22~10_combout  & ( (!\reg0|Mux23~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[8]~1_combout )))) ) ) ) # ( 
// \wCiULA2[9]~10_combout  & ( !\reg0|Mux22~10_combout  ) ) # ( !\wCiULA2[9]~10_combout  & ( !\reg0|Mux22~10_combout  & ( (!\reg0|Mux23~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux55~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & 
// (\ImmGen0|oImm[8]~1_combout )))) ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[8]~1_combout ),
	.datac(!\reg0|Mux55~10_combout ),
	.datad(!\reg0|Mux23~10_combout ),
	.datae(!\wCiULA2[9]~10_combout ),
	.dataf(!\reg0|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~19 .extended_lut = "off";
defparam \ALU0|LessThan0~19 .lut_mask = 64'h1B00FFFF00001B00;
defparam \ALU0|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~20 (
// Equation(s):
// \ALU0|LessThan0~20_combout  = ( \ALU0|LessThan0~18_combout  & ( !\ALU0|LessThan0~19_combout  & ( (!\ALU0|LessThan0~12_combout ) # ((!\ALU0|LessThan0~17_combout  & ((\ALU0|LessThan0~14_combout ) # (\ALU0|LessThan0~13_combout )))) ) ) ) # ( 
// !\ALU0|LessThan0~18_combout  & ( !\ALU0|LessThan0~19_combout  & ( (!\ALU0|LessThan0~12_combout ) # (!\ALU0|LessThan0~17_combout ) ) ) )

	.dataa(!\ALU0|LessThan0~12_combout ),
	.datab(!\ALU0|LessThan0~13_combout ),
	.datac(!\ALU0|LessThan0~14_combout ),
	.datad(!\ALU0|LessThan0~17_combout ),
	.datae(!\ALU0|LessThan0~18_combout ),
	.dataf(!\ALU0|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~20 .extended_lut = "off";
defparam \ALU0|LessThan0~20 .lut_mask = 64'hFFAABFAA00000000;
defparam \ALU0|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~21 (
// Equation(s):
// \ALU0|LessThan0~21_combout  = ( \ALU0|LessThan0~20_combout  & ( (\ALU0|LessThan0~11_combout  & (\ALU0|Equal0~3_combout  & (\ALU0|Equal0~5_combout  & \ALU0|LessThan0~44_combout ))) ) ) # ( !\ALU0|LessThan0~20_combout  & ( (\ALU0|LessThan0~11_combout  & 
// \ALU0|Equal0~3_combout ) ) )

	.dataa(!\ALU0|LessThan0~11_combout ),
	.datab(!\ALU0|Equal0~3_combout ),
	.datac(!\ALU0|Equal0~5_combout ),
	.datad(!\ALU0|LessThan0~44_combout ),
	.datae(!\ALU0|LessThan0~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~21 .extended_lut = "off";
defparam \ALU0|LessThan0~21 .lut_mask = 64'h1111000111110001;
defparam \ALU0|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~7 (
// Equation(s):
// \ALU0|LessThan0~7_combout  = ( \reg0|Mux44~10_combout  & ( \reg0|Mux12~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux45~10_combout  $ (\reg0|Mux13~10_combout )))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout  & 
// ((\reg0|Mux13~10_combout )))) ) ) ) # ( !\reg0|Mux44~10_combout  & ( \reg0|Mux12~10_combout  & ( (\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & \reg0|Mux13~10_combout )) ) ) ) # ( \reg0|Mux44~10_combout  & ( !\reg0|Mux12~10_combout  & ( 
// (!\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & !\reg0|Mux13~10_combout )) ) ) ) # ( !\reg0|Mux44~10_combout  & ( !\reg0|Mux12~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux45~10_combout  $ (\reg0|Mux13~10_combout )))) # 
// (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout  & ((!\reg0|Mux13~10_combout )))) ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux45~10_combout ),
	.datad(!\reg0|Mux13~10_combout ),
	.datae(!\reg0|Mux44~10_combout ),
	.dataf(!\reg0|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~7 .extended_lut = "off";
defparam \ALU0|LessThan0~7 .lut_mask = 64'hE20C22000011C01D;
defparam \ALU0|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~8 (
// Equation(s):
// \ALU0|LessThan0~8_combout  = !\reg0|Mux15~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|Selector1~0_combout ))))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector1~0_combout ),
	.datac(!\reg0|Mux47~10_combout ),
	.datad(!\reg0|Mux15~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~8 .extended_lut = "off";
defparam \ALU0|LessThan0~8 .lut_mask = 64'h1BE41BE41BE41BE4;
defparam \ALU0|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~9 (
// Equation(s):
// \ALU0|LessThan0~9_combout  = !\wCiULA2[17]~4_combout  $ (\reg0|Mux14~10_combout )

	.dataa(!\wCiULA2[17]~4_combout ),
	.datab(!\reg0|Mux14~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~9 .extended_lut = "off";
defparam \ALU0|LessThan0~9 .lut_mask = 64'h9999999999999999;
defparam \ALU0|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~2 (
// Equation(s):
// \ALU0|Equal0~2_combout  = (!\wCiULA2[14]~5_combout  & (\reg0|Mux17~10_combout  & (!\wCiULA2[15]~6_combout  $ (!\reg0|Mux16~10_combout )))) # (\wCiULA2[14]~5_combout  & (!\reg0|Mux17~10_combout  & (!\wCiULA2[15]~6_combout  $ (!\reg0|Mux16~10_combout ))))

	.dataa(!\wCiULA2[14]~5_combout ),
	.datab(!\reg0|Mux17~10_combout ),
	.datac(!\wCiULA2[15]~6_combout ),
	.datad(!\reg0|Mux16~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~2 .extended_lut = "off";
defparam \ALU0|Equal0~2 .lut_mask = 64'h0660066006600660;
defparam \ALU0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~6 (
// Equation(s):
// \ALU0|Equal0~6_combout  = ( \ALU0|Equal0~2_combout  & ( (\ALU0|LessThan0~6_combout  & (\ALU0|LessThan0~7_combout  & (!\ALU0|LessThan0~8_combout  & !\ALU0|LessThan0~9_combout ))) ) )

	.dataa(!\ALU0|LessThan0~6_combout ),
	.datab(!\ALU0|LessThan0~7_combout ),
	.datac(!\ALU0|LessThan0~8_combout ),
	.datad(!\ALU0|LessThan0~9_combout ),
	.datae(!\ALU0|Equal0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~6 .extended_lut = "off";
defparam \ALU0|Equal0~6 .lut_mask = 64'h0000100000001000;
defparam \ALU0|Equal0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~10 (
// Equation(s):
// \ALU0|LessThan0~10_combout  = ( !\wCiULA2[13]~7_combout  & ( \reg0|Mux18~10_combout  & ( !\reg0|Mux19~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector5~0_combout )))) ) ) ) # ( 
// \wCiULA2[13]~7_combout  & ( !\reg0|Mux18~10_combout  & ( !\reg0|Mux19~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector5~0_combout )))) ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector5~0_combout ),
	.datac(!\reg0|Mux51~10_combout ),
	.datad(!\reg0|Mux19~10_combout ),
	.datae(!\wCiULA2[13]~7_combout ),
	.dataf(!\reg0|Mux18~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~10 .extended_lut = "off";
defparam \ALU0|LessThan0~10 .lut_mask = 64'h0000E41BE41B0000;
defparam \ALU0|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~22 (
// Equation(s):
// \ALU0|LessThan0~22_combout  = (!\wCiULA2[15]~6_combout  & ((!\reg0|Mux16~10_combout ) # ((!\wCiULA2[14]~5_combout  & !\reg0|Mux17~10_combout )))) # (\wCiULA2[15]~6_combout  & (!\wCiULA2[14]~5_combout  & (!\reg0|Mux17~10_combout  & !\reg0|Mux16~10_combout 
// )))

	.dataa(!\wCiULA2[14]~5_combout ),
	.datab(!\reg0|Mux17~10_combout ),
	.datac(!\wCiULA2[15]~6_combout ),
	.datad(!\reg0|Mux16~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~22 .extended_lut = "off";
defparam \ALU0|LessThan0~22 .lut_mask = 64'hF880F880F880F880;
defparam \ALU0|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~23 (
// Equation(s):
// \ALU0|LessThan0~23_combout  = ( \ALU0|LessThan0~22_combout  & ( (\ALU0|LessThan0~6_combout  & (\ALU0|LessThan0~7_combout  & (!\ALU0|LessThan0~8_combout  & !\ALU0|LessThan0~9_combout ))) ) )

	.dataa(!\ALU0|LessThan0~6_combout ),
	.datab(!\ALU0|LessThan0~7_combout ),
	.datac(!\ALU0|LessThan0~8_combout ),
	.datad(!\ALU0|LessThan0~9_combout ),
	.datae(!\ALU0|LessThan0~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~23 .extended_lut = "off";
defparam \ALU0|LessThan0~23 .lut_mask = 64'h0000100000001000;
defparam \ALU0|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~24 (
// Equation(s):
// \ALU0|LessThan0~24_combout  = ( !\wCiULA2[13]~7_combout  & ( \reg0|Mux18~10_combout  & ( (!\reg0|Mux19~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector5~0_combout )))) ) ) ) # ( 
// \wCiULA2[13]~7_combout  & ( !\reg0|Mux18~10_combout  & ( (!\reg0|Mux19~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux51~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector5~0_combout )))) ) ) ) # ( !\wCiULA2[13]~7_combout  & ( 
// !\reg0|Mux18~10_combout  ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector5~0_combout ),
	.datac(!\reg0|Mux51~10_combout ),
	.datad(!\reg0|Mux19~10_combout ),
	.datae(!\wCiULA2[13]~7_combout ),
	.dataf(!\reg0|Mux18~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~24 .extended_lut = "off";
defparam \ALU0|LessThan0~24 .lut_mask = 64'hFFFF1B001B000000;
defparam \ALU0|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~25 (
// Equation(s):
// \ALU0|LessThan0~25_combout  = (!\wCiULA2[11]~9_combout  & ((!\reg0|Mux20~10_combout ) # ((!\wCiULA2[10]~8_combout  & !\reg0|Mux21~10_combout )))) # (\wCiULA2[11]~9_combout  & (!\wCiULA2[10]~8_combout  & (!\reg0|Mux21~10_combout  & !\reg0|Mux20~10_combout 
// )))

	.dataa(!\wCiULA2[10]~8_combout ),
	.datab(!\reg0|Mux21~10_combout ),
	.datac(!\wCiULA2[11]~9_combout ),
	.datad(!\reg0|Mux20~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~25 .extended_lut = "off";
defparam \ALU0|LessThan0~25 .lut_mask = 64'hF880F880F880F880;
defparam \ALU0|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~26 (
// Equation(s):
// \ALU0|LessThan0~26_combout  = ( \reg0|Mux44~10_combout  & ( \reg0|Mux12~10_combout  & ( (!\reg0|Mux13~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux45~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) ) # ( 
// !\reg0|Mux44~10_combout  & ( \reg0|Mux12~10_combout  & ( (\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & !\reg0|Mux13~10_combout )) ) ) ) # ( \reg0|Mux44~10_combout  & ( !\reg0|Mux12~10_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # 
// (\ImmGen0|oImm[31]~0_combout ) ) ) ) # ( !\reg0|Mux44~10_combout  & ( !\reg0|Mux12~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (((\reg0|Mux45~10_combout  & !\reg0|Mux13~10_combout )))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )) ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux45~10_combout ),
	.datad(!\reg0|Mux13~10_combout ),
	.datae(!\reg0|Mux44~10_combout ),
	.dataf(!\reg0|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~26 .extended_lut = "off";
defparam \ALU0|LessThan0~26 .lut_mask = 64'h1D11DDDD11001D00;
defparam \ALU0|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~27 (
// Equation(s):
// \ALU0|LessThan0~27_combout  = ( !\wCiULA2[17]~4_combout  & ( \reg0|Mux14~10_combout  & ( (!\reg0|Mux15~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector1~0_combout )))) ) ) ) # ( 
// \wCiULA2[17]~4_combout  & ( !\reg0|Mux14~10_combout  & ( (!\reg0|Mux15~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux47~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector1~0_combout )))) ) ) ) # ( !\wCiULA2[17]~4_combout  & ( 
// !\reg0|Mux14~10_combout  ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector1~0_combout ),
	.datac(!\reg0|Mux47~10_combout ),
	.datad(!\reg0|Mux15~10_combout ),
	.datae(!\wCiULA2[17]~4_combout ),
	.dataf(!\reg0|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~27 .extended_lut = "off";
defparam \ALU0|LessThan0~27 .lut_mask = 64'hFFFF1B001B000000;
defparam \ALU0|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~28 (
// Equation(s):
// \ALU0|LessThan0~28_combout  = ( \reg0|Mux42~10_combout  & ( \reg0|Mux10~10_combout  & ( (!\reg0|Mux11~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux43~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) ) # ( 
// !\reg0|Mux42~10_combout  & ( \reg0|Mux10~10_combout  & ( (\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & !\reg0|Mux11~10_combout )) ) ) ) # ( \reg0|Mux42~10_combout  & ( !\reg0|Mux10~10_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # 
// (\ImmGen0|oImm[31]~0_combout ) ) ) ) # ( !\reg0|Mux42~10_combout  & ( !\reg0|Mux10~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (((\reg0|Mux43~10_combout  & !\reg0|Mux11~10_combout )))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )) ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux43~10_combout ),
	.datad(!\reg0|Mux11~10_combout ),
	.datae(!\reg0|Mux42~10_combout ),
	.dataf(!\reg0|Mux10~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~28 .extended_lut = "off";
defparam \ALU0|LessThan0~28 .lut_mask = 64'h1D11DDDD11001D00;
defparam \ALU0|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~29 (
// Equation(s):
// \ALU0|LessThan0~29_combout  = ( !\ALU0|LessThan0~28_combout  & ( (!\ALU0|LessThan0~6_combout ) # ((!\ALU0|LessThan0~26_combout  & ((!\ALU0|LessThan0~7_combout ) # (!\ALU0|LessThan0~27_combout )))) ) )

	.dataa(!\ALU0|LessThan0~6_combout ),
	.datab(!\ALU0|LessThan0~7_combout ),
	.datac(!\ALU0|LessThan0~26_combout ),
	.datad(!\ALU0|LessThan0~27_combout ),
	.datae(!\ALU0|LessThan0~28_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~29 .extended_lut = "off";
defparam \ALU0|LessThan0~29 .lut_mask = 64'hFAEA0000FAEA0000;
defparam \ALU0|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~30 (
// Equation(s):
// \ALU0|LessThan0~30_combout  = ( \ALU0|LessThan0~25_combout  & ( \ALU0|LessThan0~29_combout  & ( (!\ALU0|LessThan0~23_combout  & ((!\ALU0|Equal0~6_combout ) # ((!\ALU0|LessThan0~10_combout  & !\ALU0|LessThan0~24_combout )))) ) ) ) # ( 
// !\ALU0|LessThan0~25_combout  & ( \ALU0|LessThan0~29_combout  & ( (!\ALU0|LessThan0~23_combout  & ((!\ALU0|Equal0~6_combout ) # (!\ALU0|LessThan0~24_combout ))) ) ) )

	.dataa(!\ALU0|Equal0~6_combout ),
	.datab(!\ALU0|LessThan0~10_combout ),
	.datac(!\ALU0|LessThan0~23_combout ),
	.datad(!\ALU0|LessThan0~24_combout ),
	.datae(!\ALU0|LessThan0~25_combout ),
	.dataf(!\ALU0|LessThan0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~30 .extended_lut = "off";
defparam \ALU0|LessThan0~30 .lut_mask = 64'h00000000F0A0E0A0;
defparam \ALU0|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~7 (
// Equation(s):
// \ALU0|Equal0~7_combout  = (!\ALU0|LessThan0~2_combout  & (!\ALU0|LessThan0~3_combout  & (!\ALU0|LessThan0~4_combout  & \ALU0|LessThan0~5_combout )))

	.dataa(!\ALU0|LessThan0~2_combout ),
	.datab(!\ALU0|LessThan0~3_combout ),
	.datac(!\ALU0|LessThan0~4_combout ),
	.datad(!\ALU0|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~7 .extended_lut = "off";
defparam \ALU0|Equal0~7 .lut_mask = 64'h0080008000800080;
defparam \ALU0|Equal0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~31 (
// Equation(s):
// \ALU0|LessThan0~31_combout  = (!\reg0|Mux7~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux39~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux39~10_combout ),
	.datad(!\reg0|Mux7~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~31 .extended_lut = "off";
defparam \ALU0|LessThan0~31 .lut_mask = 64'h1D001D001D001D00;
defparam \ALU0|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~32 (
// Equation(s):
// \ALU0|LessThan0~32_combout  = (!\ALU0|LessThan0~3_combout  & (!\ALU0|LessThan0~4_combout  & (\ALU0|LessThan0~5_combout  & \ALU0|LessThan0~31_combout )))

	.dataa(!\ALU0|LessThan0~3_combout ),
	.datab(!\ALU0|LessThan0~4_combout ),
	.datac(!\ALU0|LessThan0~5_combout ),
	.datad(!\ALU0|LessThan0~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~32 .extended_lut = "off";
defparam \ALU0|LessThan0~32 .lut_mask = 64'h0008000800080008;
defparam \ALU0|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~34 (
// Equation(s):
// \ALU0|LessThan0~34_combout  = ( \reg0|Mux35~10_combout  & ( \reg0|Mux3~10_combout  & ( (!\reg0|Mux4~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux36~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) ) # ( 
// !\reg0|Mux35~10_combout  & ( \reg0|Mux3~10_combout  & ( (\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & !\reg0|Mux4~10_combout )) ) ) ) # ( \reg0|Mux35~10_combout  & ( !\reg0|Mux3~10_combout  & ( (!\Ctrl0|WideOr1~0_combout ) # 
// (\ImmGen0|oImm[31]~0_combout ) ) ) ) # ( !\reg0|Mux35~10_combout  & ( !\reg0|Mux3~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & (((\reg0|Mux36~10_combout  & !\reg0|Mux4~10_combout )))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )) ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux36~10_combout ),
	.datad(!\reg0|Mux4~10_combout ),
	.datae(!\reg0|Mux35~10_combout ),
	.dataf(!\reg0|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~34 .extended_lut = "off";
defparam \ALU0|LessThan0~34 .lut_mask = 64'h1D11DDDD11001D00;
defparam \ALU0|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~33 (
// Equation(s):
// \ALU0|LessThan0~33_combout  = (!\reg0|Mux6~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux38~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux38~10_combout ),
	.datad(!\reg0|Mux6~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~33 .extended_lut = "off";
defparam \ALU0|LessThan0~33 .lut_mask = 64'h1D001D001D001D00;
defparam \ALU0|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~40 (
// Equation(s):
// \ALU0|LessThan0~40_combout  = ( !\Ctrl0|WideOr1~0_combout  & ( ((\ALU0|LessThan0~5_combout  & ((!\reg0|Mux5~10_combout  & ((\ALU0|LessThan0~33_combout ) # (\reg0|Mux37~10_combout ))) # (\reg0|Mux5~10_combout  & (\reg0|Mux37~10_combout  & 
// \ALU0|LessThan0~33_combout ))))) # (\ALU0|LessThan0~34_combout ) ) ) # ( \Ctrl0|WideOr1~0_combout  & ( ((\ALU0|LessThan0~5_combout  & ((!\reg0|Mux5~10_combout  & ((\ALU0|LessThan0~33_combout ) # (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux5~10_combout  & 
// (\ImmGen0|oImm[31]~0_combout  & \ALU0|LessThan0~33_combout ))))) # (\ALU0|LessThan0~34_combout ) ) )

	.dataa(!\reg0|Mux5~10_combout ),
	.datab(!\ALU0|LessThan0~34_combout ),
	.datac(!\ImmGen0|oImm[31]~0_combout ),
	.datad(!\ALU0|LessThan0~33_combout ),
	.datae(!\Ctrl0|WideOr1~0_combout ),
	.dataf(!\ALU0|LessThan0~5_combout ),
	.datag(!\reg0|Mux37~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~40 .extended_lut = "on";
defparam \ALU0|LessThan0~40 .lut_mask = 64'h333333333BBF3BBF;
defparam \ALU0|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~35 (
// Equation(s):
// \ALU0|LessThan0~35_combout  = (!\reg0|Mux8~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux40~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux40~10_combout ),
	.datad(!\reg0|Mux8~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~35 .extended_lut = "off";
defparam \ALU0|LessThan0~35 .lut_mask = 64'h1D001D001D001D00;
defparam \ALU0|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~36 (
// Equation(s):
// \ALU0|LessThan0~36_combout  = (!\reg0|Mux9~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux41~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))))

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux41~10_combout ),
	.datad(!\reg0|Mux9~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~36 .extended_lut = "off";
defparam \ALU0|LessThan0~36 .lut_mask = 64'h1D001D001D001D00;
defparam \ALU0|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~37 (
// Equation(s):
// \ALU0|LessThan0~37_combout  = ( \ALU0|LessThan0~35_combout  & ( \ALU0|LessThan0~36_combout  & ( (!\ALU0|Equal0~7_combout  & (!\ALU0|LessThan0~32_combout  & !\ALU0|LessThan0~40_combout )) ) ) ) # ( !\ALU0|LessThan0~35_combout  & ( 
// \ALU0|LessThan0~36_combout  & ( (!\ALU0|LessThan0~32_combout  & (!\ALU0|LessThan0~40_combout  & ((!\ALU0|Equal0~7_combout ) # (\ALU0|LessThan0~1_combout )))) ) ) ) # ( \ALU0|LessThan0~35_combout  & ( !\ALU0|LessThan0~36_combout  & ( 
// (!\ALU0|Equal0~7_combout  & (!\ALU0|LessThan0~32_combout  & !\ALU0|LessThan0~40_combout )) ) ) ) # ( !\ALU0|LessThan0~35_combout  & ( !\ALU0|LessThan0~36_combout  & ( (!\ALU0|LessThan0~32_combout  & !\ALU0|LessThan0~40_combout ) ) ) )

	.dataa(!\ALU0|LessThan0~1_combout ),
	.datab(!\ALU0|Equal0~7_combout ),
	.datac(!\ALU0|LessThan0~32_combout ),
	.datad(!\ALU0|LessThan0~40_combout ),
	.datae(!\ALU0|LessThan0~35_combout ),
	.dataf(!\ALU0|LessThan0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~37 .extended_lut = "off";
defparam \ALU0|LessThan0~37 .lut_mask = 64'hF000C000D000C000;
defparam \ALU0|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~38 (
// Equation(s):
// \ALU0|LessThan0~38_combout  = ( \wCiULA2[31]~3_combout  & ( \reg0|Mux0~10_combout  & ( (!\wCiULA2[30]~2_combout  & (\wCiULA2[29]~1_combout  & (!\reg0|Mux2~10_combout  & !\reg0|Mux1~10_combout ))) # (\wCiULA2[30]~2_combout  & ((!\reg0|Mux1~10_combout ) # 
// ((\wCiULA2[29]~1_combout  & !\reg0|Mux2~10_combout )))) ) ) ) # ( !\wCiULA2[31]~3_combout  & ( \reg0|Mux0~10_combout  ) ) # ( !\wCiULA2[31]~3_combout  & ( !\reg0|Mux0~10_combout  & ( (!\wCiULA2[30]~2_combout  & (\wCiULA2[29]~1_combout  & 
// (!\reg0|Mux2~10_combout  & !\reg0|Mux1~10_combout ))) # (\wCiULA2[30]~2_combout  & ((!\reg0|Mux1~10_combout ) # ((\wCiULA2[29]~1_combout  & !\reg0|Mux2~10_combout )))) ) ) )

	.dataa(!\wCiULA2[29]~1_combout ),
	.datab(!\reg0|Mux2~10_combout ),
	.datac(!\wCiULA2[30]~2_combout ),
	.datad(!\reg0|Mux1~10_combout ),
	.datae(!\wCiULA2[31]~3_combout ),
	.dataf(!\reg0|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~38 .extended_lut = "off";
defparam \ALU0|LessThan0~38 .lut_mask = 64'h4F040000FFFF4F04;
defparam \ALU0|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~39 (
// Equation(s):
// \ALU0|LessThan0~39_combout  = ( \ALU0|LessThan0~37_combout  & ( !\ALU0|LessThan0~38_combout  & ( (!\ALU0|Equal0~0_combout ) # ((!\ALU0|Equal0~1_combout ) # ((!\ALU0|LessThan0~21_combout  & \ALU0|LessThan0~30_combout ))) ) ) ) # ( 
// !\ALU0|LessThan0~37_combout  & ( !\ALU0|LessThan0~38_combout  & ( !\ALU0|Equal0~1_combout  ) ) )

	.dataa(!\ALU0|Equal0~0_combout ),
	.datab(!\ALU0|Equal0~1_combout ),
	.datac(!\ALU0|LessThan0~21_combout ),
	.datad(!\ALU0|LessThan0~30_combout ),
	.datae(!\ALU0|LessThan0~37_combout ),
	.dataf(!\ALU0|LessThan0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~39 .extended_lut = "off";
defparam \ALU0|LessThan0~39 .lut_mask = 64'hCCCCEEFE00000000;
defparam \ALU0|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Mux31~0 (
// Equation(s):
// \ALU0|Mux31~0_combout  = ( \ALU0|LessThan0~39_combout  & ( \ALU0|Add0~1_sumout  & ( (!\ALUControl|Mux1~0_combout  & (((!\ALUControl|ALUCtrl[0]~0_combout )))) # (\ALUControl|Mux1~0_combout  & ((!\reg0|Mux31~10_combout  & (\wCiULA2[0]~0_combout  & 
// \ALUControl|ALUCtrl[0]~0_combout )) # (\reg0|Mux31~10_combout  & ((\ALUControl|ALUCtrl[0]~0_combout ) # (\wCiULA2[0]~0_combout ))))) ) ) ) # ( !\ALU0|LessThan0~39_combout  & ( \ALU0|Add0~1_sumout  & ( (!\ALUControl|Mux1~0_combout ) # 
// ((!\reg0|Mux31~10_combout  & (\wCiULA2[0]~0_combout  & \ALUControl|ALUCtrl[0]~0_combout )) # (\reg0|Mux31~10_combout  & ((\ALUControl|ALUCtrl[0]~0_combout ) # (\wCiULA2[0]~0_combout )))) ) ) ) # ( \ALU0|LessThan0~39_combout  & ( !\ALU0|Add0~1_sumout  & ( 
// (\ALUControl|Mux1~0_combout  & ((!\reg0|Mux31~10_combout  & (\wCiULA2[0]~0_combout  & \ALUControl|ALUCtrl[0]~0_combout )) # (\reg0|Mux31~10_combout  & ((\ALUControl|ALUCtrl[0]~0_combout ) # (\wCiULA2[0]~0_combout ))))) ) ) ) # ( 
// !\ALU0|LessThan0~39_combout  & ( !\ALU0|Add0~1_sumout  & ( (!\reg0|Mux31~10_combout  & (\ALUControl|ALUCtrl[0]~0_combout  & ((!\ALUControl|Mux1~0_combout ) # (\wCiULA2[0]~0_combout )))) # (\reg0|Mux31~10_combout  & (((\wCiULA2[0]~0_combout  & 
// \ALUControl|Mux1~0_combout )) # (\ALUControl|ALUCtrl[0]~0_combout ))) ) ) )

	.dataa(!\reg0|Mux31~10_combout ),
	.datab(!\wCiULA2[0]~0_combout ),
	.datac(!\ALUControl|Mux1~0_combout ),
	.datad(!\ALUControl|ALUCtrl[0]~0_combout ),
	.datae(!\ALU0|LessThan0~39_combout ),
	.dataf(!\ALU0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Mux31~0 .extended_lut = "off";
defparam \ALU0|Mux31~0 .lut_mask = 64'h01F70107F1F7F107;
defparam \ALU0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[20]~31 (
// Equation(s):
// \wCregdata[20]~31_combout  = ( \ALU0|Mux22~0_combout  & ( (\reg0|Mux11~10_combout  & ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux43~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout )))) ) ) # ( !\ALU0|Mux22~0_combout  & ( 
// ((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux43~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout ))) # (\reg0|Mux11~10_combout ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux43~10_combout ),
	.datad(!\reg0|Mux11~10_combout ),
	.datae(!\ALU0|Mux22~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[20]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[20]~31 .extended_lut = "off";
defparam \wCregdata[20]~31 .lut_mask = 64'h1DFF001D1DFF001D;
defparam \wCregdata[20]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCregdata[20]~32 (
// Equation(s):
// \wCregdata[20]~32_combout  = ( \ALU0|Add0~81_sumout  & ( \wCregdata[20]~31_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (((!\wCregdata[12]~10_combout )) # (\ALUControl|Mux1~0_combout ))) # (\ImmGen0|Decoder0~2_combout  & 
// (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) ) ) ) # ( !\ALU0|Add0~81_sumout  & ( \wCregdata[20]~31_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (\ALUControl|Mux1~0_combout  & (\wCregdata[12]~10_combout ))) # 
// (\ImmGen0|Decoder0~2_combout  & (((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [20])))) ) ) ) # ( \ALU0|Add0~81_sumout  & ( !\wCregdata[20]~31_combout  & ( (!\ImmGen0|Decoder0~2_combout  & (!\wCregdata[12]~10_combout )) # 
// (\ImmGen0|Decoder0~2_combout  & ((\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [20]))) ) ) ) # ( !\ALU0|Add0~81_sumout  & ( !\wCregdata[20]~31_combout  & ( (\ImmGen0|Decoder0~2_combout  & 
// \MemData|altsyncram_component|auto_generated|altsyncram1|q_a [20]) ) ) )

	.dataa(!\ImmGen0|Decoder0~2_combout ),
	.datab(!\ALUControl|Mux1~0_combout ),
	.datac(!\wCregdata[12]~10_combout ),
	.datad(!\MemData|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datae(!\ALU0|Add0~81_sumout ),
	.dataf(!\wCregdata[20]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCregdata[20]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCregdata[20]~32 .extended_lut = "off";
defparam \wCregdata[20]~32 .lut_mask = 64'h0055A0F50257A2F7;
defparam \wCregdata[20]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \reg0|registers[16][20] (
	.clk(\clock~input_o ),
	.d(\wCregdata[20]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg0|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|registers[16][20] .is_wysiwyg = "true";
defparam \reg0|registers[16][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~0 (
// Equation(s):
// \reg0|Mux43~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[28][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[24][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[20][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[16][20]~q  ) ) )

	.dataa(!\reg0|registers[16][20]~q ),
	.datab(!\reg0|registers[20][20]~q ),
	.datac(!\reg0|registers[24][20]~q ),
	.datad(!\reg0|registers[28][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~0 .extended_lut = "off";
defparam \reg0|Mux43~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~1 (
// Equation(s):
// \reg0|Mux43~1_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[30][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[26][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[22][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[18][20]~q  ) ) )

	.dataa(!\reg0|registers[18][20]~q ),
	.datab(!\reg0|registers[22][20]~q ),
	.datac(!\reg0|registers[26][20]~q ),
	.datad(!\reg0|registers[30][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~1 .extended_lut = "off";
defparam \reg0|Mux43~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~2 (
// Equation(s):
// \reg0|Mux43~2_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[29][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[25][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[21][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[17][20]~q  ) ) )

	.dataa(!\reg0|registers[17][20]~q ),
	.datab(!\reg0|registers[21][20]~q ),
	.datac(!\reg0|registers[25][20]~q ),
	.datad(!\reg0|registers[29][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~2 .extended_lut = "off";
defparam \reg0|Mux43~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~3 (
// Equation(s):
// \reg0|Mux43~3_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[31][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[27][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( \reg0|registers[23][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ( 
// \reg0|registers[19][20]~q  ) ) )

	.dataa(!\reg0|registers[19][20]~q ),
	.datab(!\reg0|registers[23][20]~q ),
	.datac(!\reg0|registers[27][20]~q ),
	.datad(!\reg0|registers[31][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~3 .extended_lut = "off";
defparam \reg0|Mux43~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~4 (
// Equation(s):
// \reg0|Mux43~4_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux43~3_combout  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux43~2_combout  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|Mux43~1_combout  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|Mux43~0_combout  ) ) )

	.dataa(!\reg0|Mux43~0_combout ),
	.datab(!\reg0|Mux43~1_combout ),
	.datac(!\reg0|Mux43~2_combout ),
	.datad(!\reg0|Mux43~3_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~4 .extended_lut = "off";
defparam \reg0|Mux43~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~5 (
// Equation(s):
// \reg0|Mux43~5_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[7][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[5][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[6][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[4][20]~q  ) ) )

	.dataa(!\reg0|registers[4][20]~q ),
	.datab(!\reg0|registers[6][20]~q ),
	.datac(!\reg0|registers[5][20]~q ),
	.datad(!\reg0|registers[7][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~5 .extended_lut = "off";
defparam \reg0|Mux43~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~6 (
// Equation(s):
// \reg0|Mux43~6_combout  = ( \reg0|registers[3][20]~q  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][20]~q )))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\reg0|registers[1][20]~q )) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) ) ) # ( !\reg0|registers[3][20]~q  & ( 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\reg0|registers[2][20]~q )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\reg0|registers[1][20]~q ))) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(!\reg0|registers[1][20]~q ),
	.datad(!\reg0|registers[2][20]~q ),
	.datae(!\reg0|registers[3][20]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~6 .extended_lut = "off";
defparam \reg0|Mux43~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux43~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~7 (
// Equation(s):
// \reg0|Mux43~7_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[11][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[9][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[10][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[8][20]~q  ) ) )

	.dataa(!\reg0|registers[8][20]~q ),
	.datab(!\reg0|registers[10][20]~q ),
	.datac(!\reg0|registers[9][20]~q ),
	.datad(!\reg0|registers[11][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~7 .extended_lut = "off";
defparam \reg0|Mux43~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~8 (
// Equation(s):
// \reg0|Mux43~8_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[15][20]~q  ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[13][20]~q  ) ) ) # ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( \reg0|registers[14][20]~q  ) ) ) # ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ( !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20] & ( 
// \reg0|registers[12][20]~q  ) ) )

	.dataa(!\reg0|registers[12][20]~q ),
	.datab(!\reg0|registers[14][20]~q ),
	.datac(!\reg0|registers[13][20]~q ),
	.datad(!\reg0|registers[15][20]~q ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~8 .extended_lut = "off";
defparam \reg0|Mux43~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux43~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~9 (
// Equation(s):
// \reg0|Mux43~9_combout  = ( \reg0|Mux43~7_combout  & ( \reg0|Mux43~8_combout  & ( ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux43~6_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (\reg0|Mux43~5_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]) ) ) ) # ( !\reg0|Mux43~7_combout  & ( \reg0|Mux43~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\reg0|Mux43~6_combout )))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux43~5_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) ) ) ) # ( \reg0|Mux43~7_combout  & ( !\reg0|Mux43~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\reg0|Mux43~6_combout )) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\reg0|Mux43~5_combout ))) ) ) ) # ( 
// !\reg0|Mux43~7_combout  & ( !\reg0|Mux43~8_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\reg0|Mux43~6_combout ))) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\reg0|Mux43~5_combout )))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(!\reg0|Mux43~5_combout ),
	.datad(!\reg0|Mux43~6_combout ),
	.datae(!\reg0|Mux43~7_combout ),
	.dataf(!\reg0|Mux43~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~9 .extended_lut = "off";
defparam \reg0|Mux43~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg0|Mux43~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux43~10 (
// Equation(s):
// \reg0|Mux43~10_combout  = (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\reg0|Mux43~9_combout ))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\reg0|Mux43~4_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(!\reg0|Mux43~4_combout ),
	.datac(!\reg0|Mux43~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux43~10 .extended_lut = "off";
defparam \reg0|Mux43~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux43~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~6 (
// Equation(s):
// \ALU0|LessThan0~6_combout  = ( \reg0|Mux42~10_combout  & ( \reg0|Mux10~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux43~10_combout  $ (\reg0|Mux11~10_combout )))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|oImm[31]~0_combout  & 
// ((\reg0|Mux11~10_combout )))) ) ) ) # ( !\reg0|Mux42~10_combout  & ( \reg0|Mux10~10_combout  & ( (\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & \reg0|Mux11~10_combout )) ) ) ) # ( \reg0|Mux42~10_combout  & ( !\reg0|Mux10~10_combout  & ( 
// (!\ImmGen0|oImm[31]~0_combout  & (\Ctrl0|WideOr1~0_combout  & !\reg0|Mux11~10_combout )) ) ) ) # ( !\reg0|Mux42~10_combout  & ( !\reg0|Mux10~10_combout  & ( (!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux43~10_combout  $ (\reg0|Mux11~10_combout )))) # 
// (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[31]~0_combout  & ((!\reg0|Mux11~10_combout )))) ) ) )

	.dataa(!\ImmGen0|oImm[31]~0_combout ),
	.datab(!\Ctrl0|WideOr1~0_combout ),
	.datac(!\reg0|Mux43~10_combout ),
	.datad(!\reg0|Mux11~10_combout ),
	.datae(!\reg0|Mux42~10_combout ),
	.dataf(!\reg0|Mux10~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~6 .extended_lut = "off";
defparam \ALU0|LessThan0~6 .lut_mask = 64'hE20C22000011C01D;
defparam \ALU0|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~11 (
// Equation(s):
// \ALU0|LessThan0~11_combout  = ( \ALU0|Equal0~2_combout  & ( \ALU0|LessThan0~10_combout  & ( (\ALU0|LessThan0~6_combout  & (\ALU0|LessThan0~7_combout  & (!\ALU0|LessThan0~8_combout  & !\ALU0|LessThan0~9_combout ))) ) ) )

	.dataa(!\ALU0|LessThan0~6_combout ),
	.datab(!\ALU0|LessThan0~7_combout ),
	.datac(!\ALU0|LessThan0~8_combout ),
	.datad(!\ALU0|LessThan0~9_combout ),
	.datae(!\ALU0|Equal0~2_combout ),
	.dataf(!\ALU0|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~11 .extended_lut = "off";
defparam \ALU0|LessThan0~11 .lut_mask = 64'h0000000000001000;
defparam \ALU0|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|LessThan0~15 (
// Equation(s):
// \ALU0|LessThan0~15_combout  = !\reg0|Mux28~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((!\reg0|Mux60~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (!\ImmGen0|oImm[3]~6_combout ))))

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|oImm[3]~6_combout ),
	.datac(!\reg0|Mux60~10_combout ),
	.datad(!\reg0|Mux28~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|LessThan0~15 .extended_lut = "off";
defparam \ALU0|LessThan0~15 .lut_mask = 64'h1BE41BE41BE41BE4;
defparam \ALU0|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~8 (
// Equation(s):
// \ALU0|Equal0~8_combout  = ( \wCiULA2[0]~0_combout  & ( \reg0|Mux31~10_combout  & ( !\reg0|Mux30~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout )))) ) ) ) # ( 
// !\wCiULA2[0]~0_combout  & ( !\reg0|Mux31~10_combout  & ( !\reg0|Mux30~10_combout  $ (((!\Ctrl0|WideOr1~0_combout  & ((\reg0|Mux62~10_combout ))) # (\Ctrl0|WideOr1~0_combout  & (\ImmGen0|Selector10~0_combout )))) ) ) )

	.dataa(!\Ctrl0|WideOr1~0_combout ),
	.datab(!\ImmGen0|Selector10~0_combout ),
	.datac(!\reg0|Mux62~10_combout ),
	.datad(!\reg0|Mux30~10_combout ),
	.datae(!\wCiULA2[0]~0_combout ),
	.dataf(!\reg0|Mux31~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~8 .extended_lut = "off";
defparam \ALU0|Equal0~8 .lut_mask = 64'hE41B00000000E41B;
defparam \ALU0|Equal0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~9 (
// Equation(s):
// \ALU0|Equal0~9_combout  = ( \ALU0|Equal0~8_combout  & ( (\ALU0|Equal0~1_combout  & (!\ALU0|LessThan0~15_combout  & (!\wCiULA2[2]~14_combout  $ (\reg0|Mux29~10_combout )))) ) )

	.dataa(!\ALU0|Equal0~1_combout ),
	.datab(!\wCiULA2[2]~14_combout ),
	.datac(!\reg0|Mux29~10_combout ),
	.datad(!\ALU0|LessThan0~15_combout ),
	.datae(!\ALU0|Equal0~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~9 .extended_lut = "off";
defparam \ALU0|Equal0~9 .lut_mask = 64'h0000410000004100;
defparam \ALU0|Equal0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \wCPCFonte~0 (
// Equation(s):
// \wCPCFonte~0_combout  = ( \ALU0|Equal0~5_combout  & ( \ALU0|Equal0~9_combout  & ( (\ImmGen0|Decoder0~4_combout  & (\ALU0|LessThan0~11_combout  & (\ALU0|Equal0~3_combout  & \ALU0|Equal0~0_combout ))) ) ) )

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|LessThan0~11_combout ),
	.datac(!\ALU0|Equal0~3_combout ),
	.datad(!\ALU0|Equal0~0_combout ),
	.datae(!\ALU0|Equal0~5_combout ),
	.dataf(!\ALU0|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wCPCFonte~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wCPCFonte~0 .extended_lut = "off";
defparam \wCPCFonte~0 .lut_mask = 64'h0000000000000001;
defparam \wCPCFonte~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[1] (
	.clk(\clock~input_o ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[1] .is_wysiwyg = "true";
defparam \pc|PC[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ImmGen0|Decoder0~5 (
// Equation(s):
// \ImmGen0|Decoder0~5_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\ImmGen0|Decoder0~0_combout  & \ImmGen0|Decoder0~1_combout ))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(!\ImmGen0|Decoder0~0_combout ),
	.datac(!\ImmGen0|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImmGen0|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImmGen0|Decoder0~5 .extended_lut = "off";
defparam \ImmGen0|Decoder0~5 .lut_mask = 64'h0101010101010101;
defparam \ImmGen0|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.asdata(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MemData|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0003FFF00002AAA0;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h0505270505052705;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h3C3C3C3028282820;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hCCCCCCC088888880;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h03FC03F002A802A0;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8888888888888888;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "on";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h3232272733003300;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .extended_lut = "on";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 64'h01010F0F01000F00;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 64'h0527272705272727;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000C80000FAC8FA;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0004000400040004;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datae(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\MemData|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h0EE000000EE00000;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 .lut_mask = 64'h0505270505052705;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h000EEEE000000000;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h5556555655560000;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0001000100010001;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0E00E0000E00E000;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000040000000400;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hE000E000E000E000;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h02CE02CE02CE02CE;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h00000E0EE000EE0E;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 64'h0527272705272727;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h840BB0BB840BB0BB;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hC005A0A5C005A0A5;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h000D434D000D434D;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0032FA320032FA32;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\MemData|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0527052705270527;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h55AA55AA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055307500553075;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h0001F7FE00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0F1E071E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAAAAA2AA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3366336600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h61A561A561A561A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hD1001100D1001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .lut_mask = 64'h00553F7F00553F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h1101911111019111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h048C048C048C048C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h2000000020A00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 .lut_mask = 64'h0537053705370537;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hD7D7D7D7D7D7D7D7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hD5D57F7FD5D57F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hD5D555557F7FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hD57F55FF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000100000001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h4760A0004760A000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h9F2050609F205060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h33D0503033D05030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0008000800080008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000002000000020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h4474477744744777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hB8F02020B8F02020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h2022202220222022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h40C0C0C040C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h000001FF000001FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFF003F00EA002A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFFFFFF0222FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \MemInstr|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|WideOr4~0 (
// Equation(s):
// \Ctrl0|WideOr4~0_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|WideOr4~0 .extended_lut = "off";
defparam \Ctrl0|WideOr4~0 .lut_mask = 64'h4504450445044504;
defparam \Ctrl0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|WideOr4~1 (
// Equation(s):
// \Ctrl0|WideOr4~1_combout  = (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// \Ctrl0|WideOr4~0_combout )))

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(!\Ctrl0|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|WideOr4~1 .extended_lut = "off";
defparam \Ctrl0|WideOr4~1 .lut_mask = 64'h0040004000400040;
defparam \Ctrl0|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|WideOr3~0 (
// Equation(s):
// \Ctrl0|WideOr3~0_combout  = ( \MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( \ImmGen0|Selector8~0_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4] & 
// (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3])))) ) ) ) # ( 
// !\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6] & ( \ImmGen0|Selector8~0_combout  & ( (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3] & 
// ((!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5])))) ) ) )

	.dataa(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datab(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datae(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.dataf(!\ImmGen0|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|WideOr3~0 .extended_lut = "off";
defparam \Ctrl0|WideOr3~0 .lut_mask = 64'h0000000080880090;
defparam \Ctrl0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Ctrl0|Jal (
// Equation(s):
// \Ctrl0|Jal~combout  = ( \Ctrl0|Jal~combout  & ( \Ctrl0|WideOr3~0_combout  & ( !\Ctrl0|WideOr4~1_combout  ) ) ) # ( !\Ctrl0|Jal~combout  & ( \Ctrl0|WideOr3~0_combout  & ( !\Ctrl0|WideOr4~1_combout  ) ) ) # ( \Ctrl0|Jal~combout  & ( 
// !\Ctrl0|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ctrl0|WideOr4~1_combout ),
	.datae(!\Ctrl0|Jal~combout ),
	.dataf(!\Ctrl0|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ctrl0|Jal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ctrl0|Jal .extended_lut = "off";
defparam \Ctrl0|Jal .lut_mask = 64'h0000FFFFFF00FF00;
defparam \Ctrl0|Jal .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[0] (
	.clk(\clock~input_o ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[0] .is_wysiwyg = "true";
defparam \pc|PC[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ALU0|Equal0~10 (
// Equation(s):
// \ALU0|Equal0~10_combout  = ( \ALU0|Equal0~9_combout  & ( (\ALU0|LessThan0~11_combout  & (\ALU0|Equal0~3_combout  & (\ALU0|Equal0~0_combout  & \ALU0|Equal0~5_combout ))) ) )

	.dataa(!\ALU0|LessThan0~11_combout ),
	.datab(!\ALU0|Equal0~3_combout ),
	.datac(!\ALU0|Equal0~0_combout ),
	.datad(!\ALU0|Equal0~5_combout ),
	.datae(!\ALU0|Equal0~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU0|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU0|Equal0~10 .extended_lut = "off";
defparam \ALU0|Equal0~10 .lut_mask = 64'h0000000100000001;
defparam \ALU0|Equal0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( (\ImmGen0|Selector7~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( (\ImmGen0|Selector7~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [10] ) + ( \Add0~38  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|Selector7~1_combout ),
	.datad(!\ALU0|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [10]),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FF0000000307;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[10] (
	.clk(\clock~input_o ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[10] .is_wysiwyg = "true";
defparam \pc|PC[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( (\ImmGen0|Selector6~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [11] ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( (\ImmGen0|Selector6~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [11] ) + ( \Add0~42  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|Selector6~1_combout ),
	.datad(!\ALU0|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [11]),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF0000000307;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[11] (
	.clk(\clock~input_o ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[11] .is_wysiwyg = "true";
defparam \pc|PC[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( (\ImmGen0|Selector5~0_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( (\ImmGen0|Selector5~0_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [12] ) + ( \Add0~46  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|Equal0~10_combout ),
	.datac(!\Ctrl0|Jal~combout ),
	.datad(!\ImmGen0|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [12]),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FF000000001F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[12] (
	.clk(\clock~input_o ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[12] .is_wysiwyg = "true";
defparam \pc|PC[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( (\ImmGen0|Selector4~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( (\ImmGen0|Selector4~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [13] ) + ( \Add0~50  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|Equal0~10_combout ),
	.datac(!\Ctrl0|Jal~combout ),
	.datad(!\ImmGen0|Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [13]),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF000000001F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[13] (
	.clk(\clock~input_o ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[13] .is_wysiwyg = "true";
defparam \pc|PC[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( (\ImmGen0|Selector3~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( (\ImmGen0|Selector3~1_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [14] ) + ( \Add0~54  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|Equal0~10_combout ),
	.datac(!\Ctrl0|Jal~combout ),
	.datad(!\ImmGen0|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [14]),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FF000000001F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[14] (
	.clk(\clock~input_o ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[14] .is_wysiwyg = "true";
defparam \pc|PC[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( (\ImmGen0|Selector2~2_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [15] ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( (\ImmGen0|Selector2~2_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [15] ) + ( \Add0~58  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|Equal0~10_combout ),
	.datac(!\Ctrl0|Jal~combout ),
	.datad(!\ImmGen0|Selector2~2_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [15]),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FF000000001F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[15] (
	.clk(\clock~input_o ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[15] .is_wysiwyg = "true";
defparam \pc|PC[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( (\ImmGen0|Selector1~0_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [16] ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( (\ImmGen0|Selector1~0_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [16] ) + ( \Add0~62  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|Equal0~10_combout ),
	.datac(!\Ctrl0|Jal~combout ),
	.datad(!\ImmGen0|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [16]),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FF000000001F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[16] (
	.clk(\clock~input_o ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[16] .is_wysiwyg = "true";
defparam \pc|PC[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( (\ImmGen0|Selector0~4_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [17] ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( (\ImmGen0|Selector0~4_combout  & (((\ImmGen0|Decoder0~4_combout  & \ALU0|Equal0~10_combout )) # (\Ctrl0|Jal~combout ))) ) + ( \pc|PC [17] ) + ( \Add0~66  ))

	.dataa(!\ImmGen0|Decoder0~4_combout ),
	.datab(!\ALU0|Equal0~10_combout ),
	.datac(!\Ctrl0|Jal~combout ),
	.datad(!\ImmGen0|Selector0~4_combout ),
	.datae(gnd),
	.dataf(!\pc|PC [17]),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FF000000001F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[17] (
	.clk(\clock~input_o ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[17] .is_wysiwyg = "true";
defparam \pc|PC[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [18] ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [18] ) + ( \Add0~70  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [18]),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[18] (
	.clk(\clock~input_o ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[18] .is_wysiwyg = "true";
defparam \pc|PC[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [19] ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [19] ) + ( \Add0~74  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [19]),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[19] (
	.clk(\clock~input_o ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[19] .is_wysiwyg = "true";
defparam \pc|PC[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [20] ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [20] ) + ( \Add0~78  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [20]),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[20] (
	.clk(\clock~input_o ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[20] .is_wysiwyg = "true";
defparam \pc|PC[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [21] ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [21] ) + ( \Add0~82  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [21]),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[21] (
	.clk(\clock~input_o ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[21] .is_wysiwyg = "true";
defparam \pc|PC[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( !\pc|PC [22] ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( !\pc|PC [22] ) + ( \Add0~86  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [22]),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h000000FF00000007;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \pc|PC[22]~0 (
// Equation(s):
// \pc|PC[22]~0_combout  = !\Add0~89_sumout 

	.dataa(!\Add0~89_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|PC[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|PC[22]~0 .extended_lut = "off";
defparam \pc|PC[22]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \pc|PC[22]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[22] (
	.clk(\clock~input_o ),
	.d(\pc|PC[22]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[22] .is_wysiwyg = "true";
defparam \pc|PC[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [23] ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [23] ) + ( \Add0~90  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [23]),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[23] (
	.clk(\clock~input_o ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[23] .is_wysiwyg = "true";
defparam \pc|PC[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [24] ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [24] ) + ( \Add0~94  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [24]),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[24] (
	.clk(\clock~input_o ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[24] .is_wysiwyg = "true";
defparam \pc|PC[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [25] ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [25] ) + ( \Add0~98  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [25]),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[25] (
	.clk(\clock~input_o ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[25] .is_wysiwyg = "true";
defparam \pc|PC[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [26] ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [26] ) + ( \Add0~102  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [26]),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[26] (
	.clk(\clock~input_o ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[26] .is_wysiwyg = "true";
defparam \pc|PC[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [27] ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [27] ) + ( \Add0~106  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [27]),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[27] (
	.clk(\clock~input_o ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[27] .is_wysiwyg = "true";
defparam \pc|PC[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [28] ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [28] ) + ( \Add0~110  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [28]),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[28] (
	.clk(\clock~input_o ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[28] .is_wysiwyg = "true";
defparam \pc|PC[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [29] ) + ( \Add0~114  ))
// \Add0~118  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [29] ) + ( \Add0~114  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [29]),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[29] (
	.clk(\clock~input_o ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[29] .is_wysiwyg = "true";
defparam \pc|PC[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [30] ) + ( \Add0~118  ))
// \Add0~122  = CARRY(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [30] ) + ( \Add0~118  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [30]),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[30] (
	.clk(\clock~input_o ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[30] .is_wysiwyg = "true";
defparam \pc|PC[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( (\ImmGen0|WideOr0~1_combout  & (\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31] & ((\Ctrl0|Jal~combout ) # (\wCPCFonte~0_combout )))) ) + ( \pc|PC [31] ) + ( \Add0~122  ))

	.dataa(!\wCPCFonte~0_combout ),
	.datab(!\Ctrl0|Jal~combout ),
	.datac(!\ImmGen0|WideOr0~1_combout ),
	.datad(!\MemInstr|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datae(gnd),
	.dataf(!\pc|PC [31]),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FF0000000007;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC[31] (
	.clk(\clock~input_o ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[31] .is_wysiwyg = "true";
defparam \pc|PC[31] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \regin[4]~input (
	.i(regin[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regin[4]~input_o ));
// synopsys translate_off
defparam \regin[4]~input .bus_hold = "false";
defparam \regin[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \regin[2]~input (
	.i(regin[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regin[2]~input_o ));
// synopsys translate_off
defparam \regin[2]~input .bus_hold = "false";
defparam \regin[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \regin[3]~input (
	.i(regin[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regin[3]~input_o ));
// synopsys translate_off
defparam \regin[3]~input .bus_hold = "false";
defparam \regin[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~0 (
// Equation(s):
// \reg0|Mux95~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][0]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][0]~q  ) ) )

	.dataa(!\reg0|registers[16][0]~q ),
	.datab(!\reg0|registers[20][0]~q ),
	.datac(!\reg0|registers[24][0]~q ),
	.datad(!\reg0|registers[28][0]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~0 .extended_lut = "off";
defparam \reg0|Mux95~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~1 (
// Equation(s):
// \reg0|Mux95~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][0]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][0]~q  ) ) )

	.dataa(!\reg0|registers[17][0]~q ),
	.datab(!\reg0|registers[21][0]~q ),
	.datac(!\reg0|registers[25][0]~q ),
	.datad(!\reg0|registers[29][0]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~1 .extended_lut = "off";
defparam \reg0|Mux95~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~2 (
// Equation(s):
// \reg0|Mux95~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][0]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][0]~q  ) ) )

	.dataa(!\reg0|registers[18][0]~q ),
	.datab(!\reg0|registers[22][0]~q ),
	.datac(!\reg0|registers[26][0]~q ),
	.datad(!\reg0|registers[30][0]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~2 .extended_lut = "off";
defparam \reg0|Mux95~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~3 (
// Equation(s):
// \reg0|Mux95~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][0]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][0]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][0]~q  ) ) )

	.dataa(!\reg0|registers[19][0]~q ),
	.datab(!\reg0|registers[23][0]~q ),
	.datac(!\reg0|registers[27][0]~q ),
	.datad(!\reg0|registers[31][0]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~3 .extended_lut = "off";
defparam \reg0|Mux95~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \regin[0]~input (
	.i(regin[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regin[0]~input_o ));
// synopsys translate_off
defparam \regin[0]~input .bus_hold = "false";
defparam \regin[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \regin[1]~input (
	.i(regin[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regin[1]~input_o ));
// synopsys translate_off
defparam \regin[1]~input .bus_hold = "false";
defparam \regin[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~4 (
// Equation(s):
// \reg0|Mux95~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux95~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux95~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux95~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux95~0_combout  ) ) )

	.dataa(!\reg0|Mux95~0_combout ),
	.datab(!\reg0|Mux95~1_combout ),
	.datac(!\reg0|Mux95~2_combout ),
	.datad(!\reg0|Mux95~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~4 .extended_lut = "off";
defparam \reg0|Mux95~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~5 (
// Equation(s):
// \reg0|Mux95~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][0]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][0]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][0]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][0]~q  ) ) )

	.dataa(!\reg0|registers[8][0]~q ),
	.datab(!\reg0|registers[9][0]~q ),
	.datac(!\reg0|registers[10][0]~q ),
	.datad(!\reg0|registers[11][0]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~5 .extended_lut = "off";
defparam \reg0|Mux95~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~6 (
// Equation(s):
// \reg0|Mux95~6_combout  = ( \reg0|registers[3][0]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][0]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][0]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][0]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][0]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][0]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][0]~q ),
	.datad(!\reg0|registers[2][0]~q ),
	.datae(!\reg0|registers[3][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~6 .extended_lut = "off";
defparam \reg0|Mux95~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux95~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~7 (
// Equation(s):
// \reg0|Mux95~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][0]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][0]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][0]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][0]~q  ) ) )

	.dataa(!\reg0|registers[12][0]~q ),
	.datab(!\reg0|registers[13][0]~q ),
	.datac(!\reg0|registers[14][0]~q ),
	.datad(!\reg0|registers[15][0]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~7 .extended_lut = "off";
defparam \reg0|Mux95~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~8 (
// Equation(s):
// \reg0|Mux95~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][0]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][0]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][0]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][0]~q  ) ) )

	.dataa(!\reg0|registers[4][0]~q ),
	.datab(!\reg0|registers[5][0]~q ),
	.datac(!\reg0|registers[6][0]~q ),
	.datad(!\reg0|registers[7][0]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~8 .extended_lut = "off";
defparam \reg0|Mux95~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux95~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~9 (
// Equation(s):
// \reg0|Mux95~9_combout  = ( \reg0|Mux95~7_combout  & ( \reg0|Mux95~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux95~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux95~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux95~7_combout  & ( 
// \reg0|Mux95~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux95~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux95~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux95~7_combout  & ( 
// !\reg0|Mux95~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux95~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux95~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux95~7_combout  & ( 
// !\reg0|Mux95~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux95~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux95~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux95~5_combout ),
	.datad(!\reg0|Mux95~6_combout ),
	.datae(!\reg0|Mux95~7_combout ),
	.dataf(!\reg0|Mux95~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~9 .extended_lut = "off";
defparam \reg0|Mux95~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux95~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux95~10 (
// Equation(s):
// \reg0|Mux95~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux95~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux95~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux95~4_combout ),
	.datac(!\reg0|Mux95~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux95~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux95~10 .extended_lut = "off";
defparam \reg0|Mux95~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux95~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~0 (
// Equation(s):
// \reg0|Mux94~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][1]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][1]~q  ) ) )

	.dataa(!\reg0|registers[16][1]~q ),
	.datab(!\reg0|registers[20][1]~q ),
	.datac(!\reg0|registers[24][1]~q ),
	.datad(!\reg0|registers[28][1]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~0 .extended_lut = "off";
defparam \reg0|Mux94~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~1 (
// Equation(s):
// \reg0|Mux94~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][1]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][1]~q  ) ) )

	.dataa(!\reg0|registers[17][1]~q ),
	.datab(!\reg0|registers[21][1]~q ),
	.datac(!\reg0|registers[25][1]~q ),
	.datad(!\reg0|registers[29][1]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~1 .extended_lut = "off";
defparam \reg0|Mux94~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~2 (
// Equation(s):
// \reg0|Mux94~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][1]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][1]~q  ) ) )

	.dataa(!\reg0|registers[18][1]~q ),
	.datab(!\reg0|registers[22][1]~q ),
	.datac(!\reg0|registers[26][1]~q ),
	.datad(!\reg0|registers[30][1]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~2 .extended_lut = "off";
defparam \reg0|Mux94~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~3 (
// Equation(s):
// \reg0|Mux94~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][1]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][1]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][1]~q  ) ) )

	.dataa(!\reg0|registers[19][1]~q ),
	.datab(!\reg0|registers[23][1]~q ),
	.datac(!\reg0|registers[27][1]~q ),
	.datad(!\reg0|registers[31][1]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~3 .extended_lut = "off";
defparam \reg0|Mux94~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~4 (
// Equation(s):
// \reg0|Mux94~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux94~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux94~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux94~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux94~0_combout  ) ) )

	.dataa(!\reg0|Mux94~0_combout ),
	.datab(!\reg0|Mux94~1_combout ),
	.datac(!\reg0|Mux94~2_combout ),
	.datad(!\reg0|Mux94~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~4 .extended_lut = "off";
defparam \reg0|Mux94~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~5 (
// Equation(s):
// \reg0|Mux94~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][1]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][1]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][1]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][1]~q  ) ) )

	.dataa(!\reg0|registers[8][1]~q ),
	.datab(!\reg0|registers[9][1]~q ),
	.datac(!\reg0|registers[10][1]~q ),
	.datad(!\reg0|registers[11][1]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~5 .extended_lut = "off";
defparam \reg0|Mux94~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~6 (
// Equation(s):
// \reg0|Mux94~6_combout  = ( \reg0|registers[3][1]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][1]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][1]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][1]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][1]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][1]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][1]~q ),
	.datad(!\reg0|registers[2][1]~q ),
	.datae(!\reg0|registers[3][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~6 .extended_lut = "off";
defparam \reg0|Mux94~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux94~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~7 (
// Equation(s):
// \reg0|Mux94~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][1]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][1]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][1]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][1]~q  ) ) )

	.dataa(!\reg0|registers[12][1]~q ),
	.datab(!\reg0|registers[13][1]~q ),
	.datac(!\reg0|registers[14][1]~q ),
	.datad(!\reg0|registers[15][1]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~7 .extended_lut = "off";
defparam \reg0|Mux94~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~8 (
// Equation(s):
// \reg0|Mux94~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][1]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][1]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][1]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][1]~q  ) ) )

	.dataa(!\reg0|registers[4][1]~q ),
	.datab(!\reg0|registers[5][1]~q ),
	.datac(!\reg0|registers[6][1]~q ),
	.datad(!\reg0|registers[7][1]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~8 .extended_lut = "off";
defparam \reg0|Mux94~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux94~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~9 (
// Equation(s):
// \reg0|Mux94~9_combout  = ( \reg0|Mux94~7_combout  & ( \reg0|Mux94~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux94~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux94~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux94~7_combout  & ( 
// \reg0|Mux94~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux94~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux94~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux94~7_combout  & ( 
// !\reg0|Mux94~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux94~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux94~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux94~7_combout  & ( 
// !\reg0|Mux94~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux94~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux94~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux94~5_combout ),
	.datad(!\reg0|Mux94~6_combout ),
	.datae(!\reg0|Mux94~7_combout ),
	.dataf(!\reg0|Mux94~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~9 .extended_lut = "off";
defparam \reg0|Mux94~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux94~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux94~10 (
// Equation(s):
// \reg0|Mux94~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux94~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux94~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux94~4_combout ),
	.datac(!\reg0|Mux94~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux94~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux94~10 .extended_lut = "off";
defparam \reg0|Mux94~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux94~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~0 (
// Equation(s):
// \reg0|Mux93~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][2]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][2]~q  ) ) )

	.dataa(!\reg0|registers[16][2]~q ),
	.datab(!\reg0|registers[20][2]~q ),
	.datac(!\reg0|registers[24][2]~q ),
	.datad(!\reg0|registers[28][2]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~0 .extended_lut = "off";
defparam \reg0|Mux93~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~1 (
// Equation(s):
// \reg0|Mux93~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][2]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][2]~q  ) ) )

	.dataa(!\reg0|registers[17][2]~q ),
	.datab(!\reg0|registers[21][2]~q ),
	.datac(!\reg0|registers[25][2]~q ),
	.datad(!\reg0|registers[29][2]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~1 .extended_lut = "off";
defparam \reg0|Mux93~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~2 (
// Equation(s):
// \reg0|Mux93~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][2]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][2]~q  ) ) )

	.dataa(!\reg0|registers[18][2]~q ),
	.datab(!\reg0|registers[22][2]~q ),
	.datac(!\reg0|registers[26][2]~q ),
	.datad(!\reg0|registers[30][2]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~2 .extended_lut = "off";
defparam \reg0|Mux93~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~3 (
// Equation(s):
// \reg0|Mux93~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][2]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][2]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][2]~q  ) ) )

	.dataa(!\reg0|registers[19][2]~q ),
	.datab(!\reg0|registers[23][2]~q ),
	.datac(!\reg0|registers[27][2]~q ),
	.datad(!\reg0|registers[31][2]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~3 .extended_lut = "off";
defparam \reg0|Mux93~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~4 (
// Equation(s):
// \reg0|Mux93~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux93~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux93~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux93~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux93~0_combout  ) ) )

	.dataa(!\reg0|Mux93~0_combout ),
	.datab(!\reg0|Mux93~1_combout ),
	.datac(!\reg0|Mux93~2_combout ),
	.datad(!\reg0|Mux93~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~4 .extended_lut = "off";
defparam \reg0|Mux93~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~5 (
// Equation(s):
// \reg0|Mux93~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][2]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][2]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][2]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][2]~q  ) ) )

	.dataa(!\reg0|registers[8][2]~q ),
	.datab(!\reg0|registers[9][2]~q ),
	.datac(!\reg0|registers[10][2]~q ),
	.datad(!\reg0|registers[11][2]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~5 .extended_lut = "off";
defparam \reg0|Mux93~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~6 (
// Equation(s):
// \reg0|Mux93~6_combout  = ( \reg0|registers[3][2]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][2]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][2]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][2]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][2]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][2]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][2]~q ),
	.datad(!\reg0|registers[2][2]~q ),
	.datae(!\reg0|registers[3][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~6 .extended_lut = "off";
defparam \reg0|Mux93~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux93~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~7 (
// Equation(s):
// \reg0|Mux93~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][2]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][2]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][2]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][2]~q  ) ) )

	.dataa(!\reg0|registers[12][2]~q ),
	.datab(!\reg0|registers[13][2]~q ),
	.datac(!\reg0|registers[14][2]~q ),
	.datad(!\reg0|registers[15][2]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~7 .extended_lut = "off";
defparam \reg0|Mux93~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~8 (
// Equation(s):
// \reg0|Mux93~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][2]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][2]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][2]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][2]~q  ) ) )

	.dataa(!\reg0|registers[4][2]~q ),
	.datab(!\reg0|registers[5][2]~q ),
	.datac(!\reg0|registers[6][2]~q ),
	.datad(!\reg0|registers[7][2]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~8 .extended_lut = "off";
defparam \reg0|Mux93~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux93~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~9 (
// Equation(s):
// \reg0|Mux93~9_combout  = ( \reg0|Mux93~7_combout  & ( \reg0|Mux93~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux93~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux93~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux93~7_combout  & ( 
// \reg0|Mux93~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux93~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux93~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux93~7_combout  & ( 
// !\reg0|Mux93~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux93~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux93~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux93~7_combout  & ( 
// !\reg0|Mux93~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux93~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux93~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux93~5_combout ),
	.datad(!\reg0|Mux93~6_combout ),
	.datae(!\reg0|Mux93~7_combout ),
	.dataf(!\reg0|Mux93~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~9 .extended_lut = "off";
defparam \reg0|Mux93~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux93~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux93~10 (
// Equation(s):
// \reg0|Mux93~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux93~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux93~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux93~4_combout ),
	.datac(!\reg0|Mux93~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux93~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux93~10 .extended_lut = "off";
defparam \reg0|Mux93~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux93~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~0 (
// Equation(s):
// \reg0|Mux92~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][3]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][3]~q  ) ) )

	.dataa(!\reg0|registers[16][3]~q ),
	.datab(!\reg0|registers[20][3]~q ),
	.datac(!\reg0|registers[24][3]~q ),
	.datad(!\reg0|registers[28][3]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~0 .extended_lut = "off";
defparam \reg0|Mux92~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~1 (
// Equation(s):
// \reg0|Mux92~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][3]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][3]~q  ) ) )

	.dataa(!\reg0|registers[17][3]~q ),
	.datab(!\reg0|registers[21][3]~q ),
	.datac(!\reg0|registers[25][3]~q ),
	.datad(!\reg0|registers[29][3]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~1 .extended_lut = "off";
defparam \reg0|Mux92~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~2 (
// Equation(s):
// \reg0|Mux92~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][3]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][3]~q  ) ) )

	.dataa(!\reg0|registers[18][3]~q ),
	.datab(!\reg0|registers[22][3]~q ),
	.datac(!\reg0|registers[26][3]~q ),
	.datad(!\reg0|registers[30][3]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~2 .extended_lut = "off";
defparam \reg0|Mux92~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~3 (
// Equation(s):
// \reg0|Mux92~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][3]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][3]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][3]~q  ) ) )

	.dataa(!\reg0|registers[19][3]~q ),
	.datab(!\reg0|registers[23][3]~q ),
	.datac(!\reg0|registers[27][3]~q ),
	.datad(!\reg0|registers[31][3]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~3 .extended_lut = "off";
defparam \reg0|Mux92~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~4 (
// Equation(s):
// \reg0|Mux92~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux92~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux92~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux92~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux92~0_combout  ) ) )

	.dataa(!\reg0|Mux92~0_combout ),
	.datab(!\reg0|Mux92~1_combout ),
	.datac(!\reg0|Mux92~2_combout ),
	.datad(!\reg0|Mux92~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~4 .extended_lut = "off";
defparam \reg0|Mux92~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~5 (
// Equation(s):
// \reg0|Mux92~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][3]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][3]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][3]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][3]~q  ) ) )

	.dataa(!\reg0|registers[8][3]~q ),
	.datab(!\reg0|registers[9][3]~q ),
	.datac(!\reg0|registers[10][3]~q ),
	.datad(!\reg0|registers[11][3]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~5 .extended_lut = "off";
defparam \reg0|Mux92~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~6 (
// Equation(s):
// \reg0|Mux92~6_combout  = ( \reg0|registers[3][3]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][3]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][3]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][3]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][3]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][3]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][3]~q ),
	.datad(!\reg0|registers[2][3]~q ),
	.datae(!\reg0|registers[3][3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~6 .extended_lut = "off";
defparam \reg0|Mux92~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux92~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~7 (
// Equation(s):
// \reg0|Mux92~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][3]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][3]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][3]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][3]~q  ) ) )

	.dataa(!\reg0|registers[12][3]~q ),
	.datab(!\reg0|registers[13][3]~q ),
	.datac(!\reg0|registers[14][3]~q ),
	.datad(!\reg0|registers[15][3]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~7 .extended_lut = "off";
defparam \reg0|Mux92~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~8 (
// Equation(s):
// \reg0|Mux92~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][3]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][3]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][3]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][3]~q  ) ) )

	.dataa(!\reg0|registers[4][3]~q ),
	.datab(!\reg0|registers[5][3]~q ),
	.datac(!\reg0|registers[6][3]~q ),
	.datad(!\reg0|registers[7][3]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~8 .extended_lut = "off";
defparam \reg0|Mux92~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux92~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~9 (
// Equation(s):
// \reg0|Mux92~9_combout  = ( \reg0|Mux92~7_combout  & ( \reg0|Mux92~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux92~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux92~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux92~7_combout  & ( 
// \reg0|Mux92~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux92~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux92~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux92~7_combout  & ( 
// !\reg0|Mux92~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux92~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux92~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux92~7_combout  & ( 
// !\reg0|Mux92~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux92~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux92~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux92~5_combout ),
	.datad(!\reg0|Mux92~6_combout ),
	.datae(!\reg0|Mux92~7_combout ),
	.dataf(!\reg0|Mux92~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~9 .extended_lut = "off";
defparam \reg0|Mux92~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux92~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux92~10 (
// Equation(s):
// \reg0|Mux92~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux92~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux92~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux92~4_combout ),
	.datac(!\reg0|Mux92~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux92~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux92~10 .extended_lut = "off";
defparam \reg0|Mux92~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux92~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~0 (
// Equation(s):
// \reg0|Mux91~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][4]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][4]~q  ) ) )

	.dataa(!\reg0|registers[16][4]~q ),
	.datab(!\reg0|registers[20][4]~q ),
	.datac(!\reg0|registers[24][4]~q ),
	.datad(!\reg0|registers[28][4]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~0 .extended_lut = "off";
defparam \reg0|Mux91~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~1 (
// Equation(s):
// \reg0|Mux91~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][4]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][4]~q  ) ) )

	.dataa(!\reg0|registers[17][4]~q ),
	.datab(!\reg0|registers[21][4]~q ),
	.datac(!\reg0|registers[25][4]~q ),
	.datad(!\reg0|registers[29][4]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~1 .extended_lut = "off";
defparam \reg0|Mux91~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~2 (
// Equation(s):
// \reg0|Mux91~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][4]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][4]~q  ) ) )

	.dataa(!\reg0|registers[18][4]~q ),
	.datab(!\reg0|registers[22][4]~q ),
	.datac(!\reg0|registers[26][4]~q ),
	.datad(!\reg0|registers[30][4]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~2 .extended_lut = "off";
defparam \reg0|Mux91~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~3 (
// Equation(s):
// \reg0|Mux91~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][4]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][4]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][4]~q  ) ) )

	.dataa(!\reg0|registers[19][4]~q ),
	.datab(!\reg0|registers[23][4]~q ),
	.datac(!\reg0|registers[27][4]~q ),
	.datad(!\reg0|registers[31][4]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~3 .extended_lut = "off";
defparam \reg0|Mux91~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~4 (
// Equation(s):
// \reg0|Mux91~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux91~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux91~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux91~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux91~0_combout  ) ) )

	.dataa(!\reg0|Mux91~0_combout ),
	.datab(!\reg0|Mux91~1_combout ),
	.datac(!\reg0|Mux91~2_combout ),
	.datad(!\reg0|Mux91~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~4 .extended_lut = "off";
defparam \reg0|Mux91~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~5 (
// Equation(s):
// \reg0|Mux91~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][4]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][4]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][4]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][4]~q  ) ) )

	.dataa(!\reg0|registers[8][4]~q ),
	.datab(!\reg0|registers[9][4]~q ),
	.datac(!\reg0|registers[10][4]~q ),
	.datad(!\reg0|registers[11][4]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~5 .extended_lut = "off";
defparam \reg0|Mux91~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~6 (
// Equation(s):
// \reg0|Mux91~6_combout  = ( \reg0|registers[3][4]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][4]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][4]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][4]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][4]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][4]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][4]~q ),
	.datad(!\reg0|registers[2][4]~q ),
	.datae(!\reg0|registers[3][4]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~6 .extended_lut = "off";
defparam \reg0|Mux91~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux91~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~7 (
// Equation(s):
// \reg0|Mux91~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][4]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][4]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][4]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][4]~q  ) ) )

	.dataa(!\reg0|registers[12][4]~q ),
	.datab(!\reg0|registers[13][4]~q ),
	.datac(!\reg0|registers[14][4]~q ),
	.datad(!\reg0|registers[15][4]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~7 .extended_lut = "off";
defparam \reg0|Mux91~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~8 (
// Equation(s):
// \reg0|Mux91~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][4]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][4]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][4]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][4]~q  ) ) )

	.dataa(!\reg0|registers[4][4]~q ),
	.datab(!\reg0|registers[5][4]~q ),
	.datac(!\reg0|registers[6][4]~q ),
	.datad(!\reg0|registers[7][4]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~8 .extended_lut = "off";
defparam \reg0|Mux91~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux91~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~9 (
// Equation(s):
// \reg0|Mux91~9_combout  = ( \reg0|Mux91~7_combout  & ( \reg0|Mux91~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux91~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux91~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux91~7_combout  & ( 
// \reg0|Mux91~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux91~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux91~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux91~7_combout  & ( 
// !\reg0|Mux91~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux91~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux91~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux91~7_combout  & ( 
// !\reg0|Mux91~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux91~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux91~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux91~5_combout ),
	.datad(!\reg0|Mux91~6_combout ),
	.datae(!\reg0|Mux91~7_combout ),
	.dataf(!\reg0|Mux91~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~9 .extended_lut = "off";
defparam \reg0|Mux91~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux91~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux91~10 (
// Equation(s):
// \reg0|Mux91~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux91~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux91~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux91~4_combout ),
	.datac(!\reg0|Mux91~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux91~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux91~10 .extended_lut = "off";
defparam \reg0|Mux91~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux91~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~0 (
// Equation(s):
// \reg0|Mux90~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][5]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][5]~q  ) ) )

	.dataa(!\reg0|registers[16][5]~q ),
	.datab(!\reg0|registers[20][5]~q ),
	.datac(!\reg0|registers[24][5]~q ),
	.datad(!\reg0|registers[28][5]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~0 .extended_lut = "off";
defparam \reg0|Mux90~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~1 (
// Equation(s):
// \reg0|Mux90~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][5]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][5]~q  ) ) )

	.dataa(!\reg0|registers[17][5]~q ),
	.datab(!\reg0|registers[21][5]~q ),
	.datac(!\reg0|registers[25][5]~q ),
	.datad(!\reg0|registers[29][5]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~1 .extended_lut = "off";
defparam \reg0|Mux90~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~2 (
// Equation(s):
// \reg0|Mux90~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][5]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][5]~q  ) ) )

	.dataa(!\reg0|registers[18][5]~q ),
	.datab(!\reg0|registers[22][5]~q ),
	.datac(!\reg0|registers[26][5]~q ),
	.datad(!\reg0|registers[30][5]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~2 .extended_lut = "off";
defparam \reg0|Mux90~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~3 (
// Equation(s):
// \reg0|Mux90~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][5]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][5]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][5]~q  ) ) )

	.dataa(!\reg0|registers[19][5]~q ),
	.datab(!\reg0|registers[23][5]~q ),
	.datac(!\reg0|registers[27][5]~q ),
	.datad(!\reg0|registers[31][5]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~3 .extended_lut = "off";
defparam \reg0|Mux90~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~4 (
// Equation(s):
// \reg0|Mux90~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux90~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux90~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux90~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux90~0_combout  ) ) )

	.dataa(!\reg0|Mux90~0_combout ),
	.datab(!\reg0|Mux90~1_combout ),
	.datac(!\reg0|Mux90~2_combout ),
	.datad(!\reg0|Mux90~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~4 .extended_lut = "off";
defparam \reg0|Mux90~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~5 (
// Equation(s):
// \reg0|Mux90~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][5]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][5]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][5]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][5]~q  ) ) )

	.dataa(!\reg0|registers[8][5]~q ),
	.datab(!\reg0|registers[9][5]~q ),
	.datac(!\reg0|registers[10][5]~q ),
	.datad(!\reg0|registers[11][5]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~5 .extended_lut = "off";
defparam \reg0|Mux90~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~6 (
// Equation(s):
// \reg0|Mux90~6_combout  = ( \reg0|registers[3][5]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][5]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][5]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][5]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][5]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][5]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][5]~q ),
	.datad(!\reg0|registers[2][5]~q ),
	.datae(!\reg0|registers[3][5]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~6 .extended_lut = "off";
defparam \reg0|Mux90~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux90~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~7 (
// Equation(s):
// \reg0|Mux90~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][5]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][5]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][5]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][5]~q  ) ) )

	.dataa(!\reg0|registers[12][5]~q ),
	.datab(!\reg0|registers[13][5]~q ),
	.datac(!\reg0|registers[14][5]~q ),
	.datad(!\reg0|registers[15][5]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~7 .extended_lut = "off";
defparam \reg0|Mux90~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~8 (
// Equation(s):
// \reg0|Mux90~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][5]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][5]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][5]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][5]~q  ) ) )

	.dataa(!\reg0|registers[4][5]~q ),
	.datab(!\reg0|registers[5][5]~q ),
	.datac(!\reg0|registers[6][5]~q ),
	.datad(!\reg0|registers[7][5]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~8 .extended_lut = "off";
defparam \reg0|Mux90~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux90~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~9 (
// Equation(s):
// \reg0|Mux90~9_combout  = ( \reg0|Mux90~7_combout  & ( \reg0|Mux90~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux90~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux90~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux90~7_combout  & ( 
// \reg0|Mux90~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux90~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux90~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux90~7_combout  & ( 
// !\reg0|Mux90~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux90~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux90~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux90~7_combout  & ( 
// !\reg0|Mux90~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux90~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux90~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux90~5_combout ),
	.datad(!\reg0|Mux90~6_combout ),
	.datae(!\reg0|Mux90~7_combout ),
	.dataf(!\reg0|Mux90~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~9 .extended_lut = "off";
defparam \reg0|Mux90~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux90~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux90~10 (
// Equation(s):
// \reg0|Mux90~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux90~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux90~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux90~4_combout ),
	.datac(!\reg0|Mux90~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux90~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux90~10 .extended_lut = "off";
defparam \reg0|Mux90~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux90~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~0 (
// Equation(s):
// \reg0|Mux89~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][6]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][6]~q  ) ) )

	.dataa(!\reg0|registers[16][6]~q ),
	.datab(!\reg0|registers[20][6]~q ),
	.datac(!\reg0|registers[24][6]~q ),
	.datad(!\reg0|registers[28][6]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~0 .extended_lut = "off";
defparam \reg0|Mux89~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~1 (
// Equation(s):
// \reg0|Mux89~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][6]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][6]~q  ) ) )

	.dataa(!\reg0|registers[17][6]~q ),
	.datab(!\reg0|registers[21][6]~q ),
	.datac(!\reg0|registers[25][6]~q ),
	.datad(!\reg0|registers[29][6]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~1 .extended_lut = "off";
defparam \reg0|Mux89~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~2 (
// Equation(s):
// \reg0|Mux89~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][6]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][6]~q  ) ) )

	.dataa(!\reg0|registers[18][6]~q ),
	.datab(!\reg0|registers[22][6]~q ),
	.datac(!\reg0|registers[26][6]~q ),
	.datad(!\reg0|registers[30][6]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~2 .extended_lut = "off";
defparam \reg0|Mux89~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~3 (
// Equation(s):
// \reg0|Mux89~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][6]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][6]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][6]~q  ) ) )

	.dataa(!\reg0|registers[19][6]~q ),
	.datab(!\reg0|registers[23][6]~q ),
	.datac(!\reg0|registers[27][6]~q ),
	.datad(!\reg0|registers[31][6]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~3 .extended_lut = "off";
defparam \reg0|Mux89~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~4 (
// Equation(s):
// \reg0|Mux89~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux89~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux89~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux89~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux89~0_combout  ) ) )

	.dataa(!\reg0|Mux89~0_combout ),
	.datab(!\reg0|Mux89~1_combout ),
	.datac(!\reg0|Mux89~2_combout ),
	.datad(!\reg0|Mux89~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~4 .extended_lut = "off";
defparam \reg0|Mux89~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~5 (
// Equation(s):
// \reg0|Mux89~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][6]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][6]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][6]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][6]~q  ) ) )

	.dataa(!\reg0|registers[8][6]~q ),
	.datab(!\reg0|registers[9][6]~q ),
	.datac(!\reg0|registers[10][6]~q ),
	.datad(!\reg0|registers[11][6]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~5 .extended_lut = "off";
defparam \reg0|Mux89~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~6 (
// Equation(s):
// \reg0|Mux89~6_combout  = ( \reg0|registers[3][6]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][6]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][6]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][6]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][6]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][6]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][6]~q ),
	.datad(!\reg0|registers[2][6]~q ),
	.datae(!\reg0|registers[3][6]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~6 .extended_lut = "off";
defparam \reg0|Mux89~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux89~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~7 (
// Equation(s):
// \reg0|Mux89~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][6]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][6]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][6]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][6]~q  ) ) )

	.dataa(!\reg0|registers[12][6]~q ),
	.datab(!\reg0|registers[13][6]~q ),
	.datac(!\reg0|registers[14][6]~q ),
	.datad(!\reg0|registers[15][6]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~7 .extended_lut = "off";
defparam \reg0|Mux89~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~8 (
// Equation(s):
// \reg0|Mux89~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][6]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][6]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][6]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][6]~q  ) ) )

	.dataa(!\reg0|registers[4][6]~q ),
	.datab(!\reg0|registers[5][6]~q ),
	.datac(!\reg0|registers[6][6]~q ),
	.datad(!\reg0|registers[7][6]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~8 .extended_lut = "off";
defparam \reg0|Mux89~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux89~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~9 (
// Equation(s):
// \reg0|Mux89~9_combout  = ( \reg0|Mux89~7_combout  & ( \reg0|Mux89~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux89~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux89~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux89~7_combout  & ( 
// \reg0|Mux89~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux89~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux89~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux89~7_combout  & ( 
// !\reg0|Mux89~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux89~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux89~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux89~7_combout  & ( 
// !\reg0|Mux89~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux89~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux89~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux89~5_combout ),
	.datad(!\reg0|Mux89~6_combout ),
	.datae(!\reg0|Mux89~7_combout ),
	.dataf(!\reg0|Mux89~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~9 .extended_lut = "off";
defparam \reg0|Mux89~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux89~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux89~10 (
// Equation(s):
// \reg0|Mux89~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux89~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux89~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux89~4_combout ),
	.datac(!\reg0|Mux89~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux89~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux89~10 .extended_lut = "off";
defparam \reg0|Mux89~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux89~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~0 (
// Equation(s):
// \reg0|Mux88~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][7]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][7]~q  ) ) )

	.dataa(!\reg0|registers[16][7]~q ),
	.datab(!\reg0|registers[20][7]~q ),
	.datac(!\reg0|registers[24][7]~q ),
	.datad(!\reg0|registers[28][7]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~0 .extended_lut = "off";
defparam \reg0|Mux88~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~1 (
// Equation(s):
// \reg0|Mux88~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][7]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][7]~q  ) ) )

	.dataa(!\reg0|registers[17][7]~q ),
	.datab(!\reg0|registers[21][7]~q ),
	.datac(!\reg0|registers[25][7]~q ),
	.datad(!\reg0|registers[29][7]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~1 .extended_lut = "off";
defparam \reg0|Mux88~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~2 (
// Equation(s):
// \reg0|Mux88~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][7]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][7]~q  ) ) )

	.dataa(!\reg0|registers[18][7]~q ),
	.datab(!\reg0|registers[22][7]~q ),
	.datac(!\reg0|registers[26][7]~q ),
	.datad(!\reg0|registers[30][7]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~2 .extended_lut = "off";
defparam \reg0|Mux88~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~3 (
// Equation(s):
// \reg0|Mux88~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][7]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][7]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][7]~q  ) ) )

	.dataa(!\reg0|registers[19][7]~q ),
	.datab(!\reg0|registers[23][7]~q ),
	.datac(!\reg0|registers[27][7]~q ),
	.datad(!\reg0|registers[31][7]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~3 .extended_lut = "off";
defparam \reg0|Mux88~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~4 (
// Equation(s):
// \reg0|Mux88~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux88~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux88~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux88~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux88~0_combout  ) ) )

	.dataa(!\reg0|Mux88~0_combout ),
	.datab(!\reg0|Mux88~1_combout ),
	.datac(!\reg0|Mux88~2_combout ),
	.datad(!\reg0|Mux88~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~4 .extended_lut = "off";
defparam \reg0|Mux88~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~5 (
// Equation(s):
// \reg0|Mux88~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][7]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][7]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][7]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][7]~q  ) ) )

	.dataa(!\reg0|registers[8][7]~q ),
	.datab(!\reg0|registers[9][7]~q ),
	.datac(!\reg0|registers[10][7]~q ),
	.datad(!\reg0|registers[11][7]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~5 .extended_lut = "off";
defparam \reg0|Mux88~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~6 (
// Equation(s):
// \reg0|Mux88~6_combout  = ( \reg0|registers[3][7]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][7]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][7]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][7]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][7]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][7]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][7]~q ),
	.datad(!\reg0|registers[2][7]~q ),
	.datae(!\reg0|registers[3][7]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~6 .extended_lut = "off";
defparam \reg0|Mux88~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux88~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~7 (
// Equation(s):
// \reg0|Mux88~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][7]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][7]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][7]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][7]~q  ) ) )

	.dataa(!\reg0|registers[12][7]~q ),
	.datab(!\reg0|registers[13][7]~q ),
	.datac(!\reg0|registers[14][7]~q ),
	.datad(!\reg0|registers[15][7]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~7 .extended_lut = "off";
defparam \reg0|Mux88~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~8 (
// Equation(s):
// \reg0|Mux88~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][7]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][7]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][7]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][7]~q  ) ) )

	.dataa(!\reg0|registers[4][7]~q ),
	.datab(!\reg0|registers[5][7]~q ),
	.datac(!\reg0|registers[6][7]~q ),
	.datad(!\reg0|registers[7][7]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~8 .extended_lut = "off";
defparam \reg0|Mux88~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux88~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~9 (
// Equation(s):
// \reg0|Mux88~9_combout  = ( \reg0|Mux88~7_combout  & ( \reg0|Mux88~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux88~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux88~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux88~7_combout  & ( 
// \reg0|Mux88~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux88~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux88~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux88~7_combout  & ( 
// !\reg0|Mux88~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux88~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux88~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux88~7_combout  & ( 
// !\reg0|Mux88~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux88~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux88~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux88~5_combout ),
	.datad(!\reg0|Mux88~6_combout ),
	.datae(!\reg0|Mux88~7_combout ),
	.dataf(!\reg0|Mux88~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~9 .extended_lut = "off";
defparam \reg0|Mux88~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux88~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux88~10 (
// Equation(s):
// \reg0|Mux88~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux88~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux88~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux88~4_combout ),
	.datac(!\reg0|Mux88~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux88~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux88~10 .extended_lut = "off";
defparam \reg0|Mux88~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux88~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~0 (
// Equation(s):
// \reg0|Mux87~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][8]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][8]~q  ) ) )

	.dataa(!\reg0|registers[16][8]~q ),
	.datab(!\reg0|registers[20][8]~q ),
	.datac(!\reg0|registers[24][8]~q ),
	.datad(!\reg0|registers[28][8]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~0 .extended_lut = "off";
defparam \reg0|Mux87~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~1 (
// Equation(s):
// \reg0|Mux87~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][8]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][8]~q  ) ) )

	.dataa(!\reg0|registers[17][8]~q ),
	.datab(!\reg0|registers[21][8]~q ),
	.datac(!\reg0|registers[25][8]~q ),
	.datad(!\reg0|registers[29][8]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~1 .extended_lut = "off";
defparam \reg0|Mux87~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~2 (
// Equation(s):
// \reg0|Mux87~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][8]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][8]~q  ) ) )

	.dataa(!\reg0|registers[18][8]~q ),
	.datab(!\reg0|registers[22][8]~q ),
	.datac(!\reg0|registers[26][8]~q ),
	.datad(!\reg0|registers[30][8]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~2 .extended_lut = "off";
defparam \reg0|Mux87~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~3 (
// Equation(s):
// \reg0|Mux87~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][8]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][8]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][8]~q  ) ) )

	.dataa(!\reg0|registers[19][8]~q ),
	.datab(!\reg0|registers[23][8]~q ),
	.datac(!\reg0|registers[27][8]~q ),
	.datad(!\reg0|registers[31][8]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~3 .extended_lut = "off";
defparam \reg0|Mux87~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~4 (
// Equation(s):
// \reg0|Mux87~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux87~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux87~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux87~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux87~0_combout  ) ) )

	.dataa(!\reg0|Mux87~0_combout ),
	.datab(!\reg0|Mux87~1_combout ),
	.datac(!\reg0|Mux87~2_combout ),
	.datad(!\reg0|Mux87~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~4 .extended_lut = "off";
defparam \reg0|Mux87~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~5 (
// Equation(s):
// \reg0|Mux87~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][8]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][8]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][8]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][8]~q  ) ) )

	.dataa(!\reg0|registers[8][8]~q ),
	.datab(!\reg0|registers[9][8]~q ),
	.datac(!\reg0|registers[10][8]~q ),
	.datad(!\reg0|registers[11][8]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~5 .extended_lut = "off";
defparam \reg0|Mux87~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~6 (
// Equation(s):
// \reg0|Mux87~6_combout  = ( \reg0|registers[3][8]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][8]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][8]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][8]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][8]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][8]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][8]~q ),
	.datad(!\reg0|registers[2][8]~q ),
	.datae(!\reg0|registers[3][8]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~6 .extended_lut = "off";
defparam \reg0|Mux87~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux87~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~7 (
// Equation(s):
// \reg0|Mux87~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][8]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][8]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][8]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][8]~q  ) ) )

	.dataa(!\reg0|registers[12][8]~q ),
	.datab(!\reg0|registers[13][8]~q ),
	.datac(!\reg0|registers[14][8]~q ),
	.datad(!\reg0|registers[15][8]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~7 .extended_lut = "off";
defparam \reg0|Mux87~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~8 (
// Equation(s):
// \reg0|Mux87~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][8]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][8]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][8]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][8]~q  ) ) )

	.dataa(!\reg0|registers[4][8]~q ),
	.datab(!\reg0|registers[5][8]~q ),
	.datac(!\reg0|registers[6][8]~q ),
	.datad(!\reg0|registers[7][8]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~8 .extended_lut = "off";
defparam \reg0|Mux87~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux87~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~9 (
// Equation(s):
// \reg0|Mux87~9_combout  = ( \reg0|Mux87~7_combout  & ( \reg0|Mux87~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux87~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux87~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux87~7_combout  & ( 
// \reg0|Mux87~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux87~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux87~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux87~7_combout  & ( 
// !\reg0|Mux87~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux87~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux87~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux87~7_combout  & ( 
// !\reg0|Mux87~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux87~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux87~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux87~5_combout ),
	.datad(!\reg0|Mux87~6_combout ),
	.datae(!\reg0|Mux87~7_combout ),
	.dataf(!\reg0|Mux87~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~9 .extended_lut = "off";
defparam \reg0|Mux87~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux87~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux87~10 (
// Equation(s):
// \reg0|Mux87~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux87~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux87~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux87~4_combout ),
	.datac(!\reg0|Mux87~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux87~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux87~10 .extended_lut = "off";
defparam \reg0|Mux87~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux87~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~0 (
// Equation(s):
// \reg0|Mux86~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][9]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][9]~q  ) ) )

	.dataa(!\reg0|registers[16][9]~q ),
	.datab(!\reg0|registers[20][9]~q ),
	.datac(!\reg0|registers[24][9]~q ),
	.datad(!\reg0|registers[28][9]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~0 .extended_lut = "off";
defparam \reg0|Mux86~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~1 (
// Equation(s):
// \reg0|Mux86~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][9]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][9]~q  ) ) )

	.dataa(!\reg0|registers[17][9]~q ),
	.datab(!\reg0|registers[21][9]~q ),
	.datac(!\reg0|registers[25][9]~q ),
	.datad(!\reg0|registers[29][9]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~1 .extended_lut = "off";
defparam \reg0|Mux86~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~2 (
// Equation(s):
// \reg0|Mux86~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][9]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][9]~q  ) ) )

	.dataa(!\reg0|registers[18][9]~q ),
	.datab(!\reg0|registers[22][9]~q ),
	.datac(!\reg0|registers[26][9]~q ),
	.datad(!\reg0|registers[30][9]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~2 .extended_lut = "off";
defparam \reg0|Mux86~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~3 (
// Equation(s):
// \reg0|Mux86~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][9]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][9]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][9]~q  ) ) )

	.dataa(!\reg0|registers[19][9]~q ),
	.datab(!\reg0|registers[23][9]~q ),
	.datac(!\reg0|registers[27][9]~q ),
	.datad(!\reg0|registers[31][9]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~3 .extended_lut = "off";
defparam \reg0|Mux86~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~4 (
// Equation(s):
// \reg0|Mux86~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux86~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux86~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux86~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux86~0_combout  ) ) )

	.dataa(!\reg0|Mux86~0_combout ),
	.datab(!\reg0|Mux86~1_combout ),
	.datac(!\reg0|Mux86~2_combout ),
	.datad(!\reg0|Mux86~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~4 .extended_lut = "off";
defparam \reg0|Mux86~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~5 (
// Equation(s):
// \reg0|Mux86~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][9]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][9]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][9]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][9]~q  ) ) )

	.dataa(!\reg0|registers[8][9]~q ),
	.datab(!\reg0|registers[9][9]~q ),
	.datac(!\reg0|registers[10][9]~q ),
	.datad(!\reg0|registers[11][9]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~5 .extended_lut = "off";
defparam \reg0|Mux86~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~6 (
// Equation(s):
// \reg0|Mux86~6_combout  = ( \reg0|registers[3][9]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][9]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][9]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][9]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][9]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][9]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][9]~q ),
	.datad(!\reg0|registers[2][9]~q ),
	.datae(!\reg0|registers[3][9]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~6 .extended_lut = "off";
defparam \reg0|Mux86~6 .lut_mask = 64'h2604371526043715;
defparam \reg0|Mux86~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~7 (
// Equation(s):
// \reg0|Mux86~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][9]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][9]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][9]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][9]~q  ) ) )

	.dataa(!\reg0|registers[12][9]~q ),
	.datab(!\reg0|registers[13][9]~q ),
	.datac(!\reg0|registers[14][9]~q ),
	.datad(!\reg0|registers[15][9]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~7 .extended_lut = "off";
defparam \reg0|Mux86~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~8 (
// Equation(s):
// \reg0|Mux86~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][9]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][9]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][9]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][9]~q  ) ) )

	.dataa(!\reg0|registers[4][9]~q ),
	.datab(!\reg0|registers[5][9]~q ),
	.datac(!\reg0|registers[6][9]~q ),
	.datad(!\reg0|registers[7][9]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~8 .extended_lut = "off";
defparam \reg0|Mux86~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux86~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~9 (
// Equation(s):
// \reg0|Mux86~9_combout  = ( \reg0|Mux86~7_combout  & ( \reg0|Mux86~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux86~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux86~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux86~7_combout  & ( 
// \reg0|Mux86~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux86~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux86~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux86~7_combout  & ( 
// !\reg0|Mux86~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux86~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux86~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux86~7_combout  & ( 
// !\reg0|Mux86~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux86~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux86~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux86~5_combout ),
	.datad(!\reg0|Mux86~6_combout ),
	.datae(!\reg0|Mux86~7_combout ),
	.dataf(!\reg0|Mux86~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~9 .extended_lut = "off";
defparam \reg0|Mux86~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux86~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux86~10 (
// Equation(s):
// \reg0|Mux86~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux86~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux86~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux86~4_combout ),
	.datac(!\reg0|Mux86~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux86~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux86~10 .extended_lut = "off";
defparam \reg0|Mux86~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux86~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~0 (
// Equation(s):
// \reg0|Mux85~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][10]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][10]~q  ) ) )

	.dataa(!\reg0|registers[16][10]~q ),
	.datab(!\reg0|registers[20][10]~q ),
	.datac(!\reg0|registers[24][10]~q ),
	.datad(!\reg0|registers[28][10]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~0 .extended_lut = "off";
defparam \reg0|Mux85~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~1 (
// Equation(s):
// \reg0|Mux85~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][10]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][10]~q  ) ) )

	.dataa(!\reg0|registers[17][10]~q ),
	.datab(!\reg0|registers[21][10]~q ),
	.datac(!\reg0|registers[25][10]~q ),
	.datad(!\reg0|registers[29][10]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~1 .extended_lut = "off";
defparam \reg0|Mux85~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~2 (
// Equation(s):
// \reg0|Mux85~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][10]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][10]~q  ) ) )

	.dataa(!\reg0|registers[18][10]~q ),
	.datab(!\reg0|registers[22][10]~q ),
	.datac(!\reg0|registers[26][10]~q ),
	.datad(!\reg0|registers[30][10]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~2 .extended_lut = "off";
defparam \reg0|Mux85~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~3 (
// Equation(s):
// \reg0|Mux85~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][10]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][10]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][10]~q  ) ) )

	.dataa(!\reg0|registers[19][10]~q ),
	.datab(!\reg0|registers[23][10]~q ),
	.datac(!\reg0|registers[27][10]~q ),
	.datad(!\reg0|registers[31][10]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~3 .extended_lut = "off";
defparam \reg0|Mux85~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~4 (
// Equation(s):
// \reg0|Mux85~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux85~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux85~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux85~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux85~0_combout  ) ) )

	.dataa(!\reg0|Mux85~0_combout ),
	.datab(!\reg0|Mux85~1_combout ),
	.datac(!\reg0|Mux85~2_combout ),
	.datad(!\reg0|Mux85~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~4 .extended_lut = "off";
defparam \reg0|Mux85~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~5 (
// Equation(s):
// \reg0|Mux85~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][10]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][10]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][10]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][10]~q  ) ) )

	.dataa(!\reg0|registers[8][10]~q ),
	.datab(!\reg0|registers[9][10]~q ),
	.datac(!\reg0|registers[10][10]~q ),
	.datad(!\reg0|registers[11][10]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~5 .extended_lut = "off";
defparam \reg0|Mux85~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~6 (
// Equation(s):
// \reg0|Mux85~6_combout  = ( \reg0|registers[3][10]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][10]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][10]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][10]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][10]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][10]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][10]~q ),
	.datad(!\reg0|registers[2][10]~q ),
	.datae(!\reg0|registers[3][10]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~6 .extended_lut = "off";
defparam \reg0|Mux85~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux85~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~7 (
// Equation(s):
// \reg0|Mux85~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][10]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][10]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][10]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][10]~q  ) ) )

	.dataa(!\reg0|registers[12][10]~q ),
	.datab(!\reg0|registers[13][10]~q ),
	.datac(!\reg0|registers[14][10]~q ),
	.datad(!\reg0|registers[15][10]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~7 .extended_lut = "off";
defparam \reg0|Mux85~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~8 (
// Equation(s):
// \reg0|Mux85~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][10]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][10]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][10]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][10]~q  ) ) )

	.dataa(!\reg0|registers[4][10]~q ),
	.datab(!\reg0|registers[5][10]~q ),
	.datac(!\reg0|registers[6][10]~q ),
	.datad(!\reg0|registers[7][10]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~8 .extended_lut = "off";
defparam \reg0|Mux85~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux85~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~9 (
// Equation(s):
// \reg0|Mux85~9_combout  = ( \reg0|Mux85~7_combout  & ( \reg0|Mux85~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux85~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux85~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux85~7_combout  & ( 
// \reg0|Mux85~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux85~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux85~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux85~7_combout  & ( 
// !\reg0|Mux85~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux85~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux85~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux85~7_combout  & ( 
// !\reg0|Mux85~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux85~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux85~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux85~5_combout ),
	.datad(!\reg0|Mux85~6_combout ),
	.datae(!\reg0|Mux85~7_combout ),
	.dataf(!\reg0|Mux85~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~9 .extended_lut = "off";
defparam \reg0|Mux85~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux85~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux85~10 (
// Equation(s):
// \reg0|Mux85~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux85~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux85~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux85~4_combout ),
	.datac(!\reg0|Mux85~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux85~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux85~10 .extended_lut = "off";
defparam \reg0|Mux85~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux85~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~0 (
// Equation(s):
// \reg0|Mux84~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][11]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][11]~q  ) ) )

	.dataa(!\reg0|registers[16][11]~q ),
	.datab(!\reg0|registers[20][11]~q ),
	.datac(!\reg0|registers[24][11]~q ),
	.datad(!\reg0|registers[28][11]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~0 .extended_lut = "off";
defparam \reg0|Mux84~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~1 (
// Equation(s):
// \reg0|Mux84~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][11]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][11]~q  ) ) )

	.dataa(!\reg0|registers[17][11]~q ),
	.datab(!\reg0|registers[21][11]~q ),
	.datac(!\reg0|registers[25][11]~q ),
	.datad(!\reg0|registers[29][11]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~1 .extended_lut = "off";
defparam \reg0|Mux84~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~2 (
// Equation(s):
// \reg0|Mux84~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][11]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][11]~q  ) ) )

	.dataa(!\reg0|registers[18][11]~q ),
	.datab(!\reg0|registers[22][11]~q ),
	.datac(!\reg0|registers[26][11]~q ),
	.datad(!\reg0|registers[30][11]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~2 .extended_lut = "off";
defparam \reg0|Mux84~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~3 (
// Equation(s):
// \reg0|Mux84~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][11]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][11]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][11]~q  ) ) )

	.dataa(!\reg0|registers[19][11]~q ),
	.datab(!\reg0|registers[23][11]~q ),
	.datac(!\reg0|registers[27][11]~q ),
	.datad(!\reg0|registers[31][11]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~3 .extended_lut = "off";
defparam \reg0|Mux84~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~4 (
// Equation(s):
// \reg0|Mux84~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux84~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux84~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux84~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux84~0_combout  ) ) )

	.dataa(!\reg0|Mux84~0_combout ),
	.datab(!\reg0|Mux84~1_combout ),
	.datac(!\reg0|Mux84~2_combout ),
	.datad(!\reg0|Mux84~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~4 .extended_lut = "off";
defparam \reg0|Mux84~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~5 (
// Equation(s):
// \reg0|Mux84~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][11]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][11]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][11]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][11]~q  ) ) )

	.dataa(!\reg0|registers[8][11]~q ),
	.datab(!\reg0|registers[9][11]~q ),
	.datac(!\reg0|registers[10][11]~q ),
	.datad(!\reg0|registers[11][11]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~5 .extended_lut = "off";
defparam \reg0|Mux84~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~6 (
// Equation(s):
// \reg0|Mux84~6_combout  = ( \reg0|registers[3][11]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][11]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][11]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][11]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][11]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][11]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][11]~q ),
	.datad(!\reg0|registers[2][11]~q ),
	.datae(!\reg0|registers[3][11]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~6 .extended_lut = "off";
defparam \reg0|Mux84~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux84~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~7 (
// Equation(s):
// \reg0|Mux84~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][11]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][11]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][11]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][11]~q  ) ) )

	.dataa(!\reg0|registers[12][11]~q ),
	.datab(!\reg0|registers[13][11]~q ),
	.datac(!\reg0|registers[14][11]~q ),
	.datad(!\reg0|registers[15][11]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~7 .extended_lut = "off";
defparam \reg0|Mux84~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~8 (
// Equation(s):
// \reg0|Mux84~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][11]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][11]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][11]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][11]~q  ) ) )

	.dataa(!\reg0|registers[4][11]~q ),
	.datab(!\reg0|registers[5][11]~q ),
	.datac(!\reg0|registers[6][11]~q ),
	.datad(!\reg0|registers[7][11]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~8 .extended_lut = "off";
defparam \reg0|Mux84~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux84~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~9 (
// Equation(s):
// \reg0|Mux84~9_combout  = ( \reg0|Mux84~7_combout  & ( \reg0|Mux84~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux84~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux84~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux84~7_combout  & ( 
// \reg0|Mux84~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux84~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux84~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux84~7_combout  & ( 
// !\reg0|Mux84~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux84~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux84~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux84~7_combout  & ( 
// !\reg0|Mux84~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux84~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux84~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux84~5_combout ),
	.datad(!\reg0|Mux84~6_combout ),
	.datae(!\reg0|Mux84~7_combout ),
	.dataf(!\reg0|Mux84~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~9 .extended_lut = "off";
defparam \reg0|Mux84~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux84~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux84~10 (
// Equation(s):
// \reg0|Mux84~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux84~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux84~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux84~4_combout ),
	.datac(!\reg0|Mux84~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux84~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux84~10 .extended_lut = "off";
defparam \reg0|Mux84~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux84~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~0 (
// Equation(s):
// \reg0|Mux83~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][12]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][12]~q  ) ) )

	.dataa(!\reg0|registers[16][12]~q ),
	.datab(!\reg0|registers[20][12]~q ),
	.datac(!\reg0|registers[24][12]~q ),
	.datad(!\reg0|registers[28][12]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~0 .extended_lut = "off";
defparam \reg0|Mux83~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~1 (
// Equation(s):
// \reg0|Mux83~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][12]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][12]~q  ) ) )

	.dataa(!\reg0|registers[17][12]~q ),
	.datab(!\reg0|registers[21][12]~q ),
	.datac(!\reg0|registers[25][12]~q ),
	.datad(!\reg0|registers[29][12]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~1 .extended_lut = "off";
defparam \reg0|Mux83~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~2 (
// Equation(s):
// \reg0|Mux83~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][12]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][12]~q  ) ) )

	.dataa(!\reg0|registers[18][12]~q ),
	.datab(!\reg0|registers[22][12]~q ),
	.datac(!\reg0|registers[26][12]~q ),
	.datad(!\reg0|registers[30][12]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~2 .extended_lut = "off";
defparam \reg0|Mux83~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~3 (
// Equation(s):
// \reg0|Mux83~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][12]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][12]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][12]~q  ) ) )

	.dataa(!\reg0|registers[19][12]~q ),
	.datab(!\reg0|registers[23][12]~q ),
	.datac(!\reg0|registers[27][12]~q ),
	.datad(!\reg0|registers[31][12]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~3 .extended_lut = "off";
defparam \reg0|Mux83~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~4 (
// Equation(s):
// \reg0|Mux83~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux83~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux83~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux83~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux83~0_combout  ) ) )

	.dataa(!\reg0|Mux83~0_combout ),
	.datab(!\reg0|Mux83~1_combout ),
	.datac(!\reg0|Mux83~2_combout ),
	.datad(!\reg0|Mux83~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~4 .extended_lut = "off";
defparam \reg0|Mux83~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~5 (
// Equation(s):
// \reg0|Mux83~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][12]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][12]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][12]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][12]~q  ) ) )

	.dataa(!\reg0|registers[8][12]~q ),
	.datab(!\reg0|registers[9][12]~q ),
	.datac(!\reg0|registers[10][12]~q ),
	.datad(!\reg0|registers[11][12]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~5 .extended_lut = "off";
defparam \reg0|Mux83~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~6 (
// Equation(s):
// \reg0|Mux83~6_combout  = ( \reg0|registers[3][12]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][12]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][12]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][12]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][12]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][12]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][12]~q ),
	.datad(!\reg0|registers[2][12]~q ),
	.datae(!\reg0|registers[3][12]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~6 .extended_lut = "off";
defparam \reg0|Mux83~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux83~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~7 (
// Equation(s):
// \reg0|Mux83~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][12]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][12]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][12]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][12]~q  ) ) )

	.dataa(!\reg0|registers[12][12]~q ),
	.datab(!\reg0|registers[13][12]~q ),
	.datac(!\reg0|registers[14][12]~q ),
	.datad(!\reg0|registers[15][12]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~7 .extended_lut = "off";
defparam \reg0|Mux83~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~8 (
// Equation(s):
// \reg0|Mux83~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][12]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][12]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][12]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][12]~q  ) ) )

	.dataa(!\reg0|registers[4][12]~q ),
	.datab(!\reg0|registers[5][12]~q ),
	.datac(!\reg0|registers[6][12]~q ),
	.datad(!\reg0|registers[7][12]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~8 .extended_lut = "off";
defparam \reg0|Mux83~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux83~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~9 (
// Equation(s):
// \reg0|Mux83~9_combout  = ( \reg0|Mux83~7_combout  & ( \reg0|Mux83~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux83~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux83~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux83~7_combout  & ( 
// \reg0|Mux83~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux83~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux83~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux83~7_combout  & ( 
// !\reg0|Mux83~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux83~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux83~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux83~7_combout  & ( 
// !\reg0|Mux83~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux83~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux83~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux83~5_combout ),
	.datad(!\reg0|Mux83~6_combout ),
	.datae(!\reg0|Mux83~7_combout ),
	.dataf(!\reg0|Mux83~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~9 .extended_lut = "off";
defparam \reg0|Mux83~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux83~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux83~10 (
// Equation(s):
// \reg0|Mux83~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux83~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux83~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux83~4_combout ),
	.datac(!\reg0|Mux83~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux83~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux83~10 .extended_lut = "off";
defparam \reg0|Mux83~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux83~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~0 (
// Equation(s):
// \reg0|Mux82~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][13]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][13]~q  ) ) )

	.dataa(!\reg0|registers[16][13]~q ),
	.datab(!\reg0|registers[20][13]~q ),
	.datac(!\reg0|registers[24][13]~q ),
	.datad(!\reg0|registers[28][13]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~0 .extended_lut = "off";
defparam \reg0|Mux82~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~1 (
// Equation(s):
// \reg0|Mux82~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][13]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][13]~q  ) ) )

	.dataa(!\reg0|registers[17][13]~q ),
	.datab(!\reg0|registers[21][13]~q ),
	.datac(!\reg0|registers[25][13]~q ),
	.datad(!\reg0|registers[29][13]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~1 .extended_lut = "off";
defparam \reg0|Mux82~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~2 (
// Equation(s):
// \reg0|Mux82~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][13]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][13]~q  ) ) )

	.dataa(!\reg0|registers[18][13]~q ),
	.datab(!\reg0|registers[22][13]~q ),
	.datac(!\reg0|registers[26][13]~q ),
	.datad(!\reg0|registers[30][13]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~2 .extended_lut = "off";
defparam \reg0|Mux82~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~3 (
// Equation(s):
// \reg0|Mux82~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][13]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][13]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][13]~q  ) ) )

	.dataa(!\reg0|registers[19][13]~q ),
	.datab(!\reg0|registers[23][13]~q ),
	.datac(!\reg0|registers[27][13]~q ),
	.datad(!\reg0|registers[31][13]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~3 .extended_lut = "off";
defparam \reg0|Mux82~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~4 (
// Equation(s):
// \reg0|Mux82~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux82~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux82~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux82~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux82~0_combout  ) ) )

	.dataa(!\reg0|Mux82~0_combout ),
	.datab(!\reg0|Mux82~1_combout ),
	.datac(!\reg0|Mux82~2_combout ),
	.datad(!\reg0|Mux82~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~4 .extended_lut = "off";
defparam \reg0|Mux82~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~5 (
// Equation(s):
// \reg0|Mux82~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][13]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][13]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][13]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][13]~q  ) ) )

	.dataa(!\reg0|registers[8][13]~q ),
	.datab(!\reg0|registers[9][13]~q ),
	.datac(!\reg0|registers[10][13]~q ),
	.datad(!\reg0|registers[11][13]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~5 .extended_lut = "off";
defparam \reg0|Mux82~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~6 (
// Equation(s):
// \reg0|Mux82~6_combout  = ( \reg0|registers[3][13]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][13]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][13]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][13]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][13]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][13]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][13]~q ),
	.datad(!\reg0|registers[2][13]~q ),
	.datae(!\reg0|registers[3][13]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~6 .extended_lut = "off";
defparam \reg0|Mux82~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux82~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~7 (
// Equation(s):
// \reg0|Mux82~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][13]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][13]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][13]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][13]~q  ) ) )

	.dataa(!\reg0|registers[12][13]~q ),
	.datab(!\reg0|registers[13][13]~q ),
	.datac(!\reg0|registers[14][13]~q ),
	.datad(!\reg0|registers[15][13]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~7 .extended_lut = "off";
defparam \reg0|Mux82~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~8 (
// Equation(s):
// \reg0|Mux82~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][13]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][13]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][13]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][13]~q  ) ) )

	.dataa(!\reg0|registers[4][13]~q ),
	.datab(!\reg0|registers[5][13]~q ),
	.datac(!\reg0|registers[6][13]~q ),
	.datad(!\reg0|registers[7][13]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~8 .extended_lut = "off";
defparam \reg0|Mux82~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux82~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~9 (
// Equation(s):
// \reg0|Mux82~9_combout  = ( \reg0|Mux82~7_combout  & ( \reg0|Mux82~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux82~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux82~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux82~7_combout  & ( 
// \reg0|Mux82~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux82~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux82~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux82~7_combout  & ( 
// !\reg0|Mux82~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux82~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux82~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux82~7_combout  & ( 
// !\reg0|Mux82~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux82~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux82~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux82~5_combout ),
	.datad(!\reg0|Mux82~6_combout ),
	.datae(!\reg0|Mux82~7_combout ),
	.dataf(!\reg0|Mux82~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~9 .extended_lut = "off";
defparam \reg0|Mux82~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux82~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux82~10 (
// Equation(s):
// \reg0|Mux82~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux82~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux82~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux82~4_combout ),
	.datac(!\reg0|Mux82~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux82~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux82~10 .extended_lut = "off";
defparam \reg0|Mux82~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux82~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~0 (
// Equation(s):
// \reg0|Mux81~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][14]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][14]~q  ) ) )

	.dataa(!\reg0|registers[16][14]~q ),
	.datab(!\reg0|registers[20][14]~q ),
	.datac(!\reg0|registers[24][14]~q ),
	.datad(!\reg0|registers[28][14]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~0 .extended_lut = "off";
defparam \reg0|Mux81~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~1 (
// Equation(s):
// \reg0|Mux81~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][14]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][14]~q  ) ) )

	.dataa(!\reg0|registers[17][14]~q ),
	.datab(!\reg0|registers[21][14]~q ),
	.datac(!\reg0|registers[25][14]~q ),
	.datad(!\reg0|registers[29][14]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~1 .extended_lut = "off";
defparam \reg0|Mux81~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~2 (
// Equation(s):
// \reg0|Mux81~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][14]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][14]~q  ) ) )

	.dataa(!\reg0|registers[18][14]~q ),
	.datab(!\reg0|registers[22][14]~q ),
	.datac(!\reg0|registers[26][14]~q ),
	.datad(!\reg0|registers[30][14]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~2 .extended_lut = "off";
defparam \reg0|Mux81~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~3 (
// Equation(s):
// \reg0|Mux81~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][14]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][14]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][14]~q  ) ) )

	.dataa(!\reg0|registers[19][14]~q ),
	.datab(!\reg0|registers[23][14]~q ),
	.datac(!\reg0|registers[27][14]~q ),
	.datad(!\reg0|registers[31][14]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~3 .extended_lut = "off";
defparam \reg0|Mux81~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~4 (
// Equation(s):
// \reg0|Mux81~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux81~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux81~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux81~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux81~0_combout  ) ) )

	.dataa(!\reg0|Mux81~0_combout ),
	.datab(!\reg0|Mux81~1_combout ),
	.datac(!\reg0|Mux81~2_combout ),
	.datad(!\reg0|Mux81~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~4 .extended_lut = "off";
defparam \reg0|Mux81~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~5 (
// Equation(s):
// \reg0|Mux81~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][14]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][14]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][14]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][14]~q  ) ) )

	.dataa(!\reg0|registers[8][14]~q ),
	.datab(!\reg0|registers[9][14]~q ),
	.datac(!\reg0|registers[10][14]~q ),
	.datad(!\reg0|registers[11][14]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~5 .extended_lut = "off";
defparam \reg0|Mux81~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~6 (
// Equation(s):
// \reg0|Mux81~6_combout  = ( \reg0|registers[3][14]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][14]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][14]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][14]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][14]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][14]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][14]~q ),
	.datad(!\reg0|registers[2][14]~q ),
	.datae(!\reg0|registers[3][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~6 .extended_lut = "off";
defparam \reg0|Mux81~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux81~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~7 (
// Equation(s):
// \reg0|Mux81~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][14]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][14]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][14]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][14]~q  ) ) )

	.dataa(!\reg0|registers[12][14]~q ),
	.datab(!\reg0|registers[13][14]~q ),
	.datac(!\reg0|registers[14][14]~q ),
	.datad(!\reg0|registers[15][14]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~7 .extended_lut = "off";
defparam \reg0|Mux81~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~8 (
// Equation(s):
// \reg0|Mux81~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][14]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][14]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][14]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][14]~q  ) ) )

	.dataa(!\reg0|registers[4][14]~q ),
	.datab(!\reg0|registers[5][14]~q ),
	.datac(!\reg0|registers[6][14]~q ),
	.datad(!\reg0|registers[7][14]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~8 .extended_lut = "off";
defparam \reg0|Mux81~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux81~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~9 (
// Equation(s):
// \reg0|Mux81~9_combout  = ( \reg0|Mux81~7_combout  & ( \reg0|Mux81~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux81~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux81~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux81~7_combout  & ( 
// \reg0|Mux81~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux81~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux81~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux81~7_combout  & ( 
// !\reg0|Mux81~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux81~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux81~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux81~7_combout  & ( 
// !\reg0|Mux81~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux81~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux81~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux81~5_combout ),
	.datad(!\reg0|Mux81~6_combout ),
	.datae(!\reg0|Mux81~7_combout ),
	.dataf(!\reg0|Mux81~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~9 .extended_lut = "off";
defparam \reg0|Mux81~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux81~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux81~10 (
// Equation(s):
// \reg0|Mux81~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux81~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux81~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux81~4_combout ),
	.datac(!\reg0|Mux81~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux81~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux81~10 .extended_lut = "off";
defparam \reg0|Mux81~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux81~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~0 (
// Equation(s):
// \reg0|Mux80~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][15]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][15]~q  ) ) )

	.dataa(!\reg0|registers[16][15]~q ),
	.datab(!\reg0|registers[20][15]~q ),
	.datac(!\reg0|registers[24][15]~q ),
	.datad(!\reg0|registers[28][15]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~0 .extended_lut = "off";
defparam \reg0|Mux80~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~1 (
// Equation(s):
// \reg0|Mux80~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][15]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][15]~q  ) ) )

	.dataa(!\reg0|registers[17][15]~q ),
	.datab(!\reg0|registers[21][15]~q ),
	.datac(!\reg0|registers[25][15]~q ),
	.datad(!\reg0|registers[29][15]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~1 .extended_lut = "off";
defparam \reg0|Mux80~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~2 (
// Equation(s):
// \reg0|Mux80~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][15]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][15]~q  ) ) )

	.dataa(!\reg0|registers[18][15]~q ),
	.datab(!\reg0|registers[22][15]~q ),
	.datac(!\reg0|registers[26][15]~q ),
	.datad(!\reg0|registers[30][15]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~2 .extended_lut = "off";
defparam \reg0|Mux80~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~3 (
// Equation(s):
// \reg0|Mux80~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][15]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][15]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][15]~q  ) ) )

	.dataa(!\reg0|registers[19][15]~q ),
	.datab(!\reg0|registers[23][15]~q ),
	.datac(!\reg0|registers[27][15]~q ),
	.datad(!\reg0|registers[31][15]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~3 .extended_lut = "off";
defparam \reg0|Mux80~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~4 (
// Equation(s):
// \reg0|Mux80~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux80~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux80~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux80~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux80~0_combout  ) ) )

	.dataa(!\reg0|Mux80~0_combout ),
	.datab(!\reg0|Mux80~1_combout ),
	.datac(!\reg0|Mux80~2_combout ),
	.datad(!\reg0|Mux80~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~4 .extended_lut = "off";
defparam \reg0|Mux80~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~5 (
// Equation(s):
// \reg0|Mux80~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][15]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][15]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][15]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][15]~q  ) ) )

	.dataa(!\reg0|registers[8][15]~q ),
	.datab(!\reg0|registers[9][15]~q ),
	.datac(!\reg0|registers[10][15]~q ),
	.datad(!\reg0|registers[11][15]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~5 .extended_lut = "off";
defparam \reg0|Mux80~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~6 (
// Equation(s):
// \reg0|Mux80~6_combout  = ( \reg0|registers[3][15]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][15]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][15]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][15]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][15]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][15]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][15]~q ),
	.datad(!\reg0|registers[2][15]~q ),
	.datae(!\reg0|registers[3][15]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~6 .extended_lut = "off";
defparam \reg0|Mux80~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux80~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~7 (
// Equation(s):
// \reg0|Mux80~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][15]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][15]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][15]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][15]~q  ) ) )

	.dataa(!\reg0|registers[12][15]~q ),
	.datab(!\reg0|registers[13][15]~q ),
	.datac(!\reg0|registers[14][15]~q ),
	.datad(!\reg0|registers[15][15]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~7 .extended_lut = "off";
defparam \reg0|Mux80~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~8 (
// Equation(s):
// \reg0|Mux80~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][15]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][15]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][15]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][15]~q  ) ) )

	.dataa(!\reg0|registers[4][15]~q ),
	.datab(!\reg0|registers[5][15]~q ),
	.datac(!\reg0|registers[6][15]~q ),
	.datad(!\reg0|registers[7][15]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~8 .extended_lut = "off";
defparam \reg0|Mux80~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux80~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~9 (
// Equation(s):
// \reg0|Mux80~9_combout  = ( \reg0|Mux80~7_combout  & ( \reg0|Mux80~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux80~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux80~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux80~7_combout  & ( 
// \reg0|Mux80~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux80~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux80~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux80~7_combout  & ( 
// !\reg0|Mux80~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux80~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux80~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux80~7_combout  & ( 
// !\reg0|Mux80~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux80~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux80~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux80~5_combout ),
	.datad(!\reg0|Mux80~6_combout ),
	.datae(!\reg0|Mux80~7_combout ),
	.dataf(!\reg0|Mux80~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~9 .extended_lut = "off";
defparam \reg0|Mux80~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux80~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux80~10 (
// Equation(s):
// \reg0|Mux80~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux80~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux80~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux80~4_combout ),
	.datac(!\reg0|Mux80~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux80~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux80~10 .extended_lut = "off";
defparam \reg0|Mux80~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux80~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~0 (
// Equation(s):
// \reg0|Mux79~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][16]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][16]~q  ) ) )

	.dataa(!\reg0|registers[16][16]~q ),
	.datab(!\reg0|registers[20][16]~q ),
	.datac(!\reg0|registers[24][16]~q ),
	.datad(!\reg0|registers[28][16]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~0 .extended_lut = "off";
defparam \reg0|Mux79~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~1 (
// Equation(s):
// \reg0|Mux79~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][16]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][16]~q  ) ) )

	.dataa(!\reg0|registers[17][16]~q ),
	.datab(!\reg0|registers[21][16]~q ),
	.datac(!\reg0|registers[25][16]~q ),
	.datad(!\reg0|registers[29][16]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~1 .extended_lut = "off";
defparam \reg0|Mux79~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~2 (
// Equation(s):
// \reg0|Mux79~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][16]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][16]~q  ) ) )

	.dataa(!\reg0|registers[18][16]~q ),
	.datab(!\reg0|registers[22][16]~q ),
	.datac(!\reg0|registers[26][16]~q ),
	.datad(!\reg0|registers[30][16]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~2 .extended_lut = "off";
defparam \reg0|Mux79~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~3 (
// Equation(s):
// \reg0|Mux79~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][16]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][16]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][16]~q  ) ) )

	.dataa(!\reg0|registers[19][16]~q ),
	.datab(!\reg0|registers[23][16]~q ),
	.datac(!\reg0|registers[27][16]~q ),
	.datad(!\reg0|registers[31][16]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~3 .extended_lut = "off";
defparam \reg0|Mux79~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~4 (
// Equation(s):
// \reg0|Mux79~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux79~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux79~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux79~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux79~0_combout  ) ) )

	.dataa(!\reg0|Mux79~0_combout ),
	.datab(!\reg0|Mux79~1_combout ),
	.datac(!\reg0|Mux79~2_combout ),
	.datad(!\reg0|Mux79~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~4 .extended_lut = "off";
defparam \reg0|Mux79~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~5 (
// Equation(s):
// \reg0|Mux79~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][16]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][16]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][16]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][16]~q  ) ) )

	.dataa(!\reg0|registers[8][16]~q ),
	.datab(!\reg0|registers[9][16]~q ),
	.datac(!\reg0|registers[10][16]~q ),
	.datad(!\reg0|registers[11][16]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~5 .extended_lut = "off";
defparam \reg0|Mux79~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~6 (
// Equation(s):
// \reg0|Mux79~6_combout  = ( \reg0|registers[3][16]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][16]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][16]~q ))) ) ) # ( !\reg0|registers[3][16]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][16]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][16]~q )) # (\regin[1]~input_o ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][16]~q ),
	.datad(!\reg0|registers[2][16]~q ),
	.datae(!\reg0|registers[3][16]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~6 .extended_lut = "off";
defparam \reg0|Mux79~6 .lut_mask = 64'h3715260437152604;
defparam \reg0|Mux79~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~7 (
// Equation(s):
// \reg0|Mux79~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][16]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][16]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][16]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][16]~q  ) ) )

	.dataa(!\reg0|registers[12][16]~q ),
	.datab(!\reg0|registers[13][16]~q ),
	.datac(!\reg0|registers[14][16]~q ),
	.datad(!\reg0|registers[15][16]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~7 .extended_lut = "off";
defparam \reg0|Mux79~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~8 (
// Equation(s):
// \reg0|Mux79~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][16]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][16]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][16]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][16]~q  ) ) )

	.dataa(!\reg0|registers[4][16]~q ),
	.datab(!\reg0|registers[5][16]~q ),
	.datac(!\reg0|registers[6][16]~q ),
	.datad(!\reg0|registers[7][16]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~8 .extended_lut = "off";
defparam \reg0|Mux79~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux79~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~9 (
// Equation(s):
// \reg0|Mux79~9_combout  = ( \reg0|Mux79~7_combout  & ( \reg0|Mux79~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux79~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux79~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux79~7_combout  & ( 
// \reg0|Mux79~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux79~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux79~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux79~7_combout  & ( 
// !\reg0|Mux79~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux79~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux79~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux79~7_combout  & ( 
// !\reg0|Mux79~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux79~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux79~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux79~5_combout ),
	.datad(!\reg0|Mux79~6_combout ),
	.datae(!\reg0|Mux79~7_combout ),
	.dataf(!\reg0|Mux79~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~9 .extended_lut = "off";
defparam \reg0|Mux79~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux79~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux79~10 (
// Equation(s):
// \reg0|Mux79~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux79~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux79~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux79~4_combout ),
	.datac(!\reg0|Mux79~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux79~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux79~10 .extended_lut = "off";
defparam \reg0|Mux79~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux79~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~0 (
// Equation(s):
// \reg0|Mux78~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][17]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][17]~q  ) ) )

	.dataa(!\reg0|registers[16][17]~q ),
	.datab(!\reg0|registers[20][17]~q ),
	.datac(!\reg0|registers[24][17]~q ),
	.datad(!\reg0|registers[28][17]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~0 .extended_lut = "off";
defparam \reg0|Mux78~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~1 (
// Equation(s):
// \reg0|Mux78~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][17]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][17]~q  ) ) )

	.dataa(!\reg0|registers[17][17]~q ),
	.datab(!\reg0|registers[21][17]~q ),
	.datac(!\reg0|registers[25][17]~q ),
	.datad(!\reg0|registers[29][17]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~1 .extended_lut = "off";
defparam \reg0|Mux78~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~2 (
// Equation(s):
// \reg0|Mux78~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][17]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][17]~q  ) ) )

	.dataa(!\reg0|registers[18][17]~q ),
	.datab(!\reg0|registers[22][17]~q ),
	.datac(!\reg0|registers[26][17]~q ),
	.datad(!\reg0|registers[30][17]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~2 .extended_lut = "off";
defparam \reg0|Mux78~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~3 (
// Equation(s):
// \reg0|Mux78~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][17]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][17]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][17]~q  ) ) )

	.dataa(!\reg0|registers[19][17]~q ),
	.datab(!\reg0|registers[23][17]~q ),
	.datac(!\reg0|registers[27][17]~q ),
	.datad(!\reg0|registers[31][17]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~3 .extended_lut = "off";
defparam \reg0|Mux78~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~4 (
// Equation(s):
// \reg0|Mux78~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux78~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux78~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux78~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux78~0_combout  ) ) )

	.dataa(!\reg0|Mux78~0_combout ),
	.datab(!\reg0|Mux78~1_combout ),
	.datac(!\reg0|Mux78~2_combout ),
	.datad(!\reg0|Mux78~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~4 .extended_lut = "off";
defparam \reg0|Mux78~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~5 (
// Equation(s):
// \reg0|Mux78~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][17]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][17]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][17]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][17]~q  ) ) )

	.dataa(!\reg0|registers[8][17]~q ),
	.datab(!\reg0|registers[9][17]~q ),
	.datac(!\reg0|registers[10][17]~q ),
	.datad(!\reg0|registers[11][17]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~5 .extended_lut = "off";
defparam \reg0|Mux78~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~6 (
// Equation(s):
// \reg0|Mux78~6_combout  = ( \reg0|registers[3][17]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][17]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][17]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][17]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][17]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][17]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][17]~q ),
	.datad(!\reg0|registers[2][17]~q ),
	.datae(!\reg0|registers[3][17]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~6 .extended_lut = "off";
defparam \reg0|Mux78~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux78~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~7 (
// Equation(s):
// \reg0|Mux78~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][17]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][17]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][17]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][17]~q  ) ) )

	.dataa(!\reg0|registers[12][17]~q ),
	.datab(!\reg0|registers[13][17]~q ),
	.datac(!\reg0|registers[14][17]~q ),
	.datad(!\reg0|registers[15][17]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~7 .extended_lut = "off";
defparam \reg0|Mux78~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~8 (
// Equation(s):
// \reg0|Mux78~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][17]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][17]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][17]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][17]~q  ) ) )

	.dataa(!\reg0|registers[4][17]~q ),
	.datab(!\reg0|registers[5][17]~q ),
	.datac(!\reg0|registers[6][17]~q ),
	.datad(!\reg0|registers[7][17]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~8 .extended_lut = "off";
defparam \reg0|Mux78~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux78~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~9 (
// Equation(s):
// \reg0|Mux78~9_combout  = ( \reg0|Mux78~7_combout  & ( \reg0|Mux78~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux78~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux78~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux78~7_combout  & ( 
// \reg0|Mux78~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux78~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux78~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux78~7_combout  & ( 
// !\reg0|Mux78~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux78~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux78~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux78~7_combout  & ( 
// !\reg0|Mux78~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux78~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux78~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux78~5_combout ),
	.datad(!\reg0|Mux78~6_combout ),
	.datae(!\reg0|Mux78~7_combout ),
	.dataf(!\reg0|Mux78~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~9 .extended_lut = "off";
defparam \reg0|Mux78~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux78~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux78~10 (
// Equation(s):
// \reg0|Mux78~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux78~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux78~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux78~4_combout ),
	.datac(!\reg0|Mux78~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux78~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux78~10 .extended_lut = "off";
defparam \reg0|Mux78~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux78~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~0 (
// Equation(s):
// \reg0|Mux77~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][18]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][18]~q  ) ) )

	.dataa(!\reg0|registers[16][18]~q ),
	.datab(!\reg0|registers[20][18]~q ),
	.datac(!\reg0|registers[24][18]~q ),
	.datad(!\reg0|registers[28][18]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~0 .extended_lut = "off";
defparam \reg0|Mux77~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~1 (
// Equation(s):
// \reg0|Mux77~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][18]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][18]~q  ) ) )

	.dataa(!\reg0|registers[17][18]~q ),
	.datab(!\reg0|registers[21][18]~q ),
	.datac(!\reg0|registers[25][18]~q ),
	.datad(!\reg0|registers[29][18]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~1 .extended_lut = "off";
defparam \reg0|Mux77~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~2 (
// Equation(s):
// \reg0|Mux77~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][18]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][18]~q  ) ) )

	.dataa(!\reg0|registers[18][18]~q ),
	.datab(!\reg0|registers[22][18]~q ),
	.datac(!\reg0|registers[26][18]~q ),
	.datad(!\reg0|registers[30][18]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~2 .extended_lut = "off";
defparam \reg0|Mux77~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~3 (
// Equation(s):
// \reg0|Mux77~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][18]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][18]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][18]~q  ) ) )

	.dataa(!\reg0|registers[19][18]~q ),
	.datab(!\reg0|registers[23][18]~q ),
	.datac(!\reg0|registers[27][18]~q ),
	.datad(!\reg0|registers[31][18]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~3 .extended_lut = "off";
defparam \reg0|Mux77~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~4 (
// Equation(s):
// \reg0|Mux77~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux77~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux77~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux77~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux77~0_combout  ) ) )

	.dataa(!\reg0|Mux77~0_combout ),
	.datab(!\reg0|Mux77~1_combout ),
	.datac(!\reg0|Mux77~2_combout ),
	.datad(!\reg0|Mux77~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~4 .extended_lut = "off";
defparam \reg0|Mux77~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~5 (
// Equation(s):
// \reg0|Mux77~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][18]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][18]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][18]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][18]~q  ) ) )

	.dataa(!\reg0|registers[8][18]~q ),
	.datab(!\reg0|registers[9][18]~q ),
	.datac(!\reg0|registers[10][18]~q ),
	.datad(!\reg0|registers[11][18]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~5 .extended_lut = "off";
defparam \reg0|Mux77~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~6 (
// Equation(s):
// \reg0|Mux77~6_combout  = ( \reg0|registers[3][18]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][18]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][18]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][18]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][18]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][18]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][18]~q ),
	.datad(!\reg0|registers[2][18]~q ),
	.datae(!\reg0|registers[3][18]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~6 .extended_lut = "off";
defparam \reg0|Mux77~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux77~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~7 (
// Equation(s):
// \reg0|Mux77~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][18]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][18]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][18]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][18]~q  ) ) )

	.dataa(!\reg0|registers[12][18]~q ),
	.datab(!\reg0|registers[13][18]~q ),
	.datac(!\reg0|registers[14][18]~q ),
	.datad(!\reg0|registers[15][18]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~7 .extended_lut = "off";
defparam \reg0|Mux77~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~8 (
// Equation(s):
// \reg0|Mux77~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][18]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][18]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][18]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][18]~q  ) ) )

	.dataa(!\reg0|registers[4][18]~q ),
	.datab(!\reg0|registers[5][18]~q ),
	.datac(!\reg0|registers[6][18]~q ),
	.datad(!\reg0|registers[7][18]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~8 .extended_lut = "off";
defparam \reg0|Mux77~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux77~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~9 (
// Equation(s):
// \reg0|Mux77~9_combout  = ( \reg0|Mux77~7_combout  & ( \reg0|Mux77~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux77~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux77~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux77~7_combout  & ( 
// \reg0|Mux77~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux77~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux77~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux77~7_combout  & ( 
// !\reg0|Mux77~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux77~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux77~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux77~7_combout  & ( 
// !\reg0|Mux77~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux77~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux77~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux77~5_combout ),
	.datad(!\reg0|Mux77~6_combout ),
	.datae(!\reg0|Mux77~7_combout ),
	.dataf(!\reg0|Mux77~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~9 .extended_lut = "off";
defparam \reg0|Mux77~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux77~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux77~10 (
// Equation(s):
// \reg0|Mux77~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux77~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux77~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux77~4_combout ),
	.datac(!\reg0|Mux77~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux77~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux77~10 .extended_lut = "off";
defparam \reg0|Mux77~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux77~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~0 (
// Equation(s):
// \reg0|Mux76~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][19]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][19]~q  ) ) )

	.dataa(!\reg0|registers[16][19]~q ),
	.datab(!\reg0|registers[20][19]~q ),
	.datac(!\reg0|registers[24][19]~q ),
	.datad(!\reg0|registers[28][19]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~0 .extended_lut = "off";
defparam \reg0|Mux76~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~1 (
// Equation(s):
// \reg0|Mux76~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][19]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][19]~q  ) ) )

	.dataa(!\reg0|registers[17][19]~q ),
	.datab(!\reg0|registers[21][19]~q ),
	.datac(!\reg0|registers[25][19]~q ),
	.datad(!\reg0|registers[29][19]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~1 .extended_lut = "off";
defparam \reg0|Mux76~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~2 (
// Equation(s):
// \reg0|Mux76~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][19]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][19]~q  ) ) )

	.dataa(!\reg0|registers[18][19]~q ),
	.datab(!\reg0|registers[22][19]~q ),
	.datac(!\reg0|registers[26][19]~q ),
	.datad(!\reg0|registers[30][19]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~2 .extended_lut = "off";
defparam \reg0|Mux76~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~3 (
// Equation(s):
// \reg0|Mux76~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][19]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][19]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][19]~q  ) ) )

	.dataa(!\reg0|registers[19][19]~q ),
	.datab(!\reg0|registers[23][19]~q ),
	.datac(!\reg0|registers[27][19]~q ),
	.datad(!\reg0|registers[31][19]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~3 .extended_lut = "off";
defparam \reg0|Mux76~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~4 (
// Equation(s):
// \reg0|Mux76~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux76~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux76~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux76~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux76~0_combout  ) ) )

	.dataa(!\reg0|Mux76~0_combout ),
	.datab(!\reg0|Mux76~1_combout ),
	.datac(!\reg0|Mux76~2_combout ),
	.datad(!\reg0|Mux76~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~4 .extended_lut = "off";
defparam \reg0|Mux76~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~5 (
// Equation(s):
// \reg0|Mux76~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][19]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][19]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][19]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][19]~q  ) ) )

	.dataa(!\reg0|registers[8][19]~q ),
	.datab(!\reg0|registers[9][19]~q ),
	.datac(!\reg0|registers[10][19]~q ),
	.datad(!\reg0|registers[11][19]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~5 .extended_lut = "off";
defparam \reg0|Mux76~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~6 (
// Equation(s):
// \reg0|Mux76~6_combout  = ( \reg0|registers[3][19]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][19]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][19]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][19]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][19]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][19]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][19]~q ),
	.datad(!\reg0|registers[2][19]~q ),
	.datae(!\reg0|registers[3][19]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~6 .extended_lut = "off";
defparam \reg0|Mux76~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux76~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~7 (
// Equation(s):
// \reg0|Mux76~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][19]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][19]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][19]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][19]~q  ) ) )

	.dataa(!\reg0|registers[12][19]~q ),
	.datab(!\reg0|registers[13][19]~q ),
	.datac(!\reg0|registers[14][19]~q ),
	.datad(!\reg0|registers[15][19]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~7 .extended_lut = "off";
defparam \reg0|Mux76~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~8 (
// Equation(s):
// \reg0|Mux76~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][19]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][19]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][19]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][19]~q  ) ) )

	.dataa(!\reg0|registers[4][19]~q ),
	.datab(!\reg0|registers[5][19]~q ),
	.datac(!\reg0|registers[6][19]~q ),
	.datad(!\reg0|registers[7][19]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~8 .extended_lut = "off";
defparam \reg0|Mux76~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux76~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~9 (
// Equation(s):
// \reg0|Mux76~9_combout  = ( \reg0|Mux76~7_combout  & ( \reg0|Mux76~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux76~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux76~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux76~7_combout  & ( 
// \reg0|Mux76~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux76~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux76~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux76~7_combout  & ( 
// !\reg0|Mux76~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux76~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux76~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux76~7_combout  & ( 
// !\reg0|Mux76~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux76~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux76~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux76~5_combout ),
	.datad(!\reg0|Mux76~6_combout ),
	.datae(!\reg0|Mux76~7_combout ),
	.dataf(!\reg0|Mux76~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~9 .extended_lut = "off";
defparam \reg0|Mux76~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux76~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux76~10 (
// Equation(s):
// \reg0|Mux76~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux76~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux76~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux76~4_combout ),
	.datac(!\reg0|Mux76~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux76~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux76~10 .extended_lut = "off";
defparam \reg0|Mux76~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux76~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~0 (
// Equation(s):
// \reg0|Mux75~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][20]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][20]~q  ) ) )

	.dataa(!\reg0|registers[16][20]~q ),
	.datab(!\reg0|registers[20][20]~q ),
	.datac(!\reg0|registers[24][20]~q ),
	.datad(!\reg0|registers[28][20]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~0 .extended_lut = "off";
defparam \reg0|Mux75~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~1 (
// Equation(s):
// \reg0|Mux75~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][20]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][20]~q  ) ) )

	.dataa(!\reg0|registers[17][20]~q ),
	.datab(!\reg0|registers[21][20]~q ),
	.datac(!\reg0|registers[25][20]~q ),
	.datad(!\reg0|registers[29][20]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~1 .extended_lut = "off";
defparam \reg0|Mux75~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~2 (
// Equation(s):
// \reg0|Mux75~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][20]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][20]~q  ) ) )

	.dataa(!\reg0|registers[18][20]~q ),
	.datab(!\reg0|registers[22][20]~q ),
	.datac(!\reg0|registers[26][20]~q ),
	.datad(!\reg0|registers[30][20]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~2 .extended_lut = "off";
defparam \reg0|Mux75~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~3 (
// Equation(s):
// \reg0|Mux75~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][20]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][20]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][20]~q  ) ) )

	.dataa(!\reg0|registers[19][20]~q ),
	.datab(!\reg0|registers[23][20]~q ),
	.datac(!\reg0|registers[27][20]~q ),
	.datad(!\reg0|registers[31][20]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~3 .extended_lut = "off";
defparam \reg0|Mux75~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~4 (
// Equation(s):
// \reg0|Mux75~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux75~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux75~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux75~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux75~0_combout  ) ) )

	.dataa(!\reg0|Mux75~0_combout ),
	.datab(!\reg0|Mux75~1_combout ),
	.datac(!\reg0|Mux75~2_combout ),
	.datad(!\reg0|Mux75~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~4 .extended_lut = "off";
defparam \reg0|Mux75~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~5 (
// Equation(s):
// \reg0|Mux75~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][20]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][20]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][20]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][20]~q  ) ) )

	.dataa(!\reg0|registers[8][20]~q ),
	.datab(!\reg0|registers[9][20]~q ),
	.datac(!\reg0|registers[10][20]~q ),
	.datad(!\reg0|registers[11][20]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~5 .extended_lut = "off";
defparam \reg0|Mux75~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~6 (
// Equation(s):
// \reg0|Mux75~6_combout  = ( \reg0|registers[3][20]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][20]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][20]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][20]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][20]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][20]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][20]~q ),
	.datad(!\reg0|registers[2][20]~q ),
	.datae(!\reg0|registers[3][20]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~6 .extended_lut = "off";
defparam \reg0|Mux75~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux75~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~7 (
// Equation(s):
// \reg0|Mux75~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][20]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][20]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][20]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][20]~q  ) ) )

	.dataa(!\reg0|registers[12][20]~q ),
	.datab(!\reg0|registers[13][20]~q ),
	.datac(!\reg0|registers[14][20]~q ),
	.datad(!\reg0|registers[15][20]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~7 .extended_lut = "off";
defparam \reg0|Mux75~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~8 (
// Equation(s):
// \reg0|Mux75~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][20]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][20]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][20]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][20]~q  ) ) )

	.dataa(!\reg0|registers[4][20]~q ),
	.datab(!\reg0|registers[5][20]~q ),
	.datac(!\reg0|registers[6][20]~q ),
	.datad(!\reg0|registers[7][20]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~8 .extended_lut = "off";
defparam \reg0|Mux75~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux75~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~9 (
// Equation(s):
// \reg0|Mux75~9_combout  = ( \reg0|Mux75~7_combout  & ( \reg0|Mux75~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux75~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux75~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux75~7_combout  & ( 
// \reg0|Mux75~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux75~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux75~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux75~7_combout  & ( 
// !\reg0|Mux75~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux75~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux75~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux75~7_combout  & ( 
// !\reg0|Mux75~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux75~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux75~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux75~5_combout ),
	.datad(!\reg0|Mux75~6_combout ),
	.datae(!\reg0|Mux75~7_combout ),
	.dataf(!\reg0|Mux75~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~9 .extended_lut = "off";
defparam \reg0|Mux75~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux75~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux75~10 (
// Equation(s):
// \reg0|Mux75~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux75~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux75~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux75~4_combout ),
	.datac(!\reg0|Mux75~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux75~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux75~10 .extended_lut = "off";
defparam \reg0|Mux75~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux75~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~0 (
// Equation(s):
// \reg0|Mux74~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][21]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][21]~q  ) ) )

	.dataa(!\reg0|registers[16][21]~q ),
	.datab(!\reg0|registers[20][21]~q ),
	.datac(!\reg0|registers[24][21]~q ),
	.datad(!\reg0|registers[28][21]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~0 .extended_lut = "off";
defparam \reg0|Mux74~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~1 (
// Equation(s):
// \reg0|Mux74~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][21]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][21]~q  ) ) )

	.dataa(!\reg0|registers[17][21]~q ),
	.datab(!\reg0|registers[21][21]~q ),
	.datac(!\reg0|registers[25][21]~q ),
	.datad(!\reg0|registers[29][21]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~1 .extended_lut = "off";
defparam \reg0|Mux74~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~2 (
// Equation(s):
// \reg0|Mux74~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][21]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][21]~q  ) ) )

	.dataa(!\reg0|registers[18][21]~q ),
	.datab(!\reg0|registers[22][21]~q ),
	.datac(!\reg0|registers[26][21]~q ),
	.datad(!\reg0|registers[30][21]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~2 .extended_lut = "off";
defparam \reg0|Mux74~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~3 (
// Equation(s):
// \reg0|Mux74~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][21]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][21]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][21]~q  ) ) )

	.dataa(!\reg0|registers[19][21]~q ),
	.datab(!\reg0|registers[23][21]~q ),
	.datac(!\reg0|registers[27][21]~q ),
	.datad(!\reg0|registers[31][21]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~3 .extended_lut = "off";
defparam \reg0|Mux74~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~4 (
// Equation(s):
// \reg0|Mux74~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux74~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux74~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux74~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux74~0_combout  ) ) )

	.dataa(!\reg0|Mux74~0_combout ),
	.datab(!\reg0|Mux74~1_combout ),
	.datac(!\reg0|Mux74~2_combout ),
	.datad(!\reg0|Mux74~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~4 .extended_lut = "off";
defparam \reg0|Mux74~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~5 (
// Equation(s):
// \reg0|Mux74~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][21]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][21]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][21]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][21]~q  ) ) )

	.dataa(!\reg0|registers[8][21]~q ),
	.datab(!\reg0|registers[9][21]~q ),
	.datac(!\reg0|registers[10][21]~q ),
	.datad(!\reg0|registers[11][21]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~5 .extended_lut = "off";
defparam \reg0|Mux74~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~6 (
// Equation(s):
// \reg0|Mux74~6_combout  = ( \reg0|registers[3][21]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][21]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][21]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][21]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][21]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][21]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][21]~q ),
	.datad(!\reg0|registers[2][21]~q ),
	.datae(!\reg0|registers[3][21]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~6 .extended_lut = "off";
defparam \reg0|Mux74~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux74~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~7 (
// Equation(s):
// \reg0|Mux74~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][21]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][21]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][21]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][21]~q  ) ) )

	.dataa(!\reg0|registers[12][21]~q ),
	.datab(!\reg0|registers[13][21]~q ),
	.datac(!\reg0|registers[14][21]~q ),
	.datad(!\reg0|registers[15][21]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~7 .extended_lut = "off";
defparam \reg0|Mux74~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~8 (
// Equation(s):
// \reg0|Mux74~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][21]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][21]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][21]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][21]~q  ) ) )

	.dataa(!\reg0|registers[4][21]~q ),
	.datab(!\reg0|registers[5][21]~q ),
	.datac(!\reg0|registers[6][21]~q ),
	.datad(!\reg0|registers[7][21]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~8 .extended_lut = "off";
defparam \reg0|Mux74~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux74~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~9 (
// Equation(s):
// \reg0|Mux74~9_combout  = ( \reg0|Mux74~7_combout  & ( \reg0|Mux74~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux74~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux74~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux74~7_combout  & ( 
// \reg0|Mux74~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux74~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux74~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux74~7_combout  & ( 
// !\reg0|Mux74~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux74~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux74~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux74~7_combout  & ( 
// !\reg0|Mux74~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux74~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux74~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux74~5_combout ),
	.datad(!\reg0|Mux74~6_combout ),
	.datae(!\reg0|Mux74~7_combout ),
	.dataf(!\reg0|Mux74~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~9 .extended_lut = "off";
defparam \reg0|Mux74~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux74~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux74~10 (
// Equation(s):
// \reg0|Mux74~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux74~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux74~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux74~4_combout ),
	.datac(!\reg0|Mux74~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux74~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux74~10 .extended_lut = "off";
defparam \reg0|Mux74~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux74~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~0 (
// Equation(s):
// \reg0|Mux73~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][22]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][22]~q  ) ) )

	.dataa(!\reg0|registers[16][22]~q ),
	.datab(!\reg0|registers[20][22]~q ),
	.datac(!\reg0|registers[24][22]~q ),
	.datad(!\reg0|registers[28][22]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~0 .extended_lut = "off";
defparam \reg0|Mux73~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~1 (
// Equation(s):
// \reg0|Mux73~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][22]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][22]~q  ) ) )

	.dataa(!\reg0|registers[17][22]~q ),
	.datab(!\reg0|registers[21][22]~q ),
	.datac(!\reg0|registers[25][22]~q ),
	.datad(!\reg0|registers[29][22]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~1 .extended_lut = "off";
defparam \reg0|Mux73~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~2 (
// Equation(s):
// \reg0|Mux73~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][22]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][22]~q  ) ) )

	.dataa(!\reg0|registers[18][22]~q ),
	.datab(!\reg0|registers[22][22]~q ),
	.datac(!\reg0|registers[26][22]~q ),
	.datad(!\reg0|registers[30][22]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~2 .extended_lut = "off";
defparam \reg0|Mux73~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~3 (
// Equation(s):
// \reg0|Mux73~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][22]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][22]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][22]~q  ) ) )

	.dataa(!\reg0|registers[19][22]~q ),
	.datab(!\reg0|registers[23][22]~q ),
	.datac(!\reg0|registers[27][22]~q ),
	.datad(!\reg0|registers[31][22]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~3 .extended_lut = "off";
defparam \reg0|Mux73~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~4 (
// Equation(s):
// \reg0|Mux73~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux73~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux73~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux73~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux73~0_combout  ) ) )

	.dataa(!\reg0|Mux73~0_combout ),
	.datab(!\reg0|Mux73~1_combout ),
	.datac(!\reg0|Mux73~2_combout ),
	.datad(!\reg0|Mux73~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~4 .extended_lut = "off";
defparam \reg0|Mux73~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~5 (
// Equation(s):
// \reg0|Mux73~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][22]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][22]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][22]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][22]~q  ) ) )

	.dataa(!\reg0|registers[8][22]~q ),
	.datab(!\reg0|registers[9][22]~q ),
	.datac(!\reg0|registers[10][22]~q ),
	.datad(!\reg0|registers[11][22]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~5 .extended_lut = "off";
defparam \reg0|Mux73~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~6 (
// Equation(s):
// \reg0|Mux73~6_combout  = ( \reg0|registers[3][22]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][22]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][22]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][22]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][22]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][22]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][22]~q ),
	.datad(!\reg0|registers[2][22]~q ),
	.datae(!\reg0|registers[3][22]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~6 .extended_lut = "off";
defparam \reg0|Mux73~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux73~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~7 (
// Equation(s):
// \reg0|Mux73~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][22]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][22]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][22]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][22]~q  ) ) )

	.dataa(!\reg0|registers[12][22]~q ),
	.datab(!\reg0|registers[13][22]~q ),
	.datac(!\reg0|registers[14][22]~q ),
	.datad(!\reg0|registers[15][22]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~7 .extended_lut = "off";
defparam \reg0|Mux73~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~8 (
// Equation(s):
// \reg0|Mux73~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][22]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][22]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][22]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][22]~q  ) ) )

	.dataa(!\reg0|registers[4][22]~q ),
	.datab(!\reg0|registers[5][22]~q ),
	.datac(!\reg0|registers[6][22]~q ),
	.datad(!\reg0|registers[7][22]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~8 .extended_lut = "off";
defparam \reg0|Mux73~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux73~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~9 (
// Equation(s):
// \reg0|Mux73~9_combout  = ( \reg0|Mux73~7_combout  & ( \reg0|Mux73~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux73~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux73~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux73~7_combout  & ( 
// \reg0|Mux73~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux73~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux73~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux73~7_combout  & ( 
// !\reg0|Mux73~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux73~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux73~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux73~7_combout  & ( 
// !\reg0|Mux73~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux73~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux73~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux73~5_combout ),
	.datad(!\reg0|Mux73~6_combout ),
	.datae(!\reg0|Mux73~7_combout ),
	.dataf(!\reg0|Mux73~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~9 .extended_lut = "off";
defparam \reg0|Mux73~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux73~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux73~10 (
// Equation(s):
// \reg0|Mux73~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux73~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux73~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux73~4_combout ),
	.datac(!\reg0|Mux73~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux73~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux73~10 .extended_lut = "off";
defparam \reg0|Mux73~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux73~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~0 (
// Equation(s):
// \reg0|Mux72~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][23]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][23]~q  ) ) )

	.dataa(!\reg0|registers[16][23]~q ),
	.datab(!\reg0|registers[20][23]~q ),
	.datac(!\reg0|registers[24][23]~q ),
	.datad(!\reg0|registers[28][23]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~0 .extended_lut = "off";
defparam \reg0|Mux72~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~1 (
// Equation(s):
// \reg0|Mux72~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][23]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][23]~q  ) ) )

	.dataa(!\reg0|registers[17][23]~q ),
	.datab(!\reg0|registers[21][23]~q ),
	.datac(!\reg0|registers[25][23]~q ),
	.datad(!\reg0|registers[29][23]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~1 .extended_lut = "off";
defparam \reg0|Mux72~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~2 (
// Equation(s):
// \reg0|Mux72~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][23]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][23]~q  ) ) )

	.dataa(!\reg0|registers[18][23]~q ),
	.datab(!\reg0|registers[22][23]~q ),
	.datac(!\reg0|registers[26][23]~q ),
	.datad(!\reg0|registers[30][23]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~2 .extended_lut = "off";
defparam \reg0|Mux72~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~3 (
// Equation(s):
// \reg0|Mux72~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][23]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][23]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][23]~q  ) ) )

	.dataa(!\reg0|registers[19][23]~q ),
	.datab(!\reg0|registers[23][23]~q ),
	.datac(!\reg0|registers[27][23]~q ),
	.datad(!\reg0|registers[31][23]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~3 .extended_lut = "off";
defparam \reg0|Mux72~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~4 (
// Equation(s):
// \reg0|Mux72~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux72~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux72~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux72~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux72~0_combout  ) ) )

	.dataa(!\reg0|Mux72~0_combout ),
	.datab(!\reg0|Mux72~1_combout ),
	.datac(!\reg0|Mux72~2_combout ),
	.datad(!\reg0|Mux72~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~4 .extended_lut = "off";
defparam \reg0|Mux72~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~5 (
// Equation(s):
// \reg0|Mux72~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][23]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][23]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][23]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][23]~q  ) ) )

	.dataa(!\reg0|registers[8][23]~q ),
	.datab(!\reg0|registers[9][23]~q ),
	.datac(!\reg0|registers[10][23]~q ),
	.datad(!\reg0|registers[11][23]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~5 .extended_lut = "off";
defparam \reg0|Mux72~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~6 (
// Equation(s):
// \reg0|Mux72~6_combout  = ( \reg0|registers[3][23]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][23]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][23]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][23]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][23]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][23]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][23]~q ),
	.datad(!\reg0|registers[2][23]~q ),
	.datae(!\reg0|registers[3][23]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~6 .extended_lut = "off";
defparam \reg0|Mux72~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux72~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~7 (
// Equation(s):
// \reg0|Mux72~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][23]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][23]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][23]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][23]~q  ) ) )

	.dataa(!\reg0|registers[12][23]~q ),
	.datab(!\reg0|registers[13][23]~q ),
	.datac(!\reg0|registers[14][23]~q ),
	.datad(!\reg0|registers[15][23]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~7 .extended_lut = "off";
defparam \reg0|Mux72~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~8 (
// Equation(s):
// \reg0|Mux72~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][23]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][23]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][23]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][23]~q  ) ) )

	.dataa(!\reg0|registers[4][23]~q ),
	.datab(!\reg0|registers[5][23]~q ),
	.datac(!\reg0|registers[6][23]~q ),
	.datad(!\reg0|registers[7][23]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~8 .extended_lut = "off";
defparam \reg0|Mux72~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux72~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~9 (
// Equation(s):
// \reg0|Mux72~9_combout  = ( \reg0|Mux72~7_combout  & ( \reg0|Mux72~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux72~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux72~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux72~7_combout  & ( 
// \reg0|Mux72~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux72~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux72~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux72~7_combout  & ( 
// !\reg0|Mux72~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux72~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux72~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux72~7_combout  & ( 
// !\reg0|Mux72~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux72~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux72~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux72~5_combout ),
	.datad(!\reg0|Mux72~6_combout ),
	.datae(!\reg0|Mux72~7_combout ),
	.dataf(!\reg0|Mux72~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~9 .extended_lut = "off";
defparam \reg0|Mux72~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux72~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux72~10 (
// Equation(s):
// \reg0|Mux72~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux72~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux72~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux72~4_combout ),
	.datac(!\reg0|Mux72~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux72~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux72~10 .extended_lut = "off";
defparam \reg0|Mux72~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux72~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~0 (
// Equation(s):
// \reg0|Mux71~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][24]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][24]~q  ) ) )

	.dataa(!\reg0|registers[16][24]~q ),
	.datab(!\reg0|registers[20][24]~q ),
	.datac(!\reg0|registers[24][24]~q ),
	.datad(!\reg0|registers[28][24]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~0 .extended_lut = "off";
defparam \reg0|Mux71~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~1 (
// Equation(s):
// \reg0|Mux71~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][24]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][24]~q  ) ) )

	.dataa(!\reg0|registers[17][24]~q ),
	.datab(!\reg0|registers[21][24]~q ),
	.datac(!\reg0|registers[25][24]~q ),
	.datad(!\reg0|registers[29][24]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~1 .extended_lut = "off";
defparam \reg0|Mux71~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~2 (
// Equation(s):
// \reg0|Mux71~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][24]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][24]~q  ) ) )

	.dataa(!\reg0|registers[18][24]~q ),
	.datab(!\reg0|registers[22][24]~q ),
	.datac(!\reg0|registers[26][24]~q ),
	.datad(!\reg0|registers[30][24]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~2 .extended_lut = "off";
defparam \reg0|Mux71~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~3 (
// Equation(s):
// \reg0|Mux71~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][24]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][24]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][24]~q  ) ) )

	.dataa(!\reg0|registers[19][24]~q ),
	.datab(!\reg0|registers[23][24]~q ),
	.datac(!\reg0|registers[27][24]~q ),
	.datad(!\reg0|registers[31][24]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~3 .extended_lut = "off";
defparam \reg0|Mux71~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~4 (
// Equation(s):
// \reg0|Mux71~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux71~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux71~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux71~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux71~0_combout  ) ) )

	.dataa(!\reg0|Mux71~0_combout ),
	.datab(!\reg0|Mux71~1_combout ),
	.datac(!\reg0|Mux71~2_combout ),
	.datad(!\reg0|Mux71~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~4 .extended_lut = "off";
defparam \reg0|Mux71~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~5 (
// Equation(s):
// \reg0|Mux71~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][24]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][24]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][24]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][24]~q  ) ) )

	.dataa(!\reg0|registers[8][24]~q ),
	.datab(!\reg0|registers[9][24]~q ),
	.datac(!\reg0|registers[10][24]~q ),
	.datad(!\reg0|registers[11][24]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~5 .extended_lut = "off";
defparam \reg0|Mux71~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~6 (
// Equation(s):
// \reg0|Mux71~6_combout  = ( \reg0|registers[3][24]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][24]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][24]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][24]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][24]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][24]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][24]~q ),
	.datad(!\reg0|registers[2][24]~q ),
	.datae(!\reg0|registers[3][24]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~6 .extended_lut = "off";
defparam \reg0|Mux71~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux71~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~7 (
// Equation(s):
// \reg0|Mux71~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][24]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][24]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][24]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][24]~q  ) ) )

	.dataa(!\reg0|registers[12][24]~q ),
	.datab(!\reg0|registers[13][24]~q ),
	.datac(!\reg0|registers[14][24]~q ),
	.datad(!\reg0|registers[15][24]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~7 .extended_lut = "off";
defparam \reg0|Mux71~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~8 (
// Equation(s):
// \reg0|Mux71~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][24]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][24]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][24]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][24]~q  ) ) )

	.dataa(!\reg0|registers[4][24]~q ),
	.datab(!\reg0|registers[5][24]~q ),
	.datac(!\reg0|registers[6][24]~q ),
	.datad(!\reg0|registers[7][24]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~8 .extended_lut = "off";
defparam \reg0|Mux71~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux71~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~9 (
// Equation(s):
// \reg0|Mux71~9_combout  = ( \reg0|Mux71~7_combout  & ( \reg0|Mux71~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux71~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux71~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux71~7_combout  & ( 
// \reg0|Mux71~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux71~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux71~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux71~7_combout  & ( 
// !\reg0|Mux71~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux71~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux71~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux71~7_combout  & ( 
// !\reg0|Mux71~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux71~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux71~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux71~5_combout ),
	.datad(!\reg0|Mux71~6_combout ),
	.datae(!\reg0|Mux71~7_combout ),
	.dataf(!\reg0|Mux71~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~9 .extended_lut = "off";
defparam \reg0|Mux71~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux71~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux71~10 (
// Equation(s):
// \reg0|Mux71~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux71~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux71~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux71~4_combout ),
	.datac(!\reg0|Mux71~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux71~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux71~10 .extended_lut = "off";
defparam \reg0|Mux71~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux71~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~0 (
// Equation(s):
// \reg0|Mux70~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][25]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][25]~q  ) ) )

	.dataa(!\reg0|registers[16][25]~q ),
	.datab(!\reg0|registers[20][25]~q ),
	.datac(!\reg0|registers[24][25]~q ),
	.datad(!\reg0|registers[28][25]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~0 .extended_lut = "off";
defparam \reg0|Mux70~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~1 (
// Equation(s):
// \reg0|Mux70~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][25]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][25]~q  ) ) )

	.dataa(!\reg0|registers[17][25]~q ),
	.datab(!\reg0|registers[21][25]~q ),
	.datac(!\reg0|registers[25][25]~q ),
	.datad(!\reg0|registers[29][25]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~1 .extended_lut = "off";
defparam \reg0|Mux70~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~2 (
// Equation(s):
// \reg0|Mux70~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][25]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][25]~q  ) ) )

	.dataa(!\reg0|registers[18][25]~q ),
	.datab(!\reg0|registers[22][25]~q ),
	.datac(!\reg0|registers[26][25]~q ),
	.datad(!\reg0|registers[30][25]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~2 .extended_lut = "off";
defparam \reg0|Mux70~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~3 (
// Equation(s):
// \reg0|Mux70~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][25]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][25]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][25]~q  ) ) )

	.dataa(!\reg0|registers[19][25]~q ),
	.datab(!\reg0|registers[23][25]~q ),
	.datac(!\reg0|registers[27][25]~q ),
	.datad(!\reg0|registers[31][25]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~3 .extended_lut = "off";
defparam \reg0|Mux70~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~4 (
// Equation(s):
// \reg0|Mux70~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux70~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux70~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux70~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux70~0_combout  ) ) )

	.dataa(!\reg0|Mux70~0_combout ),
	.datab(!\reg0|Mux70~1_combout ),
	.datac(!\reg0|Mux70~2_combout ),
	.datad(!\reg0|Mux70~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~4 .extended_lut = "off";
defparam \reg0|Mux70~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~5 (
// Equation(s):
// \reg0|Mux70~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][25]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][25]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][25]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][25]~q  ) ) )

	.dataa(!\reg0|registers[8][25]~q ),
	.datab(!\reg0|registers[9][25]~q ),
	.datac(!\reg0|registers[10][25]~q ),
	.datad(!\reg0|registers[11][25]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~5 .extended_lut = "off";
defparam \reg0|Mux70~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~6 (
// Equation(s):
// \reg0|Mux70~6_combout  = ( \reg0|registers[3][25]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][25]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][25]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][25]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][25]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][25]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][25]~q ),
	.datad(!\reg0|registers[2][25]~q ),
	.datae(!\reg0|registers[3][25]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~6 .extended_lut = "off";
defparam \reg0|Mux70~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux70~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~7 (
// Equation(s):
// \reg0|Mux70~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][25]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][25]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][25]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][25]~q  ) ) )

	.dataa(!\reg0|registers[12][25]~q ),
	.datab(!\reg0|registers[13][25]~q ),
	.datac(!\reg0|registers[14][25]~q ),
	.datad(!\reg0|registers[15][25]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~7 .extended_lut = "off";
defparam \reg0|Mux70~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~8 (
// Equation(s):
// \reg0|Mux70~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][25]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][25]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][25]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][25]~q  ) ) )

	.dataa(!\reg0|registers[4][25]~q ),
	.datab(!\reg0|registers[5][25]~q ),
	.datac(!\reg0|registers[6][25]~q ),
	.datad(!\reg0|registers[7][25]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~8 .extended_lut = "off";
defparam \reg0|Mux70~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux70~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~9 (
// Equation(s):
// \reg0|Mux70~9_combout  = ( \reg0|Mux70~7_combout  & ( \reg0|Mux70~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux70~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux70~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux70~7_combout  & ( 
// \reg0|Mux70~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux70~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux70~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux70~7_combout  & ( 
// !\reg0|Mux70~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux70~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux70~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux70~7_combout  & ( 
// !\reg0|Mux70~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux70~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux70~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux70~5_combout ),
	.datad(!\reg0|Mux70~6_combout ),
	.datae(!\reg0|Mux70~7_combout ),
	.dataf(!\reg0|Mux70~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~9 .extended_lut = "off";
defparam \reg0|Mux70~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux70~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux70~10 (
// Equation(s):
// \reg0|Mux70~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux70~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux70~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux70~4_combout ),
	.datac(!\reg0|Mux70~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux70~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux70~10 .extended_lut = "off";
defparam \reg0|Mux70~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux70~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~0 (
// Equation(s):
// \reg0|Mux69~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][26]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][26]~q  ) ) )

	.dataa(!\reg0|registers[16][26]~q ),
	.datab(!\reg0|registers[20][26]~q ),
	.datac(!\reg0|registers[24][26]~q ),
	.datad(!\reg0|registers[28][26]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~0 .extended_lut = "off";
defparam \reg0|Mux69~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~1 (
// Equation(s):
// \reg0|Mux69~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][26]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][26]~q  ) ) )

	.dataa(!\reg0|registers[17][26]~q ),
	.datab(!\reg0|registers[21][26]~q ),
	.datac(!\reg0|registers[25][26]~q ),
	.datad(!\reg0|registers[29][26]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~1 .extended_lut = "off";
defparam \reg0|Mux69~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~2 (
// Equation(s):
// \reg0|Mux69~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][26]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][26]~q  ) ) )

	.dataa(!\reg0|registers[18][26]~q ),
	.datab(!\reg0|registers[22][26]~q ),
	.datac(!\reg0|registers[26][26]~q ),
	.datad(!\reg0|registers[30][26]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~2 .extended_lut = "off";
defparam \reg0|Mux69~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~3 (
// Equation(s):
// \reg0|Mux69~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][26]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][26]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][26]~q  ) ) )

	.dataa(!\reg0|registers[19][26]~q ),
	.datab(!\reg0|registers[23][26]~q ),
	.datac(!\reg0|registers[27][26]~q ),
	.datad(!\reg0|registers[31][26]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~3 .extended_lut = "off";
defparam \reg0|Mux69~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~4 (
// Equation(s):
// \reg0|Mux69~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux69~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux69~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux69~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux69~0_combout  ) ) )

	.dataa(!\reg0|Mux69~0_combout ),
	.datab(!\reg0|Mux69~1_combout ),
	.datac(!\reg0|Mux69~2_combout ),
	.datad(!\reg0|Mux69~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~4 .extended_lut = "off";
defparam \reg0|Mux69~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~5 (
// Equation(s):
// \reg0|Mux69~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][26]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][26]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][26]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][26]~q  ) ) )

	.dataa(!\reg0|registers[8][26]~q ),
	.datab(!\reg0|registers[9][26]~q ),
	.datac(!\reg0|registers[10][26]~q ),
	.datad(!\reg0|registers[11][26]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~5 .extended_lut = "off";
defparam \reg0|Mux69~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~6 (
// Equation(s):
// \reg0|Mux69~6_combout  = ( \reg0|registers[3][26]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][26]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][26]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][26]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][26]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][26]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][26]~q ),
	.datad(!\reg0|registers[2][26]~q ),
	.datae(!\reg0|registers[3][26]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~6 .extended_lut = "off";
defparam \reg0|Mux69~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux69~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~7 (
// Equation(s):
// \reg0|Mux69~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][26]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][26]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][26]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][26]~q  ) ) )

	.dataa(!\reg0|registers[12][26]~q ),
	.datab(!\reg0|registers[13][26]~q ),
	.datac(!\reg0|registers[14][26]~q ),
	.datad(!\reg0|registers[15][26]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~7 .extended_lut = "off";
defparam \reg0|Mux69~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~8 (
// Equation(s):
// \reg0|Mux69~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][26]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][26]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][26]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][26]~q  ) ) )

	.dataa(!\reg0|registers[4][26]~q ),
	.datab(!\reg0|registers[5][26]~q ),
	.datac(!\reg0|registers[6][26]~q ),
	.datad(!\reg0|registers[7][26]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~8 .extended_lut = "off";
defparam \reg0|Mux69~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux69~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~9 (
// Equation(s):
// \reg0|Mux69~9_combout  = ( \reg0|Mux69~7_combout  & ( \reg0|Mux69~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux69~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux69~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux69~7_combout  & ( 
// \reg0|Mux69~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux69~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux69~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux69~7_combout  & ( 
// !\reg0|Mux69~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux69~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux69~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux69~7_combout  & ( 
// !\reg0|Mux69~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux69~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux69~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux69~5_combout ),
	.datad(!\reg0|Mux69~6_combout ),
	.datae(!\reg0|Mux69~7_combout ),
	.dataf(!\reg0|Mux69~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~9 .extended_lut = "off";
defparam \reg0|Mux69~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux69~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux69~10 (
// Equation(s):
// \reg0|Mux69~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux69~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux69~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux69~4_combout ),
	.datac(!\reg0|Mux69~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux69~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux69~10 .extended_lut = "off";
defparam \reg0|Mux69~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux69~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~0 (
// Equation(s):
// \reg0|Mux68~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][27]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][27]~q  ) ) )

	.dataa(!\reg0|registers[16][27]~q ),
	.datab(!\reg0|registers[20][27]~q ),
	.datac(!\reg0|registers[24][27]~q ),
	.datad(!\reg0|registers[28][27]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~0 .extended_lut = "off";
defparam \reg0|Mux68~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~1 (
// Equation(s):
// \reg0|Mux68~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][27]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][27]~q  ) ) )

	.dataa(!\reg0|registers[17][27]~q ),
	.datab(!\reg0|registers[21][27]~q ),
	.datac(!\reg0|registers[25][27]~q ),
	.datad(!\reg0|registers[29][27]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~1 .extended_lut = "off";
defparam \reg0|Mux68~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~2 (
// Equation(s):
// \reg0|Mux68~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][27]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][27]~q  ) ) )

	.dataa(!\reg0|registers[18][27]~q ),
	.datab(!\reg0|registers[22][27]~q ),
	.datac(!\reg0|registers[26][27]~q ),
	.datad(!\reg0|registers[30][27]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~2 .extended_lut = "off";
defparam \reg0|Mux68~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~3 (
// Equation(s):
// \reg0|Mux68~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][27]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][27]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][27]~q  ) ) )

	.dataa(!\reg0|registers[19][27]~q ),
	.datab(!\reg0|registers[23][27]~q ),
	.datac(!\reg0|registers[27][27]~q ),
	.datad(!\reg0|registers[31][27]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~3 .extended_lut = "off";
defparam \reg0|Mux68~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~4 (
// Equation(s):
// \reg0|Mux68~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux68~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux68~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux68~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux68~0_combout  ) ) )

	.dataa(!\reg0|Mux68~0_combout ),
	.datab(!\reg0|Mux68~1_combout ),
	.datac(!\reg0|Mux68~2_combout ),
	.datad(!\reg0|Mux68~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~4 .extended_lut = "off";
defparam \reg0|Mux68~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~5 (
// Equation(s):
// \reg0|Mux68~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][27]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][27]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][27]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][27]~q  ) ) )

	.dataa(!\reg0|registers[8][27]~q ),
	.datab(!\reg0|registers[9][27]~q ),
	.datac(!\reg0|registers[10][27]~q ),
	.datad(!\reg0|registers[11][27]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~5 .extended_lut = "off";
defparam \reg0|Mux68~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~6 (
// Equation(s):
// \reg0|Mux68~6_combout  = ( \reg0|registers[3][27]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][27]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][27]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][27]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][27]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][27]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][27]~q ),
	.datad(!\reg0|registers[2][27]~q ),
	.datae(!\reg0|registers[3][27]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~6 .extended_lut = "off";
defparam \reg0|Mux68~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux68~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~7 (
// Equation(s):
// \reg0|Mux68~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][27]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][27]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][27]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][27]~q  ) ) )

	.dataa(!\reg0|registers[12][27]~q ),
	.datab(!\reg0|registers[13][27]~q ),
	.datac(!\reg0|registers[14][27]~q ),
	.datad(!\reg0|registers[15][27]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~7 .extended_lut = "off";
defparam \reg0|Mux68~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~8 (
// Equation(s):
// \reg0|Mux68~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][27]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][27]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][27]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][27]~q  ) ) )

	.dataa(!\reg0|registers[4][27]~q ),
	.datab(!\reg0|registers[5][27]~q ),
	.datac(!\reg0|registers[6][27]~q ),
	.datad(!\reg0|registers[7][27]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~8 .extended_lut = "off";
defparam \reg0|Mux68~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux68~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~9 (
// Equation(s):
// \reg0|Mux68~9_combout  = ( \reg0|Mux68~7_combout  & ( \reg0|Mux68~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux68~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux68~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux68~7_combout  & ( 
// \reg0|Mux68~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux68~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux68~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux68~7_combout  & ( 
// !\reg0|Mux68~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux68~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux68~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux68~7_combout  & ( 
// !\reg0|Mux68~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux68~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux68~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux68~5_combout ),
	.datad(!\reg0|Mux68~6_combout ),
	.datae(!\reg0|Mux68~7_combout ),
	.dataf(!\reg0|Mux68~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~9 .extended_lut = "off";
defparam \reg0|Mux68~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux68~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux68~10 (
// Equation(s):
// \reg0|Mux68~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux68~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux68~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux68~4_combout ),
	.datac(!\reg0|Mux68~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux68~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux68~10 .extended_lut = "off";
defparam \reg0|Mux68~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux68~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~0 (
// Equation(s):
// \reg0|Mux67~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][28]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][28]~q  ) ) )

	.dataa(!\reg0|registers[16][28]~q ),
	.datab(!\reg0|registers[20][28]~q ),
	.datac(!\reg0|registers[24][28]~q ),
	.datad(!\reg0|registers[28][28]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~0 .extended_lut = "off";
defparam \reg0|Mux67~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~1 (
// Equation(s):
// \reg0|Mux67~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][28]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][28]~q  ) ) )

	.dataa(!\reg0|registers[17][28]~q ),
	.datab(!\reg0|registers[21][28]~q ),
	.datac(!\reg0|registers[25][28]~q ),
	.datad(!\reg0|registers[29][28]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~1 .extended_lut = "off";
defparam \reg0|Mux67~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~2 (
// Equation(s):
// \reg0|Mux67~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][28]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][28]~q  ) ) )

	.dataa(!\reg0|registers[18][28]~q ),
	.datab(!\reg0|registers[22][28]~q ),
	.datac(!\reg0|registers[26][28]~q ),
	.datad(!\reg0|registers[30][28]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~2 .extended_lut = "off";
defparam \reg0|Mux67~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~3 (
// Equation(s):
// \reg0|Mux67~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][28]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][28]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][28]~q  ) ) )

	.dataa(!\reg0|registers[19][28]~q ),
	.datab(!\reg0|registers[23][28]~q ),
	.datac(!\reg0|registers[27][28]~q ),
	.datad(!\reg0|registers[31][28]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~3 .extended_lut = "off";
defparam \reg0|Mux67~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~4 (
// Equation(s):
// \reg0|Mux67~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux67~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux67~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux67~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux67~0_combout  ) ) )

	.dataa(!\reg0|Mux67~0_combout ),
	.datab(!\reg0|Mux67~1_combout ),
	.datac(!\reg0|Mux67~2_combout ),
	.datad(!\reg0|Mux67~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~4 .extended_lut = "off";
defparam \reg0|Mux67~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~5 (
// Equation(s):
// \reg0|Mux67~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][28]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][28]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][28]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][28]~q  ) ) )

	.dataa(!\reg0|registers[8][28]~q ),
	.datab(!\reg0|registers[9][28]~q ),
	.datac(!\reg0|registers[10][28]~q ),
	.datad(!\reg0|registers[11][28]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~5 .extended_lut = "off";
defparam \reg0|Mux67~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~6 (
// Equation(s):
// \reg0|Mux67~6_combout  = ( \reg0|registers[3][28]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][28]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][28]~q ))) ) ) # ( !\reg0|registers[3][28]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((!\reg0|registers[2][28]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][28]~q )) # (\regin[1]~input_o ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][28]~q ),
	.datad(!\reg0|registers[2][28]~q ),
	.datae(!\reg0|registers[3][28]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~6 .extended_lut = "off";
defparam \reg0|Mux67~6 .lut_mask = 64'h3715260437152604;
defparam \reg0|Mux67~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~7 (
// Equation(s):
// \reg0|Mux67~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][28]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][28]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][28]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][28]~q  ) ) )

	.dataa(!\reg0|registers[12][28]~q ),
	.datab(!\reg0|registers[13][28]~q ),
	.datac(!\reg0|registers[14][28]~q ),
	.datad(!\reg0|registers[15][28]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~7 .extended_lut = "off";
defparam \reg0|Mux67~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~8 (
// Equation(s):
// \reg0|Mux67~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][28]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][28]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][28]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][28]~q  ) ) )

	.dataa(!\reg0|registers[4][28]~q ),
	.datab(!\reg0|registers[5][28]~q ),
	.datac(!\reg0|registers[6][28]~q ),
	.datad(!\reg0|registers[7][28]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~8 .extended_lut = "off";
defparam \reg0|Mux67~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux67~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~9 (
// Equation(s):
// \reg0|Mux67~9_combout  = ( \reg0|Mux67~7_combout  & ( \reg0|Mux67~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux67~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux67~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux67~7_combout  & ( 
// \reg0|Mux67~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux67~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux67~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux67~7_combout  & ( 
// !\reg0|Mux67~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux67~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux67~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux67~7_combout  & ( 
// !\reg0|Mux67~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux67~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux67~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux67~5_combout ),
	.datad(!\reg0|Mux67~6_combout ),
	.datae(!\reg0|Mux67~7_combout ),
	.dataf(!\reg0|Mux67~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~9 .extended_lut = "off";
defparam \reg0|Mux67~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux67~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux67~10 (
// Equation(s):
// \reg0|Mux67~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux67~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux67~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux67~4_combout ),
	.datac(!\reg0|Mux67~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux67~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux67~10 .extended_lut = "off";
defparam \reg0|Mux67~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux67~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~0 (
// Equation(s):
// \reg0|Mux66~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][29]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][29]~q  ) ) )

	.dataa(!\reg0|registers[16][29]~q ),
	.datab(!\reg0|registers[20][29]~q ),
	.datac(!\reg0|registers[24][29]~q ),
	.datad(!\reg0|registers[28][29]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~0 .extended_lut = "off";
defparam \reg0|Mux66~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~1 (
// Equation(s):
// \reg0|Mux66~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][29]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][29]~q  ) ) )

	.dataa(!\reg0|registers[17][29]~q ),
	.datab(!\reg0|registers[21][29]~q ),
	.datac(!\reg0|registers[25][29]~q ),
	.datad(!\reg0|registers[29][29]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~1 .extended_lut = "off";
defparam \reg0|Mux66~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~2 (
// Equation(s):
// \reg0|Mux66~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][29]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][29]~q  ) ) )

	.dataa(!\reg0|registers[18][29]~q ),
	.datab(!\reg0|registers[22][29]~q ),
	.datac(!\reg0|registers[26][29]~q ),
	.datad(!\reg0|registers[30][29]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~2 .extended_lut = "off";
defparam \reg0|Mux66~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~3 (
// Equation(s):
// \reg0|Mux66~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][29]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][29]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][29]~q  ) ) )

	.dataa(!\reg0|registers[19][29]~q ),
	.datab(!\reg0|registers[23][29]~q ),
	.datac(!\reg0|registers[27][29]~q ),
	.datad(!\reg0|registers[31][29]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~3 .extended_lut = "off";
defparam \reg0|Mux66~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~4 (
// Equation(s):
// \reg0|Mux66~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux66~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux66~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux66~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux66~0_combout  ) ) )

	.dataa(!\reg0|Mux66~0_combout ),
	.datab(!\reg0|Mux66~1_combout ),
	.datac(!\reg0|Mux66~2_combout ),
	.datad(!\reg0|Mux66~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~4 .extended_lut = "off";
defparam \reg0|Mux66~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~5 (
// Equation(s):
// \reg0|Mux66~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][29]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][29]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][29]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][29]~q  ) ) )

	.dataa(!\reg0|registers[8][29]~q ),
	.datab(!\reg0|registers[9][29]~q ),
	.datac(!\reg0|registers[10][29]~q ),
	.datad(!\reg0|registers[11][29]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~5 .extended_lut = "off";
defparam \reg0|Mux66~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~6 (
// Equation(s):
// \reg0|Mux66~6_combout  = ( \reg0|registers[3][29]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][29]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][29]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][29]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][29]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][29]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][29]~q ),
	.datad(!\reg0|registers[2][29]~q ),
	.datae(!\reg0|registers[3][29]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~6 .extended_lut = "off";
defparam \reg0|Mux66~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux66~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~7 (
// Equation(s):
// \reg0|Mux66~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][29]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][29]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][29]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][29]~q  ) ) )

	.dataa(!\reg0|registers[12][29]~q ),
	.datab(!\reg0|registers[13][29]~q ),
	.datac(!\reg0|registers[14][29]~q ),
	.datad(!\reg0|registers[15][29]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~7 .extended_lut = "off";
defparam \reg0|Mux66~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~8 (
// Equation(s):
// \reg0|Mux66~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][29]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][29]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][29]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][29]~q  ) ) )

	.dataa(!\reg0|registers[4][29]~q ),
	.datab(!\reg0|registers[5][29]~q ),
	.datac(!\reg0|registers[6][29]~q ),
	.datad(!\reg0|registers[7][29]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~8 .extended_lut = "off";
defparam \reg0|Mux66~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux66~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~9 (
// Equation(s):
// \reg0|Mux66~9_combout  = ( \reg0|Mux66~7_combout  & ( \reg0|Mux66~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux66~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux66~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux66~7_combout  & ( 
// \reg0|Mux66~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux66~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux66~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux66~7_combout  & ( 
// !\reg0|Mux66~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux66~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux66~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux66~7_combout  & ( 
// !\reg0|Mux66~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux66~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux66~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux66~5_combout ),
	.datad(!\reg0|Mux66~6_combout ),
	.datae(!\reg0|Mux66~7_combout ),
	.dataf(!\reg0|Mux66~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~9 .extended_lut = "off";
defparam \reg0|Mux66~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux66~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux66~10 (
// Equation(s):
// \reg0|Mux66~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux66~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux66~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux66~4_combout ),
	.datac(!\reg0|Mux66~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux66~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux66~10 .extended_lut = "off";
defparam \reg0|Mux66~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux66~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~0 (
// Equation(s):
// \reg0|Mux65~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][30]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][30]~q  ) ) )

	.dataa(!\reg0|registers[16][30]~q ),
	.datab(!\reg0|registers[20][30]~q ),
	.datac(!\reg0|registers[24][30]~q ),
	.datad(!\reg0|registers[28][30]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~0 .extended_lut = "off";
defparam \reg0|Mux65~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~1 (
// Equation(s):
// \reg0|Mux65~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][30]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][30]~q  ) ) )

	.dataa(!\reg0|registers[17][30]~q ),
	.datab(!\reg0|registers[21][30]~q ),
	.datac(!\reg0|registers[25][30]~q ),
	.datad(!\reg0|registers[29][30]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~1 .extended_lut = "off";
defparam \reg0|Mux65~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~2 (
// Equation(s):
// \reg0|Mux65~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][30]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][30]~q  ) ) )

	.dataa(!\reg0|registers[18][30]~q ),
	.datab(!\reg0|registers[22][30]~q ),
	.datac(!\reg0|registers[26][30]~q ),
	.datad(!\reg0|registers[30][30]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~2 .extended_lut = "off";
defparam \reg0|Mux65~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~3 (
// Equation(s):
// \reg0|Mux65~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][30]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][30]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][30]~q  ) ) )

	.dataa(!\reg0|registers[19][30]~q ),
	.datab(!\reg0|registers[23][30]~q ),
	.datac(!\reg0|registers[27][30]~q ),
	.datad(!\reg0|registers[31][30]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~3 .extended_lut = "off";
defparam \reg0|Mux65~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~4 (
// Equation(s):
// \reg0|Mux65~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux65~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux65~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux65~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux65~0_combout  ) ) )

	.dataa(!\reg0|Mux65~0_combout ),
	.datab(!\reg0|Mux65~1_combout ),
	.datac(!\reg0|Mux65~2_combout ),
	.datad(!\reg0|Mux65~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~4 .extended_lut = "off";
defparam \reg0|Mux65~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~5 (
// Equation(s):
// \reg0|Mux65~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][30]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][30]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][30]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][30]~q  ) ) )

	.dataa(!\reg0|registers[8][30]~q ),
	.datab(!\reg0|registers[9][30]~q ),
	.datac(!\reg0|registers[10][30]~q ),
	.datad(!\reg0|registers[11][30]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~5 .extended_lut = "off";
defparam \reg0|Mux65~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~6 (
// Equation(s):
// \reg0|Mux65~6_combout  = ( \reg0|registers[3][30]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][30]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][30]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][30]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][30]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][30]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][30]~q ),
	.datad(!\reg0|registers[2][30]~q ),
	.datae(!\reg0|registers[3][30]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~6 .extended_lut = "off";
defparam \reg0|Mux65~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux65~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~7 (
// Equation(s):
// \reg0|Mux65~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][30]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][30]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][30]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][30]~q  ) ) )

	.dataa(!\reg0|registers[12][30]~q ),
	.datab(!\reg0|registers[13][30]~q ),
	.datac(!\reg0|registers[14][30]~q ),
	.datad(!\reg0|registers[15][30]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~7 .extended_lut = "off";
defparam \reg0|Mux65~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~8 (
// Equation(s):
// \reg0|Mux65~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][30]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][30]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][30]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][30]~q  ) ) )

	.dataa(!\reg0|registers[4][30]~q ),
	.datab(!\reg0|registers[5][30]~q ),
	.datac(!\reg0|registers[6][30]~q ),
	.datad(!\reg0|registers[7][30]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~8 .extended_lut = "off";
defparam \reg0|Mux65~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux65~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~9 (
// Equation(s):
// \reg0|Mux65~9_combout  = ( \reg0|Mux65~7_combout  & ( \reg0|Mux65~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux65~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux65~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux65~7_combout  & ( 
// \reg0|Mux65~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux65~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux65~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux65~7_combout  & ( 
// !\reg0|Mux65~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux65~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux65~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux65~7_combout  & ( 
// !\reg0|Mux65~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux65~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux65~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux65~5_combout ),
	.datad(!\reg0|Mux65~6_combout ),
	.datae(!\reg0|Mux65~7_combout ),
	.dataf(!\reg0|Mux65~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~9 .extended_lut = "off";
defparam \reg0|Mux65~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux65~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux65~10 (
// Equation(s):
// \reg0|Mux65~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux65~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux65~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux65~4_combout ),
	.datac(!\reg0|Mux65~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux65~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux65~10 .extended_lut = "off";
defparam \reg0|Mux65~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux65~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~0 (
// Equation(s):
// \reg0|Mux64~0_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[28][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[24][31]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[20][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[16][31]~q  ) ) )

	.dataa(!\reg0|registers[16][31]~q ),
	.datab(!\reg0|registers[20][31]~q ),
	.datac(!\reg0|registers[24][31]~q ),
	.datad(!\reg0|registers[28][31]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~0 .extended_lut = "off";
defparam \reg0|Mux64~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~1 (
// Equation(s):
// \reg0|Mux64~1_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[29][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[25][31]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[21][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[17][31]~q  ) ) )

	.dataa(!\reg0|registers[17][31]~q ),
	.datab(!\reg0|registers[21][31]~q ),
	.datac(!\reg0|registers[25][31]~q ),
	.datad(!\reg0|registers[29][31]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~1 .extended_lut = "off";
defparam \reg0|Mux64~1 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~2 (
// Equation(s):
// \reg0|Mux64~2_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[30][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[26][31]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[22][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[18][31]~q  ) ) )

	.dataa(!\reg0|registers[18][31]~q ),
	.datab(!\reg0|registers[22][31]~q ),
	.datac(!\reg0|registers[26][31]~q ),
	.datad(!\reg0|registers[30][31]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~2 .extended_lut = "off";
defparam \reg0|Mux64~2 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~3 (
// Equation(s):
// \reg0|Mux64~3_combout  = ( \regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[31][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( \regin[3]~input_o  & ( \reg0|registers[27][31]~q  ) ) ) # ( \regin[2]~input_o  & ( !\regin[3]~input_o  & ( 
// \reg0|registers[23][31]~q  ) ) ) # ( !\regin[2]~input_o  & ( !\regin[3]~input_o  & ( \reg0|registers[19][31]~q  ) ) )

	.dataa(!\reg0|registers[19][31]~q ),
	.datab(!\reg0|registers[23][31]~q ),
	.datac(!\reg0|registers[27][31]~q ),
	.datad(!\reg0|registers[31][31]~q ),
	.datae(!\regin[2]~input_o ),
	.dataf(!\regin[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~3 .extended_lut = "off";
defparam \reg0|Mux64~3 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~4 (
// Equation(s):
// \reg0|Mux64~4_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux64~3_combout  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|Mux64~2_combout  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux64~1_combout  
// ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|Mux64~0_combout  ) ) )

	.dataa(!\reg0|Mux64~0_combout ),
	.datab(!\reg0|Mux64~1_combout ),
	.datac(!\reg0|Mux64~2_combout ),
	.datad(!\reg0|Mux64~3_combout ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~4 .extended_lut = "off";
defparam \reg0|Mux64~4 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~5 (
// Equation(s):
// \reg0|Mux64~5_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[11][31]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[10][31]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[9][31]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[8][31]~q  ) ) )

	.dataa(!\reg0|registers[8][31]~q ),
	.datab(!\reg0|registers[9][31]~q ),
	.datac(!\reg0|registers[10][31]~q ),
	.datad(!\reg0|registers[11][31]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~5 .extended_lut = "off";
defparam \reg0|Mux64~5 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~6 (
// Equation(s):
// \reg0|Mux64~6_combout  = ( \reg0|registers[3][31]~q  & ( (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][31]~q )))) # (\regin[0]~input_o  & (((\reg0|registers[1][31]~q )) # (\regin[1]~input_o ))) ) ) # ( !\reg0|registers[3][31]~q  & ( 
// (!\regin[0]~input_o  & (\regin[1]~input_o  & ((\reg0|registers[2][31]~q )))) # (\regin[0]~input_o  & (!\regin[1]~input_o  & (\reg0|registers[1][31]~q ))) ) )

	.dataa(!\regin[0]~input_o ),
	.datab(!\regin[1]~input_o ),
	.datac(!\reg0|registers[1][31]~q ),
	.datad(!\reg0|registers[2][31]~q ),
	.datae(!\reg0|registers[3][31]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~6 .extended_lut = "off";
defparam \reg0|Mux64~6 .lut_mask = 64'h0426153704261537;
defparam \reg0|Mux64~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~7 (
// Equation(s):
// \reg0|Mux64~7_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[15][31]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[14][31]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[13][31]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[12][31]~q  ) ) )

	.dataa(!\reg0|registers[12][31]~q ),
	.datab(!\reg0|registers[13][31]~q ),
	.datac(!\reg0|registers[14][31]~q ),
	.datad(!\reg0|registers[15][31]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~7 .extended_lut = "off";
defparam \reg0|Mux64~7 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~8 (
// Equation(s):
// \reg0|Mux64~8_combout  = ( \regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[7][31]~q  ) ) ) # ( !\regin[0]~input_o  & ( \regin[1]~input_o  & ( \reg0|registers[6][31]~q  ) ) ) # ( \regin[0]~input_o  & ( !\regin[1]~input_o  & ( 
// \reg0|registers[5][31]~q  ) ) ) # ( !\regin[0]~input_o  & ( !\regin[1]~input_o  & ( \reg0|registers[4][31]~q  ) ) )

	.dataa(!\reg0|registers[4][31]~q ),
	.datab(!\reg0|registers[5][31]~q ),
	.datac(!\reg0|registers[6][31]~q ),
	.datad(!\reg0|registers[7][31]~q ),
	.datae(!\regin[0]~input_o ),
	.dataf(!\regin[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~8 .extended_lut = "off";
defparam \reg0|Mux64~8 .lut_mask = 64'h555533330F0F00FF;
defparam \reg0|Mux64~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~9 (
// Equation(s):
// \reg0|Mux64~9_combout  = ( \reg0|Mux64~7_combout  & ( \reg0|Mux64~8_combout  & ( ((!\regin[3]~input_o  & ((\reg0|Mux64~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux64~5_combout ))) # (\regin[2]~input_o ) ) ) ) # ( !\reg0|Mux64~7_combout  & ( 
// \reg0|Mux64~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux64~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux64~5_combout )))) # (\regin[2]~input_o  & (!\regin[3]~input_o )) ) ) ) # ( \reg0|Mux64~7_combout  & ( 
// !\reg0|Mux64~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux64~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux64~5_combout )))) # (\regin[2]~input_o  & (\regin[3]~input_o )) ) ) ) # ( !\reg0|Mux64~7_combout  & ( 
// !\reg0|Mux64~8_combout  & ( (!\regin[2]~input_o  & ((!\regin[3]~input_o  & ((\reg0|Mux64~6_combout ))) # (\regin[3]~input_o  & (\reg0|Mux64~5_combout )))) ) ) )

	.dataa(!\regin[2]~input_o ),
	.datab(!\regin[3]~input_o ),
	.datac(!\reg0|Mux64~5_combout ),
	.datad(!\reg0|Mux64~6_combout ),
	.datae(!\reg0|Mux64~7_combout ),
	.dataf(!\reg0|Mux64~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~9 .extended_lut = "off";
defparam \reg0|Mux64~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg0|Mux64~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \reg0|Mux64~10 (
// Equation(s):
// \reg0|Mux64~10_combout  = (!\regin[4]~input_o  & ((\reg0|Mux64~9_combout ))) # (\regin[4]~input_o  & (\reg0|Mux64~4_combout ))

	.dataa(!\regin[4]~input_o ),
	.datab(!\reg0|Mux64~4_combout ),
	.datac(!\reg0|Mux64~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Mux64~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Mux64~10 .extended_lut = "off";
defparam \reg0|Mux64~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \reg0|Mux64~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

endmodule
