# Digital-Design-Using-FPGA
A repository for Digital Design Using FPGA

The `main` branch is empty by design.  
Please switch to the following branches to view specific implementations:
- [`two-bit-multiplier`] (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/Twobitmultiplier)
- [`half-adder`] (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/half_adder)
- [`three-bit-multiplier-using-half-adder`] (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/multiplier_3_bit)  
- [`two-bit-counter-using-lut`]  (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/2bit_counter_lut)
- [`and-gate-using-lut`] (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/and_lut_ff)
- [`full-adder-using-half-adder`] (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/full_adder)
- [`priority-encoder]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/priority_encoder)
- [`8bit-function]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/8bit_function)
- [`pos-edge-detector]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/pos_edge_detector)
- [`neg-edge-detector]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/neg_edge_detector)
- [`both-edge-detector]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/both_edge_detector)
- [`memory]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/memory)
- [`single-port-bram]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/single_port_bram)
- [`true-dual-port-bram]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/true_dual_port_bram)
- [`distributed-bram]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/distributed_bram)
- [`clock-counter-bram]` (https://github.com/Mahamayi/Digital-Design-Using-FPGA/tree/clock_counter_bram)


Or visit all branches here:  
ðŸ‘‰ [View All Branches](https://github.com/Mahamayi/Digital-Design-Using-FPGA/branches)
