<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Nov 14 15:37:37 2025" VIVADOVERSION="2025.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="counter_circuit_4_bit" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="up_down_counter_4bit_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="up_down_counter_4bit_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="q_out" RIGHT="0" SIGIS="undef" SIGNAME="up_down_counter_4bit_0_q_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="up_down_counter_4bit_0" PORT="q_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="up_down_counter_4bit_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="up_down" SIGIS="undef" SIGNAME="External_Ports_up_down">
      <CONNECTIONS>
        <CONNECTION INSTANCE="up_down_counter_4bit_0" PORT="up_down"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/up_down_counter_4bit_0" HWVERSION="1.0" INSTANCE="up_down_counter_4bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="up_down_counter_4bit" VLNV="xilinx.com:user:up_down_counter_4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="counter_circuit_4_bit_up_down_counter_4bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="q_out" RIGHT="0" SIGIS="undef" SIGNAME="up_down_counter_4bit_0_q_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="q_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_down" SIGIS="undef" SIGNAME="External_Ports_up_down">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="up_down"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
