// Seed: 3419093259
module module_0;
  assign id_1 = id_1[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  wire id_5;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output logic id_1,
    output wand id_2,
    input tri1 id_3
);
  assign id_2 = 1;
  module_0();
  initial begin
    id_1 <= 1 == id_0;
  end
  assign id_2 = 1;
endmodule
