/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [9:0] _03_;
  reg [13:0] _04_;
  reg [5:0] _05_;
  wire [10:0] _06_;
  wire [22:0] _07_;
  wire [4:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire [27:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_39z;
  wire [12:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [36:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_21z ? celloutsig_0_16z[9] : celloutsig_0_30z;
  assign celloutsig_1_6z = !(celloutsig_1_3z ? in_data[175] : celloutsig_1_2z[4]);
  assign celloutsig_1_14z = !(celloutsig_1_13z ? celloutsig_1_7z : celloutsig_1_6z);
  assign celloutsig_0_29z = !(celloutsig_0_20z ? celloutsig_0_8z[1] : celloutsig_0_2z);
  assign celloutsig_0_30z = !(celloutsig_0_2z ? celloutsig_0_19z : celloutsig_0_15z[2]);
  assign celloutsig_0_24z = ~celloutsig_0_1z;
  assign celloutsig_0_26z = ~celloutsig_0_12z[4];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, _02_[4], _00_, _02_[2:1], celloutsig_0_1z } + in_data[24:12];
  assign celloutsig_1_9z = in_data[169:133] + { in_data[137:112], celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[115:112], celloutsig_1_13z, celloutsig_1_5z } + { _03_[9:1], celloutsig_1_14z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 14'h0000;
    else _04_ <= { celloutsig_0_12z[9:4], celloutsig_0_15z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 6'h00;
    else _05_ <= celloutsig_0_34z[5:0];
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 11'h000;
    else _20_ <= { celloutsig_1_9z[25:17], celloutsig_1_3z, celloutsig_1_8z };
  assign { _03_[9:1], _06_[1:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 4'h0;
    else _21_ <= celloutsig_1_16z[9:6];
  assign out_data[99:96] = _21_;
  reg [22:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _22_ <= 23'h000000;
    else _22_ <= { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign { _01_, _07_[21:0] } = _22_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _23_ <= 4'h0;
    else _23_ <= celloutsig_0_0z[3:0];
  assign { _02_[4], _00_, _02_[2:1] } = _23_;
  assign celloutsig_0_12z = { in_data[67:58], celloutsig_0_1z } / { 1'h1, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, _02_[4], _00_, _02_[2:1], celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_16z[9:4] / { 1'h1, _00_, _02_[2:1], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_1_7z = celloutsig_1_0z[17:11] >= { celloutsig_1_2z[8:5], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z } >= { in_data[185:184], celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[74], _02_[4], _00_, _02_[2:1] } >= celloutsig_0_0z;
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_12z } >= { _02_[4], _00_, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[135:119] <= in_data[157:141];
  assign celloutsig_1_18z = { celloutsig_1_9z[23:22], celloutsig_1_15z } <= { celloutsig_1_9z[3], celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_1_3z = ! { celloutsig_1_0z[3:2], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[5:1] % { 1'h1, in_data[4:2], in_data[0] };
  assign celloutsig_0_31z = { celloutsig_0_0z[2:0], celloutsig_0_16z } % { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_39z = { celloutsig_0_12z[8:1], celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_20z } % { 1'h1, celloutsig_0_10z[9], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_35z };
  assign celloutsig_0_50z = _05_[4:0] % { 1'h1, celloutsig_0_39z[7:4] };
  assign celloutsig_1_0z = in_data[129:110] % { 1'h1, in_data[180:162] };
  assign celloutsig_1_2z = in_data[142:132] % { 1'h1, in_data[184:175] };
  assign celloutsig_1_5z = celloutsig_1_2z[8:4] % { 1'h1, in_data[139:136] };
  assign celloutsig_0_8z = { _02_[4], _00_, _02_[2:1] } % { 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_10z = in_data[36:22] % { 1'h1, celloutsig_0_4z[9:0], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_9z = { in_data[9:8], celloutsig_0_7z } * celloutsig_0_8z[3:1];
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[190:167] };
  assign celloutsig_1_13z = & { celloutsig_1_1z, in_data[164:156] };
  assign celloutsig_0_2z = & in_data[91:84];
  assign celloutsig_0_20z = & { celloutsig_0_16z[11:0], celloutsig_0_14z };
  assign celloutsig_0_37z = ^ celloutsig_0_12z[8:1];
  assign celloutsig_1_10z = ^ { celloutsig_1_9z[32:29], celloutsig_1_8z };
  assign celloutsig_0_11z = ^ { in_data[54:43], _02_[4], _00_, _02_[2:1], celloutsig_0_1z };
  assign celloutsig_0_1z = ^ celloutsig_0_0z[4:2];
  assign celloutsig_0_14z = ^ celloutsig_0_10z[4:0];
  assign celloutsig_0_19z = ^ { celloutsig_0_12z[9:4], celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_10z[14:9], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z } >>> { celloutsig_0_4z[12:9], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[27:22], celloutsig_0_7z, celloutsig_0_5z } - _07_[19:12];
  assign celloutsig_0_34z = { celloutsig_0_31z[5:4], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_19z, _02_[4], _00_, _02_[2:1], celloutsig_0_21z } ^ { celloutsig_0_0z[4:2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_0_51z = ~((celloutsig_0_26z & _04_[3]) | celloutsig_0_28z);
  assign celloutsig_0_18z = ~((celloutsig_0_6z & celloutsig_0_11z) | celloutsig_0_4z[8]);
  assign celloutsig_0_25z = ~((celloutsig_0_20z & celloutsig_0_8z[2]) | celloutsig_0_5z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_1z) | (in_data[93] & celloutsig_0_4z[10]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_0z[9]) | (celloutsig_1_7z & celloutsig_1_7z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z[9] & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_4z[9]));
  assign celloutsig_0_21z = ~((celloutsig_0_14z & celloutsig_0_5z) | (celloutsig_0_0z[3] & _02_[4]));
  assign celloutsig_0_28z = ~((_07_[1] & celloutsig_0_25z) | (celloutsig_0_6z & celloutsig_0_20z));
  assign { _02_[12:5], _02_[3], _02_[0] } = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, _00_, celloutsig_0_1z };
  assign _03_[0] = celloutsig_1_14z;
  assign _06_[10:2] = _03_[9:1];
  assign _07_[22] = _01_;
  assign { out_data[128], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
