

================================================================
== Vitis HLS Report for 'IDST7B8'
================================================================
* Date:           Tue Dec  9 15:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.88>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax" [src/IDST7.cpp:113]   --->   Operation 3 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin" [src/IDST7.cpp:113]   --->   Operation 4 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%skipLine2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %skipLine2" [src/IDST7.cpp:113]   --->   Operation 5 'read' 'skipLine2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift" [src/IDST7.cpp:113]   --->   Operation 6 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val" [src/IDST7.cpp:113]   --->   Operation 7 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val" [src/IDST7.cpp:113]   --->   Operation 8 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val" [src/IDST7.cpp:113]   --->   Operation 9 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val" [src/IDST7.cpp:113]   --->   Operation 10 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val" [src/IDST7.cpp:113]   --->   Operation 11 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val" [src/IDST7.cpp:113]   --->   Operation 12 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val" [src/IDST7.cpp:113]   --->   Operation 13 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val" [src/IDST7.cpp:113]   --->   Operation 14 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i32 %shift_read" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 15 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.01ns)   --->   "%add_ln17 = add i33 %sext_ln17, i33 8589934591" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 16 'add' 'add_ln17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln17, i32 32" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i33 %add_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 18 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%sub_ln17 = sub i32 0, i32 %trunc_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 19 'sub' 'sub_ln17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.38ns)   --->   "%rndFactor = lshr i32 1, i32 %sub_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 20 'lshr' 'rndFactor' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.38ns)   --->   "%rndFactor_1 = shl i32 1, i32 %trunc_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 21 'shl' 'rndFactor_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.44ns)   --->   "%rndFactor_2 = select i1 %tmp, i32 %rndFactor, i32 %rndFactor_1" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 22 'select' 'rndFactor_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%cutoff = sub i32 8, i32 %skipLine2_read" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 23 'sub' 'cutoff' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 24 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.01ns)   --->   "%sub_i_i_i_i = sub i32 0, i32 %shift_read" [src/IDST7.cpp:113]   --->   Operation 25 'sub' 'sub_i_i_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %cutoff, i32 1, i32 31" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 26 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %cutoff, i32 2, i32 31" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 27 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %cutoff, i32 3, i32 31" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.01ns)   --->   "%call_ln113 = call void @IDST7B8_Pipeline_VITIS_LOOP_21_1, i32 %dst_0, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %rndFactor_2, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_4, i32 %oMin_read, i32 %oMax_read, i29 %tmp_7, i32 %cutoff, i30 %tmp_6, i31 %tmp_5, i7 %p_ZL7idst7_8_0, i8 %p_ZL7idst7_8_1, i8 %p_ZL7idst7_8_2, i8 %p_ZL7idst7_8_3, i8 %p_ZL7idst7_8_4, i8 %p_ZL7idst7_8_5, i8 %p_ZL7idst7_8_6, i8 %p_ZL7idst7_8_7" [src/IDST7.cpp:113]   --->   Operation 29 'call' 'call_ln113' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 30 [1/2] (5.40ns)   --->   "%call_ln113 = call void @IDST7B8_Pipeline_VITIS_LOOP_21_1, i32 %dst_0, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %rndFactor_2, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_4, i32 %oMin_read, i32 %oMax_read, i29 %tmp_7, i32 %cutoff, i30 %tmp_6, i31 %tmp_5, i7 %p_ZL7idst7_8_0, i8 %p_ZL7idst7_8_1, i8 %p_ZL7idst7_8_2, i8 %p_ZL7idst7_8_3, i8 %p_ZL7idst7_8_4, i8 %p_ZL7idst7_8_5, i8 %p_ZL7idst7_8_6, i8 %p_ZL7idst7_8_7" [src/IDST7.cpp:113]   --->   Operation 30 'call' 'call_ln113' <Predicate = true> <Delay = 5.40> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [src/IDST7.cpp:115]   --->   Operation 31 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.885ns
The critical path consists of the following:
	wire read operation ('shift_read', src/IDST7.cpp:113) on port 'shift' (src/IDST7.cpp:113) [32]  (0.000 ns)
	'add' operation 33 bit ('add_ln17', src/IDST7.cpp:17->src/IDST7.cpp:114) [42]  (1.016 ns)
	'sub' operation 32 bit ('sub_ln17', src/IDST7.cpp:17->src/IDST7.cpp:114) [45]  (1.016 ns)
	'lshr' operation 32 bit ('rndFactor', src/IDST7.cpp:17->src/IDST7.cpp:114) [46]  (1.388 ns)
	'select' operation 32 bit ('rndFactor', src/IDST7.cpp:17->src/IDST7.cpp:114) [48]  (0.449 ns)
	'call' operation 0 bit ('call_ln113', src/IDST7.cpp:113) to 'IDST7B8_Pipeline_VITIS_LOOP_21_1' [55]  (1.016 ns)

 <State 2>: 5.406ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln113', src/IDST7.cpp:113) to 'IDST7B8_Pipeline_VITIS_LOOP_21_1' [55]  (5.406 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
