{
  "module_name": "phy-qcom-qmp-qserdes-txrx-v5.h",
  "hash_id": "88d0d87deb6d2e6a7ba2e44dbead173cf08ce4a7ecf9d872e570c2107358d4aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v5.h",
  "human_readable_source": "\n \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V5_H_\n#define QCOM_PHY_QMP_QSERDES_TXRX_V5_H_\n\n \n#define QSERDES_V5_TX_BIST_MODE_LANENO\t\t\t0x000\n#define QSERDES_V5_TX_BIST_INVERT\t\t\t0x004\n#define QSERDES_V5_TX_CLKBUF_ENABLE\t\t\t0x008\n#define QSERDES_V5_TX_TX_EMP_POST1_LVL\t\t\t0x00c\n#define QSERDES_V5_TX_TX_IDLE_LVL_LARGE_AMP\t\t0x010\n#define QSERDES_V5_TX_TX_DRV_LVL\t\t\t0x014\n#define QSERDES_V5_TX_TX_DRV_LVL_OFFSET\t\t\t0x018\n#define QSERDES_V5_TX_RESET_TSYNC_EN\t\t\t0x01c\n#define QSERDES_V5_TX_PRE_STALL_LDO_BOOST_EN\t\t0x020\n#define QSERDES_V5_TX_TX_BAND\t\t\t\t0x024\n#define QSERDES_V5_TX_SLEW_CNTL\t\t\t\t0x028\n#define QSERDES_V5_TX_INTERFACE_SELECT\t\t\t0x02c\n#define QSERDES_V5_TX_LPB_EN\t\t\t\t0x030\n#define QSERDES_V5_TX_RES_CODE_LANE_TX\t\t\t0x034\n#define QSERDES_V5_TX_RES_CODE_LANE_RX\t\t\t0x038\n#define QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX\t\t0x03c\n#define QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX\t\t0x040\n#define QSERDES_V5_TX_PERL_LENGTH1\t\t\t0x044\n#define QSERDES_V5_TX_PERL_LENGTH2\t\t\t0x048\n#define QSERDES_V5_TX_SERDES_BYP_EN_OUT\t\t\t0x04c\n#define QSERDES_V5_TX_DEBUG_BUS_SEL\t\t\t0x050\n#define QSERDES_V5_TX_TRANSCEIVER_BIAS_EN\t\t0x054\n#define QSERDES_V5_TX_HIGHZ_DRVR_EN\t\t\t0x058\n#define QSERDES_V5_TX_TX_POL_INV\t\t\t0x05c\n#define QSERDES_V5_TX_PARRATE_REC_DETECT_IDLE_EN\t0x060\n#define QSERDES_V5_TX_BIST_PATTERN1\t\t\t0x064\n#define QSERDES_V5_TX_BIST_PATTERN2\t\t\t0x068\n#define QSERDES_V5_TX_BIST_PATTERN3\t\t\t0x06c\n#define QSERDES_V5_TX_BIST_PATTERN4\t\t\t0x070\n#define QSERDES_V5_TX_BIST_PATTERN5\t\t\t0x074\n#define QSERDES_V5_TX_BIST_PATTERN6\t\t\t0x078\n#define QSERDES_V5_TX_BIST_PATTERN7\t\t\t0x07c\n#define QSERDES_V5_TX_BIST_PATTERN8\t\t\t0x080\n#define QSERDES_V5_TX_LANE_MODE_1\t\t\t0x084\n#define QSERDES_V5_TX_LANE_MODE_2\t\t\t0x088\n#define QSERDES_V5_TX_LANE_MODE_3\t\t\t0x08c\n#define QSERDES_V5_TX_LANE_MODE_4\t\t\t0x090\n#define QSERDES_V5_TX_LANE_MODE_5\t\t\t0x094\n#define QSERDES_V5_TX_ATB_SEL1\t\t\t\t0x098\n#define QSERDES_V5_TX_ATB_SEL2\t\t\t\t0x09c\n#define QSERDES_V5_TX_RCV_DETECT_LVL\t\t\t0x0a0\n#define QSERDES_V5_TX_RCV_DETECT_LVL_2\t\t\t0x0a4\n#define QSERDES_V5_TX_PRBS_SEED1\t\t\t0x0a8\n#define QSERDES_V5_TX_PRBS_SEED2\t\t\t0x0ac\n#define QSERDES_V5_TX_PRBS_SEED3\t\t\t0x0b0\n#define QSERDES_V5_TX_PRBS_SEED4\t\t\t0x0b4\n#define QSERDES_V5_TX_RESET_GEN\t\t\t\t0x0b8\n#define QSERDES_V5_TX_RESET_GEN_MUXES\t\t\t0x0bc\n#define QSERDES_V5_TX_TRAN_DRVR_EMP_EN\t\t\t0x0c0\n#define QSERDES_V5_TX_TX_INTERFACE_MODE\t\t\t0x0c4\n#define QSERDES_V5_TX_VMODE_CTRL1\t\t\t0x0c8\n#define QSERDES_V5_TX_ALOG_OBSV_BUS_CTRL_1\t\t0x0cc\n#define QSERDES_V5_TX_BIST_STATUS\t\t\t0x0d0\n#define QSERDES_V5_TX_BIST_ERROR_COUNT1\t\t\t0x0d4\n#define QSERDES_V5_TX_BIST_ERROR_COUNT2\t\t\t0x0d8\n#define QSERDES_V5_TX_ALOG_OBSV_BUS_STATUS_1\t\t0x0dc\n#define QSERDES_V5_TX_LANE_DIG_CONFIG\t\t\t0x0e0\n#define QSERDES_V5_TX_PI_QEC_CTRL\t\t\t0x0e4\n#define QSERDES_V5_TX_PRE_EMPH\t\t\t\t0x0e8\n#define QSERDES_V5_TX_SW_RESET\t\t\t\t0x0ec\n#define QSERDES_V5_TX_DCC_OFFSET\t\t\t0x0f0\n#define QSERDES_V5_TX_DCC_CMUX_POSTCAL_OFFSET\t\t0x0f4\n#define QSERDES_V5_TX_DCC_CMUX_CAL_CTRL1\t\t0x0f8\n#define QSERDES_V5_TX_DCC_CMUX_CAL_CTRL2\t\t0x0fc\n#define QSERDES_V5_TX_DIG_BKUP_CTRL\t\t\t0x100\n#define QSERDES_V5_TX_DEBUG_BUS0\t\t\t0x104\n#define QSERDES_V5_TX_DEBUG_BUS1\t\t\t0x108\n#define QSERDES_V5_TX_DEBUG_BUS2\t\t\t0x10c\n#define QSERDES_V5_TX_DEBUG_BUS3\t\t\t0x110\n#define QSERDES_V5_TX_READ_EQCODE\t\t\t0x114\n#define QSERDES_V5_TX_READ_OFFSETCODE\t\t\t0x118\n#define QSERDES_V5_TX_IA_ERROR_COUNTER_LOW\t\t0x11c\n#define QSERDES_V5_TX_IA_ERROR_COUNTER_HIGH\t\t0x120\n#define QSERDES_V5_TX_VGA_READ_CODE\t\t\t0x124\n#define QSERDES_V5_TX_VTH_READ_CODE\t\t\t0x128\n#define QSERDES_V5_TX_DFE_TAP1_READ_CODE\t\t0x12c\n#define QSERDES_V5_TX_DFE_TAP2_READ_CODE\t\t0x130\n#define QSERDES_V5_TX_IDAC_STATUS_I\t\t\t0x134\n#define QSERDES_V5_TX_IDAC_STATUS_IBAR\t\t\t0x138\n#define QSERDES_V5_TX_IDAC_STATUS_Q\t\t\t0x13c\n#define QSERDES_V5_TX_IDAC_STATUS_QBAR\t\t\t0x140\n#define QSERDES_V5_TX_IDAC_STATUS_A\t\t\t0x144\n#define QSERDES_V5_TX_IDAC_STATUS_ABAR\t\t\t0x148\n#define QSERDES_V5_TX_IDAC_STATUS_SM_ON\t\t\t0x14c\n#define QSERDES_V5_TX_IDAC_STATUS_CAL_DONE\t\t0x150\n#define QSERDES_V5_TX_IDAC_STATUS_SIGNERROR\t\t0x154\n#define QSERDES_V5_TX_DCC_CAL_STATUS\t\t\t0x158\n#define QSERDES_V5_TX_DCC_READ_CODE_STATUS\t\t0x15c\n\n \n#define QSERDES_V5_RX_UCDR_FO_GAIN_HALF\t\t\t0x000\n#define QSERDES_V5_RX_UCDR_FO_GAIN_QUARTER\t\t0x004\n#define QSERDES_V5_RX_UCDR_FO_GAIN\t\t\t0x008\n#define QSERDES_V5_RX_UCDR_SO_GAIN_HALF\t\t\t0x00c\n#define QSERDES_V5_RX_UCDR_SO_GAIN_QUARTER\t\t0x010\n#define QSERDES_V5_RX_UCDR_SO_GAIN\t\t\t0x014\n#define QSERDES_V5_RX_UCDR_SVS_FO_GAIN_HALF\t\t0x018\n#define QSERDES_V5_RX_UCDR_SVS_FO_GAIN_QUARTER\t\t0x01c\n#define QSERDES_V5_RX_UCDR_SVS_FO_GAIN\t\t\t0x020\n#define QSERDES_V5_RX_UCDR_SVS_SO_GAIN_HALF\t\t0x024\n#define QSERDES_V5_RX_UCDR_SVS_SO_GAIN_QUARTER\t\t0x028\n#define QSERDES_V5_RX_UCDR_SVS_SO_GAIN\t\t\t0x02c\n#define QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN\t\t0x030\n#define QSERDES_V5_RX_UCDR_SO_SATURATION_AND_ENABLE\t0x034\n#define QSERDES_V5_RX_UCDR_FO_TO_SO_DELAY\t\t0x038\n#define QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW\t\t0x03c\n#define QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_HIGH\t\t0x040\n#define QSERDES_V5_RX_UCDR_PI_CONTROLS\t\t\t0x044\n#define QSERDES_V5_RX_UCDR_PI_CTRL2\t\t\t0x048\n#define QSERDES_V5_RX_UCDR_SB2_THRESH1\t\t\t0x04c\n#define QSERDES_V5_RX_UCDR_SB2_THRESH2\t\t\t0x050\n#define QSERDES_V5_RX_UCDR_SB2_GAIN1\t\t\t0x054\n#define QSERDES_V5_RX_UCDR_SB2_GAIN2\t\t\t0x058\n#define QSERDES_V5_RX_AUX_CONTROL\t\t\t0x05c\n#define QSERDES_V5_RX_AUX_DATA_TCOARSE_TFINE\t\t0x060\n#define QSERDES_V5_RX_RCLK_AUXDATA_SEL\t\t\t0x064\n#define QSERDES_V5_RX_AC_JTAG_ENABLE\t\t\t0x068\n#define QSERDES_V5_RX_AC_JTAG_INITP\t\t\t0x06c\n#define QSERDES_V5_RX_AC_JTAG_INITN\t\t\t0x070\n#define QSERDES_V5_RX_AC_JTAG_LVL\t\t\t0x074\n#define QSERDES_V5_RX_AC_JTAG_MODE\t\t\t0x078\n#define QSERDES_V5_RX_AC_JTAG_RESET\t\t\t0x07c\n#define QSERDES_V5_RX_RX_TERM_BW\t\t\t0x080\n#define QSERDES_V5_RX_RX_RCVR_IQ_EN\t\t\t0x084\n#define QSERDES_V5_RX_RX_IDAC_I_DC_OFFSETS\t\t0x088\n#define QSERDES_V5_RX_RX_IDAC_IBAR_DC_OFFSETS\t\t0x08c\n#define QSERDES_V5_RX_RX_IDAC_Q_DC_OFFSETS\t\t0x090\n#define QSERDES_V5_RX_RX_IDAC_QBAR_DC_OFFSETS\t\t0x094\n#define QSERDES_V5_RX_RX_IDAC_A_DC_OFFSETS\t\t0x098\n#define QSERDES_V5_RX_RX_IDAC_ABAR_DC_OFFSETS\t\t0x09c\n#define QSERDES_V5_RX_RX_IDAC_EN\t\t\t0x0a0\n#define QSERDES_V5_RX_RX_IDAC_ENABLES\t\t\t0x0a4\n#define QSERDES_V5_RX_RX_IDAC_SIGN\t\t\t0x0a8\n#define QSERDES_V5_RX_RX_HIGHZ_HIGHRATE\t\t\t0x0ac\n#define QSERDES_V5_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x0b0\n#define QSERDES_V5_RX_DFE_1\t\t\t\t0x0b4\n#define QSERDES_V5_RX_DFE_2\t\t\t\t0x0b8\n#define QSERDES_V5_RX_DFE_3\t\t\t\t0x0bc\n#define QSERDES_V5_RX_DFE_4\t\t\t\t0x0c0\n#define QSERDES_V5_RX_TX_ADAPT_PRE_THRESH1\t\t0x0c4\n#define QSERDES_V5_RX_TX_ADAPT_PRE_THRESH2\t\t0x0c8\n#define QSERDES_V5_RX_TX_ADAPT_POST_THRESH\t\t0x0cc\n#define QSERDES_V5_RX_TX_ADAPT_MAIN_THRESH\t\t0x0d0\n#define QSERDES_V5_RX_VGA_CAL_CNTRL1\t\t\t0x0d4\n#define QSERDES_V5_RX_VGA_CAL_CNTRL2\t\t\t0x0d8\n#define QSERDES_V5_RX_GM_CAL\t\t\t\t0x0dc\n#define QSERDES_V5_RX_RX_VGA_GAIN2_LSB\t\t\t0x0e0\n#define QSERDES_V5_RX_RX_VGA_GAIN2_MSB\t\t\t0x0e4\n#define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL1\t\t0x0e8\n#define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2\t\t0x0ec\n#define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL3\t\t0x0f0\n#define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4\t\t0x0f4\n#define QSERDES_V5_RX_RX_IDAC_TSETTLE_LOW\t\t0x0f8\n#define QSERDES_V5_RX_RX_IDAC_TSETTLE_HIGH\t\t0x0fc\n#define QSERDES_V5_RX_RX_IDAC_MEASURE_TIME\t\t0x100\n#define QSERDES_V5_RX_RX_IDAC_ACCUMULATOR\t\t0x104\n#define QSERDES_V5_RX_RX_EQ_OFFSET_LSB\t\t\t0x108\n#define QSERDES_V5_RX_RX_EQ_OFFSET_MSB\t\t\t0x10c\n#define QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1\t0x110\n#define QSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2\t\t0x114\n#define QSERDES_V5_RX_SIGDET_ENABLES\t\t\t0x118\n#define QSERDES_V5_RX_SIGDET_CNTRL\t\t\t0x11c\n#define QSERDES_V5_RX_SIGDET_LVL\t\t\t0x120\n#define QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL\t\t0x124\n#define QSERDES_V5_RX_RX_BAND\t\t\t\t0x128\n#define QSERDES_V5_RX_CDR_FREEZE_UP_DN\t\t\t0x12c\n#define QSERDES_V5_RX_CDR_RESET_OVERRIDE\t\t0x130\n#define QSERDES_V5_RX_RX_INTERFACE_MODE\t\t\t0x134\n#define QSERDES_V5_RX_JITTER_GEN_MODE\t\t\t0x138\n#define QSERDES_V5_RX_SJ_AMP1\t\t\t\t0x13c\n#define QSERDES_V5_RX_SJ_AMP2\t\t\t\t0x140\n#define QSERDES_V5_RX_SJ_PER1\t\t\t\t0x144\n#define QSERDES_V5_RX_SJ_PER2\t\t\t\t0x148\n#define QSERDES_V5_RX_PPM_OFFSET1\t\t\t0x14c\n#define QSERDES_V5_RX_PPM_OFFSET2\t\t\t0x150\n#define QSERDES_V5_RX_SIGN_PPM_PERIOD1\t\t\t0x154\n#define QSERDES_V5_RX_SIGN_PPM_PERIOD2\t\t\t0x158\n#define QSERDES_V5_RX_RX_MODE_00_LOW\t\t\t0x15c\n#define QSERDES_V5_RX_RX_MODE_00_HIGH\t\t\t0x160\n#define QSERDES_V5_RX_RX_MODE_00_HIGH2\t\t\t0x164\n#define QSERDES_V5_RX_RX_MODE_00_HIGH3\t\t\t0x168\n#define QSERDES_V5_RX_RX_MODE_00_HIGH4\t\t\t0x16c\n#define QSERDES_V5_RX_RX_MODE_01_LOW\t\t\t0x170\n#define QSERDES_V5_RX_RX_MODE_01_HIGH\t\t\t0x174\n#define QSERDES_V5_RX_RX_MODE_01_HIGH2\t\t\t0x178\n#define QSERDES_V5_RX_RX_MODE_01_HIGH3\t\t\t0x17c\n#define QSERDES_V5_RX_RX_MODE_01_HIGH4\t\t\t0x180\n#define QSERDES_V5_RX_RX_MODE_10_LOW\t\t\t0x184\n#define QSERDES_V5_RX_RX_MODE_10_HIGH\t\t\t0x188\n#define QSERDES_V5_RX_RX_MODE_10_HIGH2\t\t\t0x18c\n#define QSERDES_V5_RX_RX_MODE_10_HIGH3\t\t\t0x190\n#define QSERDES_V5_RX_RX_MODE_10_HIGH4\t\t\t0x194\n#define QSERDES_V5_RX_PHPRE_CTRL\t\t\t0x198\n#define QSERDES_V5_RX_PHPRE_INITVAL\t\t\t0x19c\n#define QSERDES_V5_RX_DFE_EN_TIMER\t\t\t0x1a0\n#define QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET\t\t0x1a4\n#define QSERDES_V5_RX_DCC_CTRL1\t\t\t\t0x1a8\n#define QSERDES_V5_RX_DCC_CTRL2\t\t\t\t0x1ac\n#define QSERDES_V5_RX_VTH_CODE\t\t\t\t0x1b0\n#define QSERDES_V5_RX_VTH_MIN_THRESH\t\t\t0x1b4\n#define QSERDES_V5_RX_VTH_MAX_THRESH\t\t\t0x1b8\n#define QSERDES_V5_RX_ALOG_OBSV_BUS_CTRL_1\t\t0x1bc\n#define QSERDES_V5_RX_PI_CTRL1\t\t\t\t0x1c0\n#define QSERDES_V5_RX_PI_CTRL2\t\t\t\t0x1c4\n#define QSERDES_V5_RX_PI_QUAD\t\t\t\t0x1c8\n#define QSERDES_V5_RX_IDATA1\t\t\t\t0x1cc\n#define QSERDES_V5_RX_IDATA2\t\t\t\t0x1d0\n#define QSERDES_V5_RX_AUX_DATA1\t\t\t\t0x1d4\n#define QSERDES_V5_RX_AUX_DATA2\t\t\t\t0x1d8\n#define QSERDES_V5_RX_AC_JTAG_OUTP\t\t\t0x1dc\n#define QSERDES_V5_RX_AC_JTAG_OUTN\t\t\t0x1e0\n#define QSERDES_V5_RX_RX_SIGDET\t\t\t\t0x1e4\n#define QSERDES_V5_RX_ALOG_OBSV_BUS_STATUS_1\t\t0x1e8\n\n \n#define QSERDES_V5_TX_PWM_GEAR_1_DIVIDER_BAND0_1\t0x178\n#define QSERDES_V5_TX_PWM_GEAR_2_DIVIDER_BAND0_1\t0x17c\n#define QSERDES_V5_TX_PWM_GEAR_3_DIVIDER_BAND0_1\t0x180\n#define QSERDES_V5_TX_PWM_GEAR_4_DIVIDER_BAND0_1\t0x184\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}