<!DOCTYPE html>
<html lang="en-US"><head>
		<meta charset="UTF-8">
		<title>FR940412-2-00016</title>
	</head>
	<body>
		<main>
			<p><!-- PJG ITAG l=10 g=1 f=2 --> DATES:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> Comments on this proposed FIPS must be received on or before July 11, 1994. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> <!-- PJG STAG 4703 -->  <!-- PJG ITAG l=69 g=1 f=1 -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=18 g=1 f=1 -->  <USBUREAU>National Institute of Standards and Technology</USBUREAU> <!-- PJG /ITAG -->  <!-- PJG ITAG l=41 g=1 f=1 -->  <RINDOCK>[Docket No. 940386&hyph;4086]</RINDOCK> <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=91 g=1 f=1 -->  <RINDOCK>RIN 0693&hyph;AB22</RINDOCK> <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=55 g=1 f=1 --> Proposed Revision of Federal Information Processing Standard (FIPS) 172, VHSIC Hardware Description Language (VHDL) <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <AGENCY> <!-- PJG ITAG l=10 g=1 f=2 --> AGENCY:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> National Institute of Standards and Technology (NIST), Commerce. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> </AGENCY> <ACTION> <!-- PJG ITAG l=10 g=1 f=2 --> ACTION:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> Notice; request for comments. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=59 g=1 f=1 -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG --> </ACTION> <SUMMARY> <!-- PJG ITAG l=10 g=1 f=2 --> SUMMARY:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> This proposed revision of Federal Information Processing Standard (FIPS) 172, VHSIC Hardware Description Language (VHDL), will adopt the standard hardware description language of the ANSI/IEEE 1076&hyph;1993, IEEE Standard VHDL Language Reference Manual. This proposed revision is for use by computing professionals involved in high level digital hardware specification, development and implementation. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=11 g=1 f=1 --> Prior to submission of this proposed FIPS to the Secretary of Commerce for review and approval, it is essential to assure that consideration is given to the needs and views of manufacturers, the public, and state and local governments. The purpose of this notice is to solicit such views. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> This proposed FIPS contains two sections: (1) An announcement section, which provides information concerning the applicability, implementation, and maintenance of the standard; and (2) a specifications section which deals with the technical requirements of the standard. Only the announcement section of the standard is provided in this notice. Interested parties may obtain copies of the technical specifications (ANSI/IEEE 1076&hyph;1993) from the IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855&hyph;1331, telephone 1&hyph;800&hyph;678&hyph;4333. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> </SUMMARY> <DATE> <!-- PJG ITAG l=10 g=1 f=2 --> DATES:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> Comments on this proposed FIPS must be received on or before July 11, 1994. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> </DATE> <ADDRESS> <!-- PJG ITAG l=10 g=1 f=2 --> ADDRESSES:  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> Written comments concerning the proposed FIPS should be sent to: Director, Computer Systems Laboratory, ATTN: Proposed FIPS 172&hyph;1, VHDL, Technology Building, room B&hyph;154, National Institute of Standards and Technology, Gaithersburg, MD 20899. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=11 g=1 f=1 --> Written comments received in response to this notice will be made part of the public record and will be made available for inspection and copying in the Central Reference and Records Inspection Facility, room 6020, Herbert C. Hoover Building, 14th Street between Pennsylvania and Constitution Avenues, NW., Washington, DC 20230. <!-- PJG /ITAG -->  <!-- PJG QTAG 02 --> <!-- PJG /QTAG -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> </ADDRESS> <FURTHER> <!-- PJG ITAG l=10 g=1 f=2 --> FOR FURTHER INFORMATION CONTACT: <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=10 g=1 f=1 --> Dr. William H. Dashiell, National Institute of Standards and Technology, Gaithersburg, MD 20899, (301) 975&hyph;2490. <!-- PJG /ITAG -->  <!-- PJG QTAG 04 --> <!-- PJG /QTAG -->  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG ITAG l=21 g=1 f=1 --> Dated: April 6, 1994. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG --> </FURTHER> <SIGNER> <!-- PJG ITAG l=06 g=1 f=1 --> Samuel Kramer,  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG --> </SIGNER> <SIGNJOB> <!-- PJG ITAG l=04 g=1 f=1 --> Associate Director. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=81 g=1 f=1 --> Proposed Federal Information Processing Standards Publication 172&hyph;1 (date) Announcing the Standards for VHSIC Hardware Description Language (VHDL) <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG -->  <!-- PJG ITAG l=11 g=1 f=1 --> Federal Information Processing Standards Publications (FIPS PUBS) are issued by the National Institute of Standards and Technology (NIST) after approval by the Secretary of Commerce pursuant to Section 111(d) of the Federal Property and Administrative Services Act of 1949 as amended by the Computer Security Act of 1987, Public Law 100&hyph;235. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 1. Name of Standard. VHSIC Hardware Description Language (VHDL) (FIPS PUB 172&hyph;1). <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 2. Category of Standard. Software Standard, Hardware Description Language. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 3. Explanation. This publication is a revision of FIPS PUB 172 and supersedes that document in its entirety. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> This publication announces the adoption of the Federal Information Processing Standard (FIPS) for VHDL. This FIPS adopts American National Standard Hardware Description Language VHDL (ANSI/IEEE 1076&hyph;1993) as stipulated in the Specifications Section. The American National Standard specifies the form and establishes the interpretation of programs expressed in VHDL. The purpose of the standard is to promote portability of VHDL programs for use on a variety of data processing systems. The standard is used by implementors as the reference authority in developing compilers, interpreters, analyzers, simulators or other forms of high level language processors, and is used by digital hardware designers, and by other computer professionals who need to know the precise syntactic and semantic rules of the standard and who need to provide specifications for digital hardware descriptions.  <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 4. Approving Authority. Secretary of Commerce. <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 5. Maintenance Agency. U.S. Department of Commerce, National Institute of Standards and Technology (NIST), Computer Systems Laboratory (CSL). <!-- PJG 0012 frnewline -->  <!-- PJG 0012 frnewline --> 6. Cross Index. ANSI/IEEE 1076&hyph;1993, IEEE Standard VHDL Language Reference Manual. <!-- PJG 0012 frnewline -->  <!-- PJG /ITAG --> </SIGNJOB> <!-- PJG /STAG --></p>
		</main>
</body></html>
            