vhdl work "D:\git repositories\vlsi-system-design\lab\lab 4 - counter\counter_ise\updown_counter.vhd"
