SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/static_branch_predict.sv
TOPLEVEL        = static_branch_predict
MODULE          = test_static_branch_predict
PYTHONPATH      = /src
HASH            = 13-RTL-Code_Completion
