Information: Scenario func1_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 07:39:45 2020
****************************************


  Scenario 'funccts_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            22.0000
  Critical Path Length:        6.5436
  Critical Path Slack:         2.4370
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.7971
  Critical Path Slack:        10.0863
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.6982
  Critical Path Slack:         1.6756
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            41.0000
  Critical Path Length:       16.2179
  Critical Path Slack:        -6.5975
  Critical Path Clk Period:   10.8000
  Total Negative Slack:     -208.6647
  No. of Violating Paths:     73.0000
  Worst Hold Violation:       -0.7830
  Total Hold Violation:     -621.0677
  No. of Hold Violations:   2387.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.4693
  Critical Path Slack:         6.4970
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.4098
  Total Hold Violation:      -43.5060
  No. of Hold Violations:    237.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6592
  Leaf Cell Count:              27197
  Buf/Inv Cell Count:            4089
  Buf Cell Count:                  78
  Inv Cell Count:                4011
  CT Buf/Inv Cell Count:          555
  Combinational Cell Count:     21810
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      50280.3480
  Noncombinational Area:   37215.6681
  Buf/Inv Area:             3487.6742
  Total Buffer Area:         120.3332
  Total Inverter Area:      3367.3411
  Macro/Black Box Area:        0.0000
  Net Area:                  824.4730
  Net XLength        :    642858.3125
  Net YLength        :    584345.0625
  -----------------------------------
  Cell Area:               87496.0161
  Design Area:             88320.4891
  Net Length        :    1227203.3750


  Design Rules
  -----------------------------------
  Total Number of Nets:         29768
  Nets With Violations:            30
  Max Trans Violations:            14
  Max Cap Violations:               0
  Max Net Length Violations:       16
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             64.2202
  -----------------------------------------
  Overall Compile Time:             64.8101
  Overall Compile Wall Clock Time:  65.0159

  --------------------------------------------------------------------

  Scenario: funccts_wst   WNS: 6.5975  TNS: 208.6647  Number of Violating Paths: 73
  Design  WNS: 6.5975  TNS: 208.6647  Number of Violating Paths: 73


  Scenario: funccts_wst  (Hold)  WNS: 0.7830  TNS: 664.5741  Number of Violating Paths: 2624
  Design (Hold)  WNS: 0.7830  TNS: 664.5741  Number of Violating Paths: 2624

  --------------------------------------------------------------------


1
