# VLSI-system-design
## Description
This is a five stage pipeline cpu designed by systemVerilog.
## Architecture
![Architecture](https://github.com/user-attachments/assets/5e65ea87-da69-43b5-a933-41fdf62b7f34)

