#NO WHITESPACE BETWEEN TEXT DELIMITERS!
#This is a sample config file for PAPER South Africa with 16 dual-pol antennas.
#It will be automatically overwritten when corr_init is run.

[borphserver]
#List of servers to be used for X engines
#Each FPGA should be given a seperate entry. format:[server1]:[port],[server2]:[port],[server3...
#since this is a 32 antenna correlator .conf file...there should be 8 servers. but we only have 4 ROACHES to work with,
#hence to avoid possible confusion we say we only have 4 servers. 
servers = px1:7147,px2:7147,px3:7147,px4:7147,px5:7147,px6:7147,px7:7147,px8:7147
#ip address of ntp server used to sync bees and this computer.
#will eventually only be used by this computer as the bees will sync from a local ntpd
timeserver = pool.ntp.org
#bitstream to load the x engine FPGAs. Should be present and load-able by ROACH's KATCP server
#bitstream = r_32a_2048ch_215_1_2011_Feb_18_1658.bof
#bitstream = r_32a_2048ch_215_1_2011_Feb_24_1705.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_02_1227.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_02_1739.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_04_1842.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_08_1508.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_09_1755.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_16_2300.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_25_2319.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_30_0318.bof
#bitstream = r_32a_2048ch_215_1_2011_Mar_31_1541.bof
#bitstream = r_32a_2048ch_215_1_2011_Apr_01_1657.bof
#bitstream = r_32a_2048ch_215_1_2011_Apr_15_1901.bof
#bitstream = r_32a_2048ch_215_1_2011_Apr_30_2045.bof 
#bitstream = r_32a_2048ch_215_1_2011_May_06_0023.bof
#bitstream = r_32a_2048ch_215_1_2011_May_10_2000.bof
#bitstream = r_32a_2048ch_215_1_2011_May_11_0035.bof
#bitstream = r_32a_2048ch_215_1_2011_May_11_1345.bof
#bitstream = r_32a_2048ch_215_1_2011_May_12_1739.bof
bitstream = r_32a_2048ch_215_1_2011_May_18_1210.bof
[correlator]
#number of frequency channels
n_chans = 2048
#number of antennas in the design.
n_ants = 32 
#fft shifting schedule in decimal. A binary '1' shifts, a zero does not.
#fft_shift = 21845 
#0xffff
fft_shift = 65535  
#Trigger using external 1PPS or internal sync pulse sent using serial port, eg, int, ext, soft (no quotation marks)
trig_mode = ext
#Serial port device name (if using internal trigger for F-engines), i.e., /dev/ttyS0, /dev/ttyS1, etc (no quotation marks)
int_trig_serial_port = /dev/ttyS1
#Number of spectra to integrate in DRAM.
#acc_len = 1024
#acc_len = 2048
acc_len = 4096 
#Number of integrations performed inherently in the X engine.
xeng_acc_len = 128
#Clockrate of ADCs in GHz.
adc_clk = 0.200
#Number of stokes parameters calculated.
n_stokes = 4
#Number of X engines per FPGA
x_per_fpga = 2
#Number of F engine clock cycles between X engine syncs. This is generated by the descramble block in the X engines. 2^18 = 262144
clk_per_sync = 262144
#Mixing freqency as a fraction of the sampling frequency. (the DDC block in the F engines). eg, 0.25. Set to zero if no DDC is present.
ddc_mix_freq = 0
#Frequency decimation of the DDC block in the F engines. eg, 4
ddc_decimation = 1
#Number of quantisation bits
feng_bits = 4
#Logical binary point position of F engine data
feng_fix_pnt_pos = 3
#pkt len of 10GbE data in 64 bit words
10gbe_pkt_len = 32
#UDP data port
10gbe_port = 8888
#Starting ip address to use (will be auto-incremented for different x engines)
10gbe_ip = 10.0.0.128
#clock rate in MHz for X engine boards.
x_eng_clk = 215
#Number of dual-pol antennas' data coming over one XAUI link
n_ants_per_xaui = 4
#Number of XAUI ports in use per X engine FPGA
n_xaui_ports_per_fpga = 1
#Number of accumulations used during ADC amplitude averaging
adc_levels_acc_len = 65536
#Number of bits in ADC
adc_bits = 8
#XAUI userspace-address on F engines for base_ant_offset
antenna_offset_addr = 8193

[receiver]
#UDP receiver for output data
rx_udp_port = 7148
#rx_udp_ip = 192.168.100.1
#rx_udp_ip = 10.0.0.1
rx_udp_ip = 169.254.145.1
#instance ID is populated in lower bits of SPEAD packet option field ID 2
instance_id=0
#Output packet payload length in bytes. Does not include SPEAD options fields.
rx_pkt_payload_len = 1024

[equalisation]
#Decimation. Adjacent frequency channels share coefficients. The center equalisation value is chosen for adjacent bins. n_eq_coeffs_per_polarisation == n_chans/eq_decimation
eq_decimation=64
#Tolerance to use for auto-equalization
tolerance = 0.01
#Perform automatic equalization (=1) or set to fixed EQ_poly values (=0)
auto_eq = 0
#Starting point for auto-equalization or values for manual eq programming.
#One line entry per polarisation. Item is a list of polynomial coefficients.
#Eg,
#eq_poly_0x = 10,30,40
#corresponds to 10x^2 + 30x + 40 where x is the frequency channel index.
eq_poly_0x  =700 
eq_poly_0y  =700 
eq_poly_1x  =700 
eq_poly_1y  =700 
eq_poly_2x  =700 
eq_poly_2y  =700 
eq_poly_3x  =700 
eq_poly_3y  =700 

eq_poly_4x  =700 
eq_poly_4y  =700 
eq_poly_5x  =700 
eq_poly_5y  =700 
eq_poly_6x  =700 
eq_poly_6y  =700 
eq_poly_7x  =700 
eq_poly_7y  =700 

eq_poly_8x  =700 
eq_poly_8y  =700 
eq_poly_9x  =700 
eq_poly_9y  =700 
eq_poly_10x =700 
eq_poly_10y =700 
eq_poly_11x =700 
eq_poly_11y =700 

eq_poly_12x =700 
eq_poly_12y =700 
eq_poly_13x =700 
eq_poly_13y =700 
eq_poly_14x =700 
eq_poly_14y =700 
eq_poly_15x =700 
eq_poly_15y =700 

eq_poly_16x =700
eq_poly_16y =700
eq_poly_17x =700
eq_poly_17y =700
eq_poly_18x =700
eq_poly_18y =700
eq_poly_19x =700
eq_poly_19y =700

eq_poly_20x =700
eq_poly_20y =700
eq_poly_21x =700
eq_poly_21y =700
eq_poly_22x =700
eq_poly_22y =700
eq_poly_23x =700
eq_poly_23y =700

eq_poly_24x =700
eq_poly_24y =700
eq_poly_25x =700
eq_poly_25y =700
eq_poly_26x =700
eq_poly_26y =700
eq_poly_27x =700
eq_poly_27y =700

eq_poly_28x =700
eq_poly_28y =700
eq_poly_29x =700
eq_poly_29y =700
eq_poly_30x =700
eq_poly_30y =700
eq_poly_31x =700
eq_poly_31y =700
