
---------- Begin Simulation Statistics ----------
final_tick                               489999624500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738056                       # Number of bytes of host memory used
host_op_rate                                    99316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6196.99                       # Real time elapsed on the host
host_tick_rate                               79070568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613419627                       # Number of instructions simulated
sim_ops                                     615458386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.490000                       # Number of seconds simulated
sim_ticks                                489999624500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.997247                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76354463                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88787102                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6457408                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119848894                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11659484                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11773266                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          113782                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155494687                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052447                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509398                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4574668                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138974619                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17578660                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54332907                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561809529                       # Number of instructions committed
system.cpu0.commit.committedOps             562320195                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    884641472                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.635648                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.436783                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    621562255     70.26%     70.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157032350     17.75%     88.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     33984142      3.84%     91.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34631433      3.91%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12116204      1.37%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4361073      0.49%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1101684      0.12%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2273671      0.26%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17578660      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    884641472                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672109                       # Number of function calls committed.
system.cpu0.commit.int_insts                543452047                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760059                       # Number of loads committed
system.cpu0.commit.membars                    1019945                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019951      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311060058     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269449     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815758     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562320195                       # Class of committed instruction
system.cpu0.commit.refs                     245085235                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561809529                       # Number of Instructions Simulated
system.cpu0.committedOps                    562320195                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.720008                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.720008                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            112166105                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1886326                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74732182                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627820191                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               342669072                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432268697                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4579770                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8495644                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2572723                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155494687                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100234139                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    551825732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2340306                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     645578549                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          139                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12925066                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160915                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         335967817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88013947                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.668081                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         894256367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.722488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.937058                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               442918115     49.53%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333082062     37.25%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61224507      6.85%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43598411      4.88%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10565118      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1747902      0.20%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99114      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     452      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020686      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           894256367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       72060750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4687824                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146439292                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.632946                       # Inst execution rate
system.cpu0.iew.exec_refs                   275290839                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77254679                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87258602                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197367455                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512635                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2302033                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78290150                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616637541                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198036160                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3914850                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611626958                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                473692                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2164123                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4579770                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3207265                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       141714                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9450510                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30685                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5390                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3533006                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22607396                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7964974                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5390                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       830068                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3857756                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272590500                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604632748                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836036                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227895336                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.625708                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604765749                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744132773                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386658435                       # number of integer regfile writes
system.cpu0.ipc                              0.581393                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.581393                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020977      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332321114     53.99%     54.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213140      0.68%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.17%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199851090     32.47%     87.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77117373     12.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615541808                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     876784                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001424                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169835     19.37%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                605222     69.03%     88.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               101715     11.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615397560                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2126294811                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604632697                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670959436                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615104780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615541808                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532761                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54317343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78150                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12351063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    894256367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.688328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873863                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          467121695     52.24%     52.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          284917407     31.86%     84.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104344108     11.67%     95.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31141797      3.48%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5860913      0.66%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             387479      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             324863      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              84271      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73834      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      894256367                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.636998                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7509974                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1414867                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197367455                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78290150                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1032                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       966317117                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13682155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94415522                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357829022                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4156906                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347233923                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4680239                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6208                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761523472                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624558164                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400533189                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                429928374                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9510104                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4579770                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17998613                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42704163                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761523428                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        100165                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3142                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8000060                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3127                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1483703005                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1242928977                       # The number of ROB writes
system.cpu0.timesIdled                       11600794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  999                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.443296                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4299939                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5032506                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           888603                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6862012                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136860                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140189                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3329                       # Number of indirect misses.
system.cpu1.branchPred.lookups                7858356                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8825                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           538055                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419699                       # Number of branches committed
system.cpu1.commit.bw_lim_events               491084                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10678551                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244857                       # Number of instructions committed
system.cpu1.commit.committedOps              19754224                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111785245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.832615                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    103589189     92.67%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4092779      3.66%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1370058      1.23%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1256655      1.12%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323158      0.29%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114881      0.10%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       476432      0.43%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71009      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       491084      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111785245                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227470                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553663                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320402                       # Number of loads committed
system.cpu1.commit.membars                    1018418                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018418      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646409     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829571     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259688      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19754224                       # Class of committed instruction
system.cpu1.commit.refs                       7089271                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244857                       # Number of Instructions Simulated
system.cpu1.committedOps                     19754224                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.919055                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.919055                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             92264425                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               355454                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3692507                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32659947                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5992936                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13438674                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                538505                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               413125                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1298679                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    7858356                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5781361                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    106171361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96254                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      36830736                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1778106                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068987                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6472792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4436799                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.323328                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113533219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.336547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.837116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                90800352     79.98%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13896402     12.24%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5233525      4.61%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2025749      1.78%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  608650      0.54%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  477624      0.42%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  490735      0.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     171      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113533219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         378147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              557530                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5528456                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.200345                       # Inst execution rate
system.cpu1.iew.exec_refs                     7752031                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850584                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               78909879                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8452061                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1010987                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           306958                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2928205                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           30427660                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5901447                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           272794                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22821628                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                498845                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               809933                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                538505                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1921856                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146898                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6820                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1267                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3131659                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1159336                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           491                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93089                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        464441                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 13159575                       # num instructions consuming a value
system.cpu1.iew.wb_count                     22540444                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814441                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10717700                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197877                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      22549652                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28708842                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14789006                       # number of integer regfile writes
system.cpu1.ipc                              0.168946                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168946                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018619      4.41%      4.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14236722     61.65%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  50      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6481267     28.06%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357666      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23094422                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     607243                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026294                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122584     20.19%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                425126     70.01%     90.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                59529      9.80%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22683030                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160365197                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22540432                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41101377                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  27396215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 23094422                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3031445                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10673435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35919                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1503259                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7994287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113533219                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203416                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656321                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99091209     87.28%     87.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9614429      8.47%     95.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2718603      2.39%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1038568      0.91%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             725961      0.64%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             130220      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             155437      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30819      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27973      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113533219                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202740                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5771280                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          853466                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8452061                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2928205                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       113911366                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   866068553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               83514691                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166067                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2917650                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6776307                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                680329                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4021                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             39338123                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31918532                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           21159926                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13508863                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5286596                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                538505                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9167441                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7993859                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        39338111                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27412                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               854                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6509025                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   141725922                       # The number of ROB reads
system.cpu1.rob.rob_writes                   62614606                       # The number of ROB writes
system.cpu1.timesIdled                          12672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.629075                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2267957                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2588133                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254473                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4011575                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98709                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101714                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3005                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4414085                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2623                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509190                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170034                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647299                       # Number of branches committed
system.cpu2.commit.bw_lim_events               421363                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1763110                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505529                       # Number of instructions committed
system.cpu2.commit.committedOps              17014914                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110977856                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.153318                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782918                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103992925     93.71%     93.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3479793      3.14%     96.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1153547      1.04%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1078637      0.97%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229672      0.21%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        88915      0.08%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473079      0.43%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59925      0.05%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       421363      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110977856                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174086                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893290                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697227                       # Number of loads committed
system.cpu2.commit.membars                    1018436                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018436      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796910     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206417     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993013      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014914                       # Class of committed instruction
system.cpu2.commit.refs                       6199442                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505529                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014914                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.755609                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.755609                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100958468                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87081                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2160683                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19432223                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2827435                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6310329                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170373                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               224081                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1049729                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4414085                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3102768                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107764272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46994                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19767451                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 509624                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039586                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3297249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2366666                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.177279                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111316334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.182170                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.599408                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98866569     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7419762      6.67%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3025754      2.72%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1426383      1.28%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  427583      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84381      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65703      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111316334                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         188571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185121                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3926227                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.163944                       # Inst execution rate
system.cpu2.iew.exec_refs                     6646840                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525783                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86559550                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5121269                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510087                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           177857                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1555241                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18774227                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5121057                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151879                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18280596                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                463076                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               851172                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170373                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1862562                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          104650                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4174                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          535                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       424042                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        53026                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           180                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48871                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136250                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10775833                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18104451                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.849161                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9150415                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162365                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18109675                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22560892                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12249700                       # number of integer regfile writes
system.cpu2.ipc                              0.148025                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148025                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018655      5.53%      5.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10724743     58.18%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5666636     30.74%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022297      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18432475                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     581296                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031537                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117123     20.15%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                411641     70.81%     90.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                52528      9.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17995100                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148803825                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18104439                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20533658                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17245585                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18432475                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528642                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1759312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41273                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           390                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       749311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111316334                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165586                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.605624                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99885357     89.73%     89.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7704553      6.92%     96.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2000444      1.80%     98.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             734784      0.66%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             687969      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             114109      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143923      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24837      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20358      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111316334                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165306                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3197020                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          356514                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5121269                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1555241                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       111504905                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   868475390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91910252                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442236                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3487091                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3342737                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                727889                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2494                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23773046                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19199815                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13006293                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6668417                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4976223                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170373                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9196764                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1564057                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23773034                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27791                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               877                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6536083                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           876                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   129333438                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37894796                       # The number of ROB writes
system.cpu2.timesIdled                           4638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            71.251613                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2371186                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3327905                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           560874                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4583008                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111009                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         241585                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          130576                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5131786                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1259                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509159                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           318665                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470345                       # Number of branches committed
system.cpu3.commit.bw_lim_events               406692                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4019608                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859712                       # Number of instructions committed
system.cpu3.commit.committedOps              16369053                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105969312                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154470                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.779088                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99109120     93.53%     93.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3445784      3.25%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1201143      1.13%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1044916      0.99%     98.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       213402      0.20%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75424      0.07%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       407846      0.38%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        64985      0.06%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       406692      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105969312                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151180                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254059                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568577                       # Number of loads committed
system.cpu3.commit.membars                    1018379                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018379      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353087     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077736     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919713      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369053                       # Class of committed instruction
system.cpu3.commit.refs                       5997461                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859712                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369053                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.737122                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.737122                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             93673631                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               243056                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2190132                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              22068630                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3623359                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  8015976                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                318938                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               397523                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1053232                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5131786                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3625311                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102171293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                62997                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24485183                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1122294                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.048028                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3952653                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2482195                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.229157                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106685136                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.236822                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.705255                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                91598878     85.86%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 9016736      8.45%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3565551      3.34%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1600379      1.50%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  495397      0.46%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  114780      0.11%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  293198      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106685136                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         163672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              331286                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3972821                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168964                       # Inst execution rate
system.cpu3.iew.exec_refs                     6397513                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440453                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               79966326                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5580702                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            600339                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           523428                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1634857                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20385214                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4957060                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           284925                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18053621                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                422257                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               894068                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                318938                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1917955                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93568                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2656                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1012125                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       205973                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       110229                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        221057                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10397719                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17905748                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.855799                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8898361                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167580                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17910390                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22287352                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12080295                       # number of integer regfile writes
system.cpu3.ipc                              0.148431                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148431                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018590      5.55%      5.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10886520     59.36%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5498325     29.98%     94.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             934967      5.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18338546                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     578302                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031535                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 124990     21.61%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405745     70.16%     91.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47563      8.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17898242                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144004554                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17905736                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24401430                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18564054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18338546                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1821160                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4016160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64052                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        292997                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2502963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106685136                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171894                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.613620                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95261021     89.29%     89.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7686325      7.20%     96.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2077234      1.95%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             689001      0.65%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             680625      0.64%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             103596      0.10%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             141468      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              25466      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20400      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106685136                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171631                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3797696                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          459901                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5580702                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1634857                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu3.numCycles                       106848808                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   873131110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               84674278                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036236                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2831630                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4294925                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                775253                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1000                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26484309                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21536154                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14760417                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  8040126                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5521633                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                318938                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9328527                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3724181                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26484297                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28342                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               858                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6505742                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125950020                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41493746                       # The number of ROB writes
system.cpu3.timesIdled                           2442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2324004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4620007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310972                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37628                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25936565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2209504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51999381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2247132                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             835396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1558887                       # Transaction distribution
system.membus.trans_dist::CleanEvict           737001                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1007                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            627                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487008                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1486964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        835396                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            80                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6942366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6942366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    248399808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               248399808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1418                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2324118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2324118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2324118                       # Request fanout histogram
system.membus.respLayer1.occupancy        12458369750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11608488508                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3190346352.941176                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19653686655.139328                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.79%     97.79% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 198307568500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56112520500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 433887104000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3096774                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3096774                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3096774                       # number of overall hits
system.cpu2.icache.overall_hits::total        3096774                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5994                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5994                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5994                       # number of overall misses
system.cpu2.icache.overall_misses::total         5994                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    203079500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    203079500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    203079500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    203079500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3102768                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3102768                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3102768                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3102768                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001932                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001932                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001932                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001932                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33880.463797                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33880.463797                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33880.463797                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33880.463797                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5384                       # number of writebacks
system.cpu2.icache.writebacks::total             5384                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          578                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          578                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5416                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5416                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5416                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5416                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    184467000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    184467000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    184467000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    184467000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001746                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001746                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001746                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001746                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34059.638109                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34059.638109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34059.638109                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34059.638109                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5384                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3096774                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3096774                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5994                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5994                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    203079500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    203079500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3102768                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3102768                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001932                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001932                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33880.463797                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33880.463797                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          578                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5416                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5416                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    184467000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    184467000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001746                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001746                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34059.638109                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34059.638109                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.976252                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3034318                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5384                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           563.580609                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360210500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.976252                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999258                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999258                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6210952                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6210952                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4594733                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4594733                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4594733                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4594733                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1333773                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1333773                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1333773                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1333773                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 165149003273                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 165149003273                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 165149003273                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 165149003273                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5928506                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5928506                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5928506                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5928506                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224976                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224976                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224976                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224976                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 123820.922506                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123820.922506                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 123820.922506                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123820.922506                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1410777                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        78806                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17576                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1165                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.267239                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.644635                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531623                       # number of writebacks
system.cpu2.dcache.writebacks::total           531623                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1008209                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1008209                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1008209                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1008209                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325564                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325564                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37369697283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37369697283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37369697283                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37369697283                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054915                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054915                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054915                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054915                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114784.488712                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114784.488712                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114784.488712                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114784.488712                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531623                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4140726                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4140726                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       795162                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       795162                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  78847173500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  78847173500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4935888                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4935888                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161098                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161098                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99158.628682                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99158.628682                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       640111                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       640111                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155051                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155051                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16521543000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16521543000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031413                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031413                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106555.539790                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106555.539790                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       454007                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        454007                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       538611                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       538611                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  86301829773                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  86301829773                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992618                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992618                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.542617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.542617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 160230.351354                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 160230.351354                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       368098                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       368098                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170513                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170513                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20848154283                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20848154283                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171781                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171781                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 122267.242281                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 122267.242281                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5787500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5787500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.407678                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.407678                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25952.914798                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25952.914798                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       598000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       598000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.129799                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.129799                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8422.535211                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8422.535211                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1184500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1184500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.446927                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.446927                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7403.125000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7403.125000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1053500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1053500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441341                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441341                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6667.721519                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6667.721519                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       714500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       714500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       687500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       687500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284882                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284882                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224308                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224308                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20336286500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20336286500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509190                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509190                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440519                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440519                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 90662.332596                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 90662.332596                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224308                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224308                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20111978500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20111978500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440519                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440519                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 89662.332596                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 89662.332596                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.486127                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5427964                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549712                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.874196                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360222000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.486127                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.921441                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.921441                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13426944                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13426944                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3826398232.456141                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21426110516.697018                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     97.37%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 198307601000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53790226000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 436209398500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3622187                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3622187                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3622187                       # number of overall hits
system.cpu3.icache.overall_hits::total        3622187                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3124                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3124                       # number of overall misses
system.cpu3.icache.overall_misses::total         3124                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    162222500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    162222500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    162222500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    162222500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3625311                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3625311                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3625311                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3625311                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000862                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000862                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000862                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000862                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51927.816901                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51927.816901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51927.816901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51927.816901                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.631579                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2875                       # number of writebacks
system.cpu3.icache.writebacks::total             2875                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          217                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          217                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2907                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2907                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    148512500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    148512500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    148512500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    148512500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000802                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000802                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000802                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000802                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51087.891297                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51087.891297                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51087.891297                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51087.891297                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2875                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3622187                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3622187                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    162222500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    162222500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3625311                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3625311                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000862                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51927.816901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51927.816901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          217                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          217                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    148512500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    148512500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000802                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000802                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51087.891297                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51087.891297                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976001                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3570551                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2875                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1241.930783                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        365952500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976001                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999250                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999250                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7253529                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7253529                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4430017                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4430017                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4430017                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4430017                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1282506                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1282506                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1282506                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1282506                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 170559710646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170559710646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 170559710646                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170559710646                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5712523                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5712523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5712523                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5712523                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224508                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224508                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224508                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224508                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132989.405621                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132989.405621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132989.405621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132989.405621                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1393746                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        73828                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15949                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1028                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.387673                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.817121                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495947                       # number of writebacks
system.cpu3.dcache.writebacks::total           495947                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       976984                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       976984                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       976984                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       976984                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305522                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305522                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36069664875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36069664875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36069664875                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36069664875                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053483                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053483                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053483                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053483                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118059.140995                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118059.140995                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118059.140995                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118059.140995                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495947                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4019017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4019017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       774195                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       774195                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  79529743500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  79529743500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4793212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4793212                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161519                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161519                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102725.726077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102725.726077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       624364                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       624364                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149831                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149831                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16532073000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16532073000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031259                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031259                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110338.134298                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110338.134298                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       411000                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        411000                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508311                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508311                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  91029967146                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  91029967146                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919311                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919311                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.552926                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.552926                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 179083.213123                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 179083.213123                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352620                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352620                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155691                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155691                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19537591875                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19537591875                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125489.539376                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125489.539376                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          328                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5340500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5340500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.402550                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.402550                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24165.158371                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24165.158371                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10926.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10926.470588                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1474000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1474000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.463215                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.463215                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8670.588235                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8670.588235                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1323000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1323000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.449591                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.449591                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8018.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8018.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       410000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       410000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       396000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       396000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305598                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305598                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203561                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203561                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18852656500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18852656500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399798                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399798                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92614.285153                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92614.285153                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203561                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203561                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18649095500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18649095500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399798                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399798                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91614.285153                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91614.285153                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.089487                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5243678                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508869                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.304573                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        365964000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.089487                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.877796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.877796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12954091                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12954091                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    855135187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1012455121.725930                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      5965000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2871073000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   483158543000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6841081500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86419837                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86419837                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86419837                       # number of overall hits
system.cpu0.icache.overall_hits::total       86419837                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13814302                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13814302                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13814302                       # number of overall misses
system.cpu0.icache.overall_misses::total     13814302                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179935825997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179935825997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179935825997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179935825997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100234139                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100234139                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100234139                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100234139                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137820                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137820                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137820                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137820                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13025.328822                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13025.328822                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13025.328822                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13025.328822                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2975                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.983871                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12803137                       # number of writebacks
system.cpu0.icache.writebacks::total         12803137                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011132                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011132                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12803170                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12803170                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12803170                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12803170                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157879637997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157879637997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157879637997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157879637997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127733                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127733                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127733                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127733                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12331.292797                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12331.292797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12331.292797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12331.292797                       # average overall mshr miss latency
system.cpu0.icache.replacements              12803137                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86419837                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86419837                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13814302                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13814302                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179935825997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179935825997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100234139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100234139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137820                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137820                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13025.328822                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13025.328822                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12803170                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12803170                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157879637997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157879637997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127733                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127733                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12331.292797                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12331.292797                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99221595                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12803137                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.749788                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213271447                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213271447                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237892690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237892690                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237892690                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237892690                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16191630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16191630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16191630                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16191630                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 524446012971                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 524446012971                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 524446012971                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 524446012971                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254084320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254084320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254084320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254084320                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.063725                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063725                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.063725                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063725                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32389.945482                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32389.945482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32389.945482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32389.945482                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7298801                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       276998                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146230                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3361                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.913157                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.415353                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11566202                       # number of writebacks
system.cpu0.dcache.writebacks::total         11566202                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4796034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4796034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4796034                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4796034                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11395596                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11395596                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11395596                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11395596                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 224435941322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 224435941322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 224435941322                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 224435941322                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044850                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044850                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19694.971752                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19694.971752                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19694.971752                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19694.971752                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11566202                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171960702                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171960702                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12309852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12309852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 333528662500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 333528662500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184270554                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184270554                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066803                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066803                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27094.449430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27094.449430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2837763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2837763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9472089                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9472089                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 168146433000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 168146433000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17751.779254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17751.779254                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65931988                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65931988                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3881778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3881778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 190917350471                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 190917350471                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813766                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813766                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055602                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055602                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49182.964732                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49182.964732                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1958271                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1958271                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1923507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1923507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56289508322                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56289508322                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027552                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027552                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29263.999727                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29263.999727                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1253                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1253                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7733000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7733000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.405880                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.405880                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9033.878505                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9033.878505                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          828                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          828                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1034000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1034000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013276                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013276                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36928.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36928.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2748000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2748000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.136386                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.136386                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10029.197080                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10029.197080                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2481000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2481000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.133897                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133897                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9223.048327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9223.048327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318370                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318370                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191028                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191028                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16541147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16541147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375007                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375007                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86590.170027                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86590.170027                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191028                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191028                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16350119000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16350119000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375007                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375007                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85590.170027                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85590.170027                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.859135                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249801068                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11586334                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.559975                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.859135                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995598                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995598                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520782038                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520782038                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12763157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10702593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               59158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               51297                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               44872                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23639189                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12763157                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10702593                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12686                       # number of overall hits
system.l2.overall_hits::.cpu1.data              59158                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3969                       # number of overall hits
system.l2.overall_hits::.cpu2.data              51297                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1457                       # number of overall hits
system.l2.overall_hits::.cpu3.data              44872                       # number of overall hits
system.l2.overall_hits::total                23639189                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            862730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            483453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1447                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            480449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            451571                       # number of demand (read+write) misses
system.l2.demand_misses::total                2323654                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40011                       # number of overall misses
system.l2.overall_misses::.cpu0.data           862730                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2543                       # number of overall misses
system.l2.overall_misses::.cpu1.data           483453                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1447                       # number of overall misses
system.l2.overall_misses::.cpu2.data           480449                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1450                       # number of overall misses
system.l2.overall_misses::.cpu3.data           451571                       # number of overall misses
system.l2.overall_misses::total               2323654                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3369513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  89088610000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    246282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56588885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    130254500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  55788175500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    126811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53192488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     258531020000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3369513000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  89088610000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    246282000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56588885000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    130254500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  55788175500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    126811500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53192488500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    258531020000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12803168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11565323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496443                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25962843                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12803168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11565323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496443                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25962843                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.166984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.267171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.903531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.498796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.909613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.166984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.267171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.903531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.498796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.909613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84214.665967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103263.605068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96847.031066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117051.471394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90016.931583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116116.748084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87456.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 117794.297021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111260.549118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84214.665967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103263.605068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96847.031066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117051.471394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90016.931583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116116.748084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87456.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 117794.297021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111260.549118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1558888                       # number of writebacks
system.l2.writebacks::total                   1558888                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1290                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1290                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       862680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       483335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       480330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       451469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2322364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       862680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       483335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       480330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       451469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2322364                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2968284002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80458811501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    202084502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51747729500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     97209001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  50975963001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     98451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48670124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 235218656507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2968284002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80458811501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    202084502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51747729500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     97209001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  50975963001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     98451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48670124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 235218656507                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.146628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.206425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.903307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.417613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.909408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089450                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.146628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.206425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.903307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.417613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.909408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089450                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74234.938152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93266.114319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90499.105240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107063.898745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86949.016995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106126.960633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81096.375618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107803.911232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101284.146890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74234.938152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93266.114319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90499.105240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107063.898745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86949.016995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106126.960633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81096.375618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107803.911232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101284.146890                       # average overall mshr miss latency
system.l2.replacements                        4541154                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3388022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3388022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3388022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3388022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22464126                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22464126                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22464126                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22464126                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       754500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       784000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.585366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.522727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.692683                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10335.616438                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1282.608696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5521.126761                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1466000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       481000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       446000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       464500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2857500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.585366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.522727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.692683                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20082.191781                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20272.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20195.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20123.239437                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.653333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.612903                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.771429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.680473                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       985500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       383500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       401000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       542000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2312000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.653333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.612903                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.771429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.680473                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20112.244898                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20184.210526                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20074.074074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20104.347826                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1627517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            31813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            29939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            27034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1716303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         477774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         341786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         347261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         320146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1486967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51763770000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39470581000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  39835186500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37170006000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  168239543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2105291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3203270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.226940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.920628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.922133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.464203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108343.631089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115483.317046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114712.526025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116103.296621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113142.755354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       477774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       341786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       347261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       320146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1486967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46986029501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36052721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36362576001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33968546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153369872502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.226940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.914847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.920628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.922133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.464203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98343.630045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105483.317046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104712.524588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106103.296621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103142.754683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12763157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12781269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3369513000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    246282000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    130254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    126811500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3872861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12803168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12826720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.166984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.267171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.498796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84214.665967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96847.031066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90016.931583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87456.206897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85209.588348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          310                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           901                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44550                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2968284002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    202084502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     97209001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     98451000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3366028505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.146628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.206425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.417613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74234.938152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90499.105240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86949.016995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81096.375618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75556.195398                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9075076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        21358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        17838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9141617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       384956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       141667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       133188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       131425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          791236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  37324840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17118304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15952989000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16022482500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86418615500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9460032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       169012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9932853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.838207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.861802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.880493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96958.717360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120834.802742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119777.975493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121913.505802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109219.771977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           50                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          119                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       384906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       141549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       133069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       131323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       790847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  33472782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15695008500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14613387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14701578000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78482755500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.837509                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.861032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.879809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86963.523562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110880.391243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109818.116917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111949.757468                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99238.860993                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              80                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.947368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.952381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           72                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1408000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        96500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        41500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1564500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.947368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19555.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19556.250000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999811                       # Cycle average of tags in use
system.l2.tags.total_refs                    51812831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4541158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.409608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.776317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.550500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.031533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.860287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.852585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.857493                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.621505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.297368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 419064814                       # Number of tag accesses
system.l2.tags.data_accesses                419064814                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2558976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55211328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30933440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         71552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30741120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         77696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28894016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148631040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2558976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        77696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2851136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     99768768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99768768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         862677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         483335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         480330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         451469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2322360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1558887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1558887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5222404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112676266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           291657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63129518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           146025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         62737028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           158563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58967425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             303328886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5222404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       291657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       146025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       158563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5818649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      203609887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203609887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      203609887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5222404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112676266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          291657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63129518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          146025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        62737028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          158563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58967425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            506938772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1545989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    843318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    478306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    474455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    444155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002912756250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95463                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95463                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5121641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1455296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2322360                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1558887                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2322360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1558887                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37577                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12898                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            139638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            156023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            166556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            176698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           179225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           134855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            101993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            124858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            140979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           120136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75595                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  96187156750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11423915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139026838000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42099.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60849.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1033868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  938421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2322360                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1558887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  796482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  620357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  394673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  194465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   27950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  12975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 105159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1858446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.919800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.177661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.143629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1242111     66.84%     66.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       423183     22.77%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78159      4.21%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32083      1.73%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17356      0.93%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10988      0.59%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7394      0.40%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5768      0.31%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41404      2.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1858446                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.933545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.684920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        95458     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95463                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.646175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            86820     90.95%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              730      0.76%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6370      6.67%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1177      1.23%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              297      0.31%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95463                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              146226112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2404928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98941312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148631040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             99768768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       298.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    303.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    203.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  489999565500                       # Total gap between requests
system.mem_ctrls.avgGap                     126247.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2558976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53972352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30611584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        71552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30365120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        77696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28425920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98941312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5222404.002066739835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 110147741.551993772388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 291657.366361920547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62472668.282626405358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 146024.601698444778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 61969680.142071209848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 158563.386817452556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58012126.088884375989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201921199.635531544685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       862677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       483335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       480330                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       451469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1558887                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1316332750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44872405000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    108070250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31664772750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     50184750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31022021750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     47449750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29945601000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11771152729000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32921.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52015.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48396.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65513.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44887.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64584.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39085.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66329.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7550998.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7060981620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3752989350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8208243960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4315368780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38679909840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100476195960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     103548322560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266042012070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.943298                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 268101987500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16362060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 205535577000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6208365660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3299813220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8105106660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3754531980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38679909840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178527004470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37821325920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276396057750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.074020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96517148250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16362060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377120416250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3517807463.414634                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20639391194.202553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 198307581000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57309306500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 432690318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5764305                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5764305                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5764305                       # number of overall hits
system.cpu1.icache.overall_hits::total        5764305                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17056                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17056                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17056                       # number of overall misses
system.cpu1.icache.overall_misses::total        17056                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    459036499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    459036499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    459036499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    459036499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5781361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5781361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5781361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5781361                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002950                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002950                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002950                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002950                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26913.490795                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26913.490795                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26913.490795                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26913.490795                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          718                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.888889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15197                       # number of writebacks
system.cpu1.icache.writebacks::total            15197                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1827                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1827                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1827                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1827                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15229                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15229                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15229                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15229                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    413291999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    413291999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    413291999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    413291999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002634                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002634                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002634                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002634                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27138.485718                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27138.485718                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27138.485718                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27138.485718                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15197                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5764305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5764305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17056                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17056                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    459036499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    459036499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5781361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5781361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26913.490795                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26913.490795                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1827                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1827                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15229                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15229                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    413291999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    413291999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002634                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002634                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27138.485718                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27138.485718                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.976647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5688247                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15197                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           374.300651                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353758500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.976647                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999270                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999270                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11577951                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11577951                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5468508                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5468508                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5468508                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5468508                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1445731                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1445731                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1445731                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1445731                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 180020942833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 180020942833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 180020942833                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 180020942833                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6914239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6914239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6914239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6914239                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209095                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209095                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209095                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209095                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124518.975406                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124518.975406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124518.975406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124518.975406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1512977                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       106059                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20517                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1426                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.742604                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.375175                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542359                       # number of writebacks
system.cpu1.dcache.writebacks::total           542359                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1099338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1099338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1099338                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1099338                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39466540626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39466540626                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39466540626                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39466540626                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113935.733765                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113935.733765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113935.733765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113935.733765                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542359                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4789210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4789210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       865727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       865727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87955906500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87955906500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5654937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5654937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153092                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153092                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101597.739819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101597.739819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       696130                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       696130                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17787533000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17787533000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104881.177143                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104881.177143                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       679298                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        679298                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       580004                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       580004                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  92065036333                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  92065036333                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259302                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259302                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.460576                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.460576                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 158731.726562                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 158731.726562                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       403208                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       403208                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176796                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176796                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21679007626                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21679007626                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122621.595658                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122621.595658                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5346000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5346000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.406844                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.406844                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24981.308411                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24981.308411                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       582500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.125475                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125475                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8825.757576                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8825.757576                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          193                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1205000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1205000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.451705                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.451705                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7578.616352                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7578.616352                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1073000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1073000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6967.532468                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6967.532468                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       581000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       581000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       559000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       559000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292199                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292199                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216970                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216970                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19170936000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19170936000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426126                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426126                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88357.542517                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88357.542517                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216969                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216969                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18953966000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18953966000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426124                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426124                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87357.945144                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87357.945144                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.417695                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6323335                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563190                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.227712                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353770000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.417695                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919303                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919303                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15411791                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15411791                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 489999624500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22762058                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4946910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22574666                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2982266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           681                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1748                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           65                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3272732                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3272731                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12826722                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9935342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           84                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           84                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38409474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34718668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1613550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77962680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638803456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1480417152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1947264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69437312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       691200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68054848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       370048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63512576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3323233856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4614546                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104377984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30577847                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091279                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330764                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28046018     91.72%     91.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2395863      7.84%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34530      0.11%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  79547      0.26%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  21889      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30577847                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51962399957                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825196692                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8293103                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763937730                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4485180                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17382258481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19241099658                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845449104                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23015586                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               532549105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 456002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745912                       # Number of bytes of host memory used
host_op_rate                                   457440                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1575.99                       # Real time elapsed on the host
host_tick_rate                               26998542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718655544                       # Number of instructions simulated
sim_ops                                     720921830                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042549                       # Number of seconds simulated
sim_ticks                                 42549480500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.028299                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7528731                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7840117                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1325278                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13610359                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33573                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54101                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20528                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14595029                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12605                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4299                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1113622                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5968342                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1421330                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140474                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23331518                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27413455                       # Number of instructions committed
system.cpu0.commit.committedOps              27478695                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66496159                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.413237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.391621                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56314260     84.69%     84.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5582051      8.39%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1444102      2.17%     95.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       753868      1.13%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       333059      0.50%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       159026      0.24%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       170411      0.26%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318052      0.48%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1421330      2.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66496159                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70296                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27039630                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6776153                       # Number of loads committed
system.cpu0.commit.membars                      98218                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98902      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19528843     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6779878     24.67%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059166      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27478695                       # Class of committed instruction
system.cpu0.commit.refs                       7839927                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27413455                       # Number of Instructions Simulated
system.cpu0.committedOps                     27478695                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.991643                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.991643                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32523551                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               213694                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6537227                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56193108                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7660757                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28126391                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1116412                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               644231                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1018472                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14595029                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3725790                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62250616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82743                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          857                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63882448                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2656136                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177964                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6865969                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7562304                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.778947                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70445583                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.912050                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.052645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                31939427     45.34%     45.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20480880     29.07%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11812433     16.77%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5488894      7.79%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  241565      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291811      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  128190      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16083      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46300      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70445583                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2804                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2045                       # number of floating regfile writes
system.cpu0.idleCycles                       11565681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1243413                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9402138                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541454                       # Inst execution rate
system.cpu0.iew.exec_refs                    12808043                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1148093                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11611887                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12562457                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70438                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           573534                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1251563                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50769926                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11659950                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1312451                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44405304                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 59999                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3373768                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1116412                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3500259                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        97666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17212                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5786304                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       187789                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       447414                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        795999                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31202903                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42346024                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816426                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25474862                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.516344                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42642227                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56943569                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32080811                       # number of integer regfile writes
system.cpu0.ipc                              0.334265                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334265                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101536      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32253496     70.55%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7032      0.02%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1946      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12196470     26.68%     97.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1153969      2.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            602      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45717755                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3343                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6658                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3279                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3384                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     307926                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006735                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 180378     58.58%     58.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     58.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.01%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                115470     37.50%     96.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11967      3.89%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               18      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45920802                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         162250104                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42342745                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74057949                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50562321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45717755                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             207605                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23291233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67743                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         67131                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10027169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70445583                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.648980                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.150092                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46058158     65.38%     65.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13033684     18.50%     83.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5828988      8.27%     92.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2822137      4.01%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1723823      2.45%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             461457      0.66%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298388      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             184805      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34143      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70445583                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557457                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           141434                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10094                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12562457                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1251563                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6184                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82011264                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3087711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19597598                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20423642                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                281054                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8995889                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8117301                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               239085                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69905753                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53914575                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40427359                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27524248                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                439663                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1116412                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9184547                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20003721                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2858                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69902895                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4026889                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64241                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2378431                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64236                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115853673                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105577140                       # The number of ROB writes
system.cpu0.timesIdled                         113040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2634                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.176020                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7611465                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7674703                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1316731                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13614922                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12913                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16946                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4033                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14510277                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1944                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4005                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1116991                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5713266                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1306667                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23959598                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26072038                       # Number of instructions committed
system.cpu1.commit.committedOps              26133516                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63108706                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.414103                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.382379                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53222198     84.33%     84.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5522376      8.75%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1395682      2.21%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       707781      1.12%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       319656      0.51%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       154498      0.24%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166953      0.26%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312895      0.50%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1306667      2.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63108706                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20486                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25712207                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6523836                       # Number of loads committed
system.cpu1.commit.membars                      92443                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92443      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18760081     71.79%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            193      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6527841     24.98%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        752604      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26133516                       # Class of committed instruction
system.cpu1.commit.refs                       7280445                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26072038                       # Number of Instructions Simulated
system.cpu1.committedOps                     26133516                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.659376                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.659376                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31252902                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               200978                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6589173                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55557260                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5626592                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28120786                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1118589                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               627519                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1007241                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14510277                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3556703                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61242195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57166                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63303828                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2636658                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.209277                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4565563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7624378                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.913009                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67126110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.948612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28811142     42.92%     42.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20422144     30.42%     73.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11767004     17.53%     90.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5473831      8.15%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  205000      0.31%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  280007      0.42%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  122448      0.18%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11989      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32545      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67126110                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2209248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1252146                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9244676                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.626449                       # Inst execution rate
system.cpu1.iew.exec_refs                    12313365                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    848167                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11569174                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12405447                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60275                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           573063                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1012477                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50054686                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11465198                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1319148                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43435088                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 59904                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2995214                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1118589                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3117333                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        78927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9473                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5881611                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       255868                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       455256                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        796890                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30612348                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41375828                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817893                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25037636                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.596749                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41699278                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55637597                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31571329                       # number of integer regfile writes
system.cpu1.ipc                              0.376028                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.376028                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93993      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31809173     71.08%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 236      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11996899     26.81%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             853581      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44754236                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     261762                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005849                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170421     65.11%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 90472     34.56%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  869      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44922005                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156968063                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41375828                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73975909                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49868377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44754236                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             186309                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23921170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71719                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         57199                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10456644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67126110                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.666719                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.151318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43170816     64.31%     64.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12696022     18.91%     83.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5869196      8.74%     91.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2820749      4.20%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1685912      2.51%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             419325      0.62%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             264333      0.39%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             166752      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33005      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67126110                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.645475                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           134806                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8783                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12405447                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1012477                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1550                       # number of misc regfile reads
system.cpu1.numCycles                        69335358                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15676032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19189680                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19617583                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                282002                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6958277                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8140155                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               232014                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69136129                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53244498                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40071802                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27507774                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 45118                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1118589                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8806314                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20454219                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69136129                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3545476                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55066                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2263912                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55041                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   111885819                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104210647                       # The number of ROB writes
system.cpu1.timesIdled                          23370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.723969                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7624203                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7882434                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1319358                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13533047                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12807                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17378                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4571                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14431244                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1952                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4018                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1123989                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5680043                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1238959                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24212541                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25885967                       # Number of instructions committed
system.cpu2.commit.committedOps              25940604                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62199843                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.417053                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.370944                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52133103     83.82%     83.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5706009      9.17%     92.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1442434      2.32%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       705975      1.14%     96.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       331490      0.53%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       165041      0.27%     97.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       168859      0.27%     97.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307973      0.50%     98.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1238959      1.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62199843                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20509                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25529220                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6463163                       # Number of loads committed
system.cpu2.commit.membars                      82130                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82130      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18664079     71.95%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            209      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6467181     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        726651      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25940604                       # Class of committed instruction
system.cpu2.commit.refs                       7193832                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25885967                       # Number of Instructions Simulated
system.cpu2.committedOps                     25940604                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.645276                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.645276                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30046904                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               196775                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6625009                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55620621                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5716399                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28356803                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1125605                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               609331                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1000115                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14431244                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3640733                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60285026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57954                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63390740                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2641948                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.210750                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4639699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7637010                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.925743                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66245826                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.961834                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.043564                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27785820     41.94%     41.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20565588     31.04%     72.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11809627     17.83%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5450829      8.23%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206101      0.31%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  279235      0.42%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  109358      0.17%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10742      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28526      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66245826                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2229690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1262347                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9215784                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.633190                       # Inst execution rate
system.cpu2.iew.exec_refs                    12255315                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    831094                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11244414                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12355250                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             55783                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           558899                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1033940                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50118113                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11424221                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1326924                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43357987                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 60827                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2722251                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1125605                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2841962                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        77147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9476                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5892087                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       303271                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       467162                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        795185                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30295608                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41287825                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817813                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24776131                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.602957                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41634167                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55506784                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31558745                       # number of integer regfile writes
system.cpu2.ipc                              0.378032                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.378032                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83699      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31817765     71.20%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 276      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11951334     26.75%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             831483      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44684911                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     248976                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005572                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163978     65.86%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     65.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 84112     33.78%     99.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  886      0.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44850188                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155938605                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41287825                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74295679                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49950991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44684911                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             167122                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24177509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            73981                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         51759                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10690289                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66245826                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.674532                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.148263                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           42255224     63.79%     63.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12649752     19.10%     82.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5977551      9.02%     91.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2842320      4.29%     96.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1696049      2.56%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             397348      0.60%     99.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             243941      0.37%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150613      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33028      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66245826                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.652568                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           124086                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            8615                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12355250                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1033940                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1569                       # number of misc regfile reads
system.cpu2.numCycles                        68475516                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16534842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18645437                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19490686                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                267620                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7042030                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8007539                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               237539                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69245852                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53304028                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40162634                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27744995                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 80109                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1125605                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8694570                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20671948                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69245852                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       2993189                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             50929                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2223087                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         50910                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111104617                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104359376                       # The number of ROB writes
system.cpu2.timesIdled                          23561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.852349                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7442642                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7684524                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1291579                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13275782                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12848                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17398                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4550                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14171419                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1808                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3925                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1098431                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5662875                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1254195                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24053104                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25864457                       # Number of instructions committed
system.cpu3.commit.committedOps              25910629                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61327588                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.422495                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.382227                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51341446     83.72%     83.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5633698      9.19%     92.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1403313      2.29%     95.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       732743      1.19%     96.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       331011      0.54%     96.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165952      0.27%     97.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       171898      0.28%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293332      0.48%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1254195      2.05%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61327588                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20408                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25510050                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6425572                       # Number of loads committed
system.cpu3.commit.membars                      69550                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69550      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18681035     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            229      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6429497     24.81%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        729964      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25910629                       # Class of committed instruction
system.cpu3.commit.refs                       7159461                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25864457                       # Number of Instructions Simulated
system.cpu3.committedOps                     25910629                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.613493                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.613493                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29474098                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               194323                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6532720                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55358313                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5649001                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28120911                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1099954                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               612040                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               993657                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14171419                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3574939                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59464596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                55285                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62861321                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2586204                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209647                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4579847                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7455490                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.929948                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65337621                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.964913                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.034770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27194149     41.62%     41.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20379787     31.19%     72.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11714587     17.93%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5471010      8.37%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  213623      0.33%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  280095      0.43%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   48997      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8810      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26563      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65337621                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2258967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1233960                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9167976                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.639546                       # Inst execution rate
system.cpu3.iew.exec_refs                    12149796                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    817769                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11499028                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12279462                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43691                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           537383                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1001775                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49930005                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11332027                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1322571                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43231139                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63070                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2533693                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1099954                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2656362                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9474                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5853890                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       267886                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       457300                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        776660                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30311734                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41205384                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817075                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24766945                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.609578                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41541177                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55338266                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31534873                       # number of integer regfile writes
system.cpu3.ipc                              0.382630                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.382630                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71029      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31806465     71.39%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 265      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11859130     26.62%     98.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             816467      1.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44553710                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     254877                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005721                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 170192     66.77%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     66.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 83561     32.78%     99.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1124      0.44%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44737558                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         154771073                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41205384                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73949430                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49797333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44553710                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             132672                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24019376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            71155                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         34213                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10554265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65337621                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.681900                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.157336                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           41557221     63.60%     63.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12436209     19.03%     82.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5954099      9.11%     91.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2858937      4.38%     96.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1687871      2.58%     98.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             401952      0.62%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             252117      0.39%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             155174      0.24%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34041      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65337621                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.659112                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           116971                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10095                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12279462                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1001775                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1479                       # number of misc regfile reads
system.cpu3.numCycles                        67596588                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17414652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18691460                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19482952                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                272040                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6946834                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7858430                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               232062                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68938987                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53101240                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40096519                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27532200                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 87922                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1099954                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8549080                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20613567                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68938987                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2518093                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38370                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2180824                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38363                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110027753                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103944644                       # The number of ROB writes
system.cpu3.timesIdled                          23081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2172452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4137503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       732165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       181793                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2533428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1902412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5529625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2084205                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2010919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379368                       # Transaction distribution
system.membus.trans_dist::WritebackClean            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1587006                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13264                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21759                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125121                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2010919                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            57                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6273112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6273112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    160959104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               160959104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30764                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2171120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2171120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2171120                       # Request fanout histogram
system.membus.respLayer1.occupancy        11274432000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6130582073                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1696                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          849                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9790514.134276                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14159994.292166                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          849    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    133250500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            849                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34237334000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8312146500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3615958                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3615958                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3615958                       # number of overall hits
system.cpu2.icache.overall_hits::total        3615958                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24775                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24775                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24775                       # number of overall misses
system.cpu2.icache.overall_misses::total        24775                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1740248497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1740248497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1740248497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1740248497                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3640733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3640733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3640733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3640733                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006805                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006805                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006805                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006805                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70242.118951                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70242.118951                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70242.118951                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70242.118951                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3669                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.581081                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23195                       # number of writebacks
system.cpu2.icache.writebacks::total            23195                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1580                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1580                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1580                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1580                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23195                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23195                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23195                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23195                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1612495498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1612495498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1612495498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1612495498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006371                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006371                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006371                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006371                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 69519.098858                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69519.098858                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 69519.098858                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69519.098858                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23195                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3615958                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3615958                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24775                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24775                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1740248497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1740248497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3640733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3640733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006805                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006805                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70242.118951                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70242.118951                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1580                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1580                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23195                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23195                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1612495498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1612495498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 69519.098858                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69519.098858                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3707025                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23227                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.599819                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7304661                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7304661                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8563619                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8563619                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8563619                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8563619                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3116527                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3116527                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3116527                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3116527                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 230170294461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 230170294461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 230170294461                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 230170294461                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11680146                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11680146                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11680146                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11680146                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.266823                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.266823                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.266823                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.266823                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73854.741018                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73854.741018                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73854.741018                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73854.741018                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3742082                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       368940                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            79295                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5316                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    47.191904                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.401806                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618453                       # number of writebacks
system.cpu2.dcache.writebacks::total           618453                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2485634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2485634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2485634                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2485634                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       630893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       630893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       630893                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       630893                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  51269345401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  51269345401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  51269345401                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  51269345401                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054014                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054014                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054014                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054014                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 81264.723814                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81264.723814                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 81264.723814                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81264.723814                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618452                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8011653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8011653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2969488                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2969488                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 219726482500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 219726482500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10981141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10981141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.270417                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.270417                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73994.736635                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73994.736635                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2367586                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2367586                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601902                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601902                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48646984500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48646984500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054812                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054812                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80822.101438                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80822.101438                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       551966                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        551966                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       147039                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       147039                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10443811961                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10443811961                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       699005                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       699005                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.210355                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.210355                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71027.495841                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71027.495841                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       118048                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       118048                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28991                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28991                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2622360901                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2622360901                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041475                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041475                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90454.309993                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90454.309993                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27068                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27068                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1683                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1683                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     40462500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40462500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.058537                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058537                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24041.889483                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24041.889483                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          470                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1213                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1213                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.042190                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.042190                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13431.162407                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13431.162407                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21572                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21572                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5804                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5804                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     44749000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     44749000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.212011                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.212011                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7710.027567                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7710.027567                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5604                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5604                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39317000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39317000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.204705                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.204705                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7015.881513                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7015.881513                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3799500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3799500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3627500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3627500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1062                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1062                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2956                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2956                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     58979500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     58979500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4018                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4018                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.735689                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.735689                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19952.469553                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19952.469553                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2955                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2955                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     56023500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     56023500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.735441                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.735441                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18958.883249                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18958.883249                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.819785                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9257781                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631976                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.648944                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.819785                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24112528                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24112528                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1528                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          765                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11439958.823529                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18164875.651285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          765    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    228799000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            765                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33797912000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8751568500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3550281                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3550281                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3550281                       # number of overall hits
system.cpu3.icache.overall_hits::total        3550281                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24658                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24658                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24658                       # number of overall misses
system.cpu3.icache.overall_misses::total        24658                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1766906998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1766906998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1766906998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1766906998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3574939                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3574939                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3574939                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3574939                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006897                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006897                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006897                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006897                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71656.541406                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71656.541406                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71656.541406                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71656.541406                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4258                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          337                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    70.966667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          337                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23014                       # number of writebacks
system.cpu3.icache.writebacks::total            23014                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1644                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1644                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1644                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1644                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23014                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23014                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23014                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23014                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1635061999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1635061999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1635061999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1635061999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006438                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006438                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006438                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006438                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71046.406492                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71046.406492                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71046.406492                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71046.406492                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23014                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3550281                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3550281                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24658                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24658                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1766906998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1766906998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3574939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3574939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006897                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006897                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71656.541406                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71656.541406                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1644                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1644                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23014                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23014                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1635061999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1635061999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006438                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006438                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71046.406492                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71046.406492                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3627838                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23046                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.417252                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7172892                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7172892                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8506729                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8506729                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8506729                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8506729                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3111739                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3111739                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3111739                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3111739                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 231469991770                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 231469991770                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 231469991770                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 231469991770                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11618468                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11618468                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11618468                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11618468                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.267827                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.267827                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.267827                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.267827                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74386.056083                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74386.056083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74386.056083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74386.056083                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3449778                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       437698                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            72874                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5781                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    47.338941                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.713198                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604784                       # number of writebacks
system.cpu3.dcache.writebacks::total           604784                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2494210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2494210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2494210                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2494210                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617529                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617529                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617529                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617529                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50467000422                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50467000422                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50467000422                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50467000422                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053151                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053151                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053151                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053151                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 81724.097851                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81724.097851                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 81724.097851                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81724.097851                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604783                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7947311                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7947311                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2964698                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2964698                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 220755742500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 220755742500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10912009                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10912009                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.271691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.271691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74461.460324                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74461.460324                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2376789                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2376789                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587909                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587909                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47794246000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47794246000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053877                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053877                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81295.312710                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81295.312710                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       559418                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        559418                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       147041                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       147041                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10714249270                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10714249270                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       706459                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       706459                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.208138                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.208138                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72865.726362                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72865.726362                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       117421                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       117421                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29620                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29620                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2672754422                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2672754422                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041927                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041927                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 90234.788049                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90234.788049                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23082                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23082                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1544                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1544                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     47293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47293000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.062698                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.062698                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30630.181347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30630.181347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          508                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          508                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1036                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1036                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17926000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17926000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.042069                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.042069                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17303.088803                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17303.088803                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17988                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17988                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5280                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5280                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     38934000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     38934000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.226921                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.226921                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7373.863636                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7373.863636                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     33922000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33922000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.221850                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.221850                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6571.483921                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6571.483921                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3752500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3752500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3602500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3602500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1147                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1147                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2778                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2778                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     54938500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     54938500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3925                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3925                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.707771                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.707771                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19776.277898                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19776.277898                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2778                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2778                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     52160500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     52160500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.707771                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.707771                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18776.277898                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18776.277898                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.604893                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9178642                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           617902                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.854527                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.604893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956403                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956403                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23958450                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23958450                       # Number of data accesses
system.cpu0.numPwrStateTransitions                466                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          233                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6626489.270386                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12373367.925418                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          233    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    101092500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            233                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41005508500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1543972000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3608552                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3608552                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3608552                       # number of overall hits
system.cpu0.icache.overall_hits::total        3608552                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117238                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117238                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117238                       # number of overall misses
system.cpu0.icache.overall_misses::total       117238                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8795093991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8795093991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8795093991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8795093991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3725790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3725790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3725790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3725790                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031467                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031467                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031467                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031467                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75019.140475                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75019.140475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75019.140475                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75019.140475                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        24986                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          346                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              376                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.452128                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          346                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109382                       # number of writebacks
system.cpu0.icache.writebacks::total           109382                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7856                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7856                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7856                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7856                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109382                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8205750991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8205750991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8205750991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8205750991                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029358                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029358                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029358                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029358                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75019.207831                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75019.207831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75019.207831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75019.207831                       # average overall mshr miss latency
system.cpu0.icache.replacements                109382                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3608552                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3608552                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8795093991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8795093991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3725790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3725790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031467                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031467                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75019.140475                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75019.140475                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7856                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7856                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8205750991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8205750991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75019.207831                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75019.207831                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3719345                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109414                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.993319                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7560962                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7560962                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8746652                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8746652                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8746652                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8746652                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3417536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3417536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3417536                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3417536                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 251933746664                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 251933746664                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 251933746664                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 251933746664                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12164188                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12164188                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12164188                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12164188                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.280951                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.280951                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.280951                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.280951                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73717.949618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73717.949618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73717.949618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73717.949618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4910925                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       351947                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           103014                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5037                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.672404                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.872345                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       689394                       # number of writebacks
system.cpu0.dcache.writebacks::total           689394                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2716208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2716208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2716208                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2716208                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       701328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       701328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       701328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       701328                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57307211865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57307211865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57307211865                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57307211865                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057655                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81712.425377                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81712.425377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81712.425377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81712.425377                       # average overall mshr miss latency
system.cpu0.dcache.replacements                689394                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8044443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8044443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3094908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3094908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 228268061500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 228268061500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11139351                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11139351                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.277836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.277836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73756.008741                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73756.008741                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2452652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2452652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       642256                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       642256                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  52185541000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  52185541000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81253.489263                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81253.489263                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       702209                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        702209                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       322628                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       322628                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23665685164                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23665685164                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.314809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.314809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73352.855809                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73352.855809                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263556                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263556                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59072                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59072                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5121670865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5121670865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057640                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057640                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86702.174719                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86702.174719                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33037                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33037                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2681                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2681                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62509500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62509500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075060                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075060                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23315.740395                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23315.740395                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          673                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          673                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7713500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7713500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018842                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018842                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11461.367013                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11461.367013                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27376                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27376                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7048                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7048                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     62659500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     62659500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34424                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34424                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.204741                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.204741                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8890.394438                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8890.394438                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6932                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6932                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     55790500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     55790500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.201371                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.201371                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8048.254472                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8048.254472                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1423000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1423000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1360000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1360000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2022                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2022                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2277                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2277                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     50927500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     50927500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4299                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4299                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.529658                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.529658                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22366.051823                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22366.051823                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2277                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2277                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     48650500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     48650500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.529658                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.529658                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21366.051823                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21366.051823                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.744026                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9521565                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           700422                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.594040                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.744026                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25177648                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25177648                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              135379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6596                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              131977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6343                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              130155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              124863                       # number of demand (read+write) hits
system.l2.demand_hits::total                   556144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14665                       # number of overall hits
system.l2.overall_hits::.cpu0.data             135379                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6596                       # number of overall hits
system.l2.overall_hits::.cpu1.data             131977                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6343                       # number of overall hits
system.l2.overall_hits::.cpu2.data             130155                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6166                       # number of overall hits
system.l2.overall_hits::.cpu3.data             124863                       # number of overall hits
system.l2.overall_hits::total                  556144                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            551128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16616                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            498053                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16852                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16848                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            480619                       # number of demand (read+write) misses
system.l2.demand_misses::total                2163637                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94716                       # number of overall misses
system.l2.overall_misses::.cpu0.data           551128                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16616                       # number of overall misses
system.l2.overall_misses::.cpu1.data           498053                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16852                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488805                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16848                       # number of overall misses
system.l2.overall_misses::.cpu3.data           480619                       # number of overall misses
system.l2.overall_misses::total               2163637                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7866041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  54335424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1486156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49708112498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1495209500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48489517499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1520594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  47774648500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212675703497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7866041000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  54335424000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1486156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49708112498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1495209500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48489517499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1520594000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  47774648500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212675703497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          686507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          630030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605482                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2719781                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         686507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         630030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605482                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2719781                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.865927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.802800                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.715837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.790523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.726536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.789720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.732076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.793779                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.865927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.802800                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.715837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.790523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.726536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.789720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.732076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.793779                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83048.703493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98589.481935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89441.291526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99804.865141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88725.937574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99200.125815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90253.679962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99402.330120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98295.464302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83048.703493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98589.481935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89441.291526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99804.865141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88725.937574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99200.125815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90253.679962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99402.330120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98295.464302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              379352                       # number of writebacks
system.l2.writebacks::total                    379352                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5065                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3617                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               28004                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5065                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3617                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              28004                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       548276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       494419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       485188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       477165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2135633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       548276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       494419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       485188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       477165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2135633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6897704513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48689126024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1001817505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44523825012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    963959003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  43398250512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1023811006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42778077023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189276570598                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6897704513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48689126024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1001817505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44523825012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    963959003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  43398250512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1023811006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42778077023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 189276570598                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.862627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.798646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.520464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.784755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.508170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.783876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.537151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.788075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.785222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.862627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.798646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.520464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.784755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.508170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.783876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.537151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.788075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.785222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73103.751926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88804.043992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82925.048009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90052.819596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81781.539238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 89446.256940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82819.204498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 89650.492016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88627.854410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73103.751926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88804.043992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82925.048009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90052.819596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81781.539238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 89446.256940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82819.204498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 89650.492016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88627.854410                       # average overall mshr miss latency
system.l2.replacements                        4042879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450221                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           15                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             15                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       450236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000033                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000033                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000033                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000033                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1824245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1824245                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            9                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              9                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1824254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1824254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             258                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             192                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             249                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  944                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           371                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1584                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3143500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       251500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       507000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4140000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          524                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          615                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          620                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.664499                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.633588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.601626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.598387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.626582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6151.663405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   757.530120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   643.243243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1366.576819                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2613.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          510                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          330                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          370                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1579                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10244498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6680999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7456000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7494496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31875993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.663199                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.629771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.601626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.595161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.624604                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.250980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20245.451515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20151.351351                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20310.287263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20187.455985                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           338                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           240                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           212                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                981                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1080                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          770                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          699                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          563                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6982500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5022000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      5013500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2873000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19891000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1418                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1010                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          911                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          754                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4093                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.761636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.762376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.767289                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.746684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6465.277778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6522.077922                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  7172.389127                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5103.019538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6391.709512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            68                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1069                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          742                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          684                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          549                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3044                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     21823998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15818000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14250999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11469000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     63361997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.753879                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.734653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.750823                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.728117                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.743709                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20415.339570                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21318.059299                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20834.793860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20890.710383                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20815.373522                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12246                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          51053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              124684                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4964902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2615561500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2555873000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2605577500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12741914500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.919460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.901738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97249.965722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107538.915385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105058.903321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104302.369801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102193.661576                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        51053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         124684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4454372500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2372341500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2312593000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2355766502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11495073502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.919460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.901738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87249.965722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97538.915385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95058.903321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94302.329851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92193.653572                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33770                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16852                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           145032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7866041000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1486156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1495209500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1520594000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12368001000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.865927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.715837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.726536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.732076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83048.703493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89441.291526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88725.937574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90253.679962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85277.738706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4535                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5065                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4486                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14447                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       130585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6897704513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1001817505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    963959003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1023811006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9887292027                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.862627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.520464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.508170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.537151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.730333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73103.751926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82925.048009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81781.539238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82819.204498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75715.373335                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       130907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       129204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       127504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       122513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            510128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       500075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       473731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       464477                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       455638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1893921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49370521500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47092550998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45933644499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45169071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 187565787997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       630982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       602935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2404049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.792534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.785708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.784615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.788095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.787805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98726.234065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99407.788382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 98893.259513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99133.678490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99035.697897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2852                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3634                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        13557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       497223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       470097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       460860                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       452184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1880364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44234753524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42151483512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41085657512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  40422310521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 167894205069                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.788015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.779681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.778505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.782121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88963.610943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89665.502039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89149.975073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89393.500259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89288.140524                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              57                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.904762                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       263000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       289000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       234000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1097000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.777778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.904762                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18785.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19266.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19245.614035                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999998                       # Cycle average of tags in use
system.l2.tags.total_refs                     4969815                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4042949                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229255                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.325238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.089868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.434256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.989791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.498653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.936234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.411755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.958643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.355560                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.567582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.100535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.085916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.014629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.084559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.014979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.083681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44050565                       # Number of tag accesses
system.l2.tags.data_accesses                 44050565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6038784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      35088192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        773184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31642816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        754368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31051968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        791168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30538496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          136678976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6038784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       773184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       754368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       791168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8357504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24279552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24279552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         548253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         494419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         485187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         477164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2135609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       379368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        141923801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        824644428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18171409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        743671030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         17729194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        729784891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         18594070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        717717247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3212236069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    141923801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18171409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     17729194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     18594070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        196418473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      570619235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570619235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      570619235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       141923801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       824644428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18171409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       743671030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        17729194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       729784891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        18594070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       717717247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3782855304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    539724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    489358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    479982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    472601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000178598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22958                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22958                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3899403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348371                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2135609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379377                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2135609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9398                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            101863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            102786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            98737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           142229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           217497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           276991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26876                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61291764500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10561255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            100896470750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29017.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47767.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1534628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  332380                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2135609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               379377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  445728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  418664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  328918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  228797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  146988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   88208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   14075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   6818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       615238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.216664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.698245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.703868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       264390     42.97%     42.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       177555     28.86%     71.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45542      7.40%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22887      3.72%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14827      2.41%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10873      1.77%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8447      1.37%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7008      1.14%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        63709     10.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       615238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.005140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.676200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.594988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17324     75.46%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4650     20.25%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          738      3.21%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          130      0.57%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           51      0.22%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           39      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            9      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22958                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.555797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21781     94.87%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              260      1.13%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              554      2.41%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              228      0.99%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      0.37%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22958                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              135184064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1494912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23679552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               136678976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24280128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3177.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       556.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3212.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42549449000                       # Total gap between requests
system.mem_ctrls.avgGap                      16918.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6038784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34542336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       773184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31318912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       754368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30718848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       791168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30246464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23679552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 141923800.926312118769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 811815693.025911331177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18171408.696752477437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 736058622.384355545044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17729194.131994161755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 721955888.509614109993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 18594069.556266378611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 710853896.324304103851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 556518004.961306214333                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       548253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       494419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       485187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       477164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       379377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2994990750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  26016364250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    495925250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24060954750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    470439750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  23321067000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    506619250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23030109750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1063932017750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31741.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47453.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41050.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48665.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39911.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48066.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40981.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48264.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2804418.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2631996780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1398947055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8453060280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          963241380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3359007600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19186430280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182006400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36174689775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        850.179352                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    314634500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1420900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40813946000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1760788260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            935881155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6628411860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          968122080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3359007600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18703860300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        588381120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32944452375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        774.262153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1375289000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1420900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39753291500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1684                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          843                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9350204.626335                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12534912.437289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          843    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66740000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            843                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34667258000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7882222500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3532148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3532148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3532148                       # number of overall hits
system.cpu1.icache.overall_hits::total        3532148                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24555                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24555                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24555                       # number of overall misses
system.cpu1.icache.overall_misses::total        24555                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1714390000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1714390000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1714390000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1714390000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3556703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3556703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3556703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3556703                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006904                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006904                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006904                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006904                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69818.366931                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69818.366931                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69818.366931                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69818.366931                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2876                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.392157                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23212                       # number of writebacks
system.cpu1.icache.writebacks::total            23212                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1343                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1343                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1343                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1343                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23212                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23212                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1606001500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1606001500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1606001500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1606001500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006526                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006526                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006526                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006526                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69188.415475                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69188.415475                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69188.415475                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69188.415475                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23212                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3532148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3532148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24555                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24555                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1714390000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1714390000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3556703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3556703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69818.366931                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69818.366931                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1343                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1343                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23212                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23212                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1606001500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1606001500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006526                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006526                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69188.415475                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69188.415475                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3646647                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23244                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.885519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7136618                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7136618                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8547326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8547326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8547326                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8547326                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3189037                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3189037                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3189037                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3189037                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 236744808415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 236744808415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 236744808415                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 236744808415                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11736363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11736363                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11736363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11736363                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.271723                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.271723                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.271723                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.271723                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74237.084240                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74237.084240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74237.084240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74237.084240                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3914882                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       313909                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            82041                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4621                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.718604                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.930967                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       629608                       # number of writebacks
system.cpu1.dcache.writebacks::total           629608                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2547611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2547611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2547611                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2547611                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641426                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641426                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52525160450                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52525160450                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52525160450                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52525160450                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054653                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054653                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054653                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054653                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81888.106266                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81888.106266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81888.106266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81888.106266                       # average overall mshr miss latency
system.cpu1.dcache.replacements                629604                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      7990787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7990787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3024084                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3024084                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 224452097500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 224452097500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11014871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11014871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.274546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.274546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74221.515507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74221.515507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2411399                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2411399                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       612685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       612685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  49840973500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  49840973500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81348.447408                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81348.447408                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       556539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        556539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164953                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164953                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12292710915                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12292710915                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       721492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.228628                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.228628                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74522.505896                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74522.505896                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       136212                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       136212                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28741                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28741                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2684186950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2684186950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039836                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039836                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93392.260186                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93392.260186                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30612                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30612                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1593                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1593                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41515000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41515000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26060.891400                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26060.891400                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          458                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          458                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16885500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16885500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14877.092511                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14877.092511                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        25074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5786                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5786                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47396000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47396000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.187492                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.187492                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8191.496716                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8191.496716                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5617                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5617                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41940000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41940000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.182016                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.182016                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7466.619192                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7466.619192                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4022000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4022000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3861000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3861000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2954                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2954                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     54375000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     54375000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.737578                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.737578                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18407.244414                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18407.244414                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2953                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2953                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     51421000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     51421000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.737328                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.737328                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17413.139180                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17413.139180                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.936073                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9258024                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           642651                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.405990                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.936073                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.966752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.966752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24249488                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24249488                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42549480500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2626863                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       829588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2270787                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3663529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14185                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36954                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          546                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144160                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178802                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2448071                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           63                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2089353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1912395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1879690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1838239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8256085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14000896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88057536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2971136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80616512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2968960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79193984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2945792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77456768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348211584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4125011                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27593536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6851480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.479255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.722717                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4225116     61.67%     61.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2206042     32.20%     93.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 223620      3.26%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 156487      2.28%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  40215      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6851480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5486318532                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956334277                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37359209                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         935037042                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36796476                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1059582370                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164310927                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         972262206                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37111311                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
