("DFFX1:/\tDFFX1 KALLHALL_STD_LIB3 layout" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 DFFX1 layout }:r"))) (((-5.5555 -12.452) (105.5555 40.452)) "r" "Virtuoso XL" 27))("NAND2X1:/\tNAND2X1 KALLHALL_STD_LIB3 layout" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 NAND2X1 layout }:r"))) (((-15.4725 -10.4775) (40.1735 31.222)) "r" "Virtuoso XL" 24))("INVX1:/\tINVX1 KALLHALL_STD_LIB3 schematic" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 INVX1 schematic }:r"))) (((0.5 3.35625) (9.25 5.39375)) "r" "Schematics XL" 21))("INVX1:/\tINVX1 KALLHALL_STD_LIB3 layout" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 INVX1 layout }:r"))) (((-56.5075 -6.4525) (22.618 31.222)) "r" "Virtuoso XL" 20))("INVX1:/\tINVX1 KALLHALL_STD_LIB3 abstract" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 INVX1 abstract }:r"))) (((4.7765 23.7585) (12.199 25.842)) "r" "Virtuoso XL" 12))("timing:/\ttiming KALLHALL_STD_LIB3 schematic" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 timing schematic }:r"))) (((-2.30625 -2.23125) (0.71875 1.70625)) "r" "analogArtist-Schematic" 4))("test_dff:/\ttest_dff TEST_KALLHALL_STD_LIB2 schematic" (("open" (nil hierarchy "/{TEST_KALLHALL_STD_LIB2 test_dff schematic }:a"))) (((-3.2 -2.8) (2.4375 1.59375)) "a" "Schematics" 14))("INVX1:/\tINVX1 KALLHALL_STD_LIB3 functional" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 INVX1 functional }:r"))) nil)("inv_std_libtb:/\tinv_std_libtb TEST_KAL3 schematic" (("open" (nil hierarchy "/{TEST_KAL3 inv_std_libtb schematic }:a"))) (((-4.74375 -2.71875) (3.33125 3.23125)) "a" "analogArtist-Schematic" 11))("inv_tb:/\tinv_tb TEST_KAL3 schematic" (("open" (nil hierarchy "/{TEST_KAL3 inv_tb schematic }:a"))) (((-2.4375 -0.96875) (1.7 2.25)) "a" "Schematics" 4))